Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 21:23:25 2023

Number of unique control sets : 508
  CLK(nt_sys_clk)                                  : 1
  CLK(nt_pixclk_in)                                : 5
  CLK(nt_cmos1_pclk)                               : 15
  CLK(nt_cmos2_pclk)                               : 15
  CLK(udp_clk)                                     : 20
  CLK(cfg_clk)                                     : 47
  CLK(cmos1_clk_i)                                 : 55
  CLK(cmos2_clk_i)                                 : 55
  CLK(core_clk)                                    : 86
  CLK(clk_720p)                                    : 118
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk)     : 153
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[0])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[1])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[2])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[3])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[4])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[5])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[6])      : 1
  CLK(core_clk), CE(~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[7])      : 1
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_rx.start)    : 2
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_tx.start)    : 2
  CLK(core_clk), CE(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.wr_cmd_trig)      : 2
  CLK(udp_clk), CE(locked)                         : 2
  CLK(core_clk), CE(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.rd_cmd_trig)      : 3
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_rx.twr_en)   : 4
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_tx.twr_en)   : 4
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_rx.N165)     : 8
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_rx.N460)     : 8
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_tx.N165)     : 8
  CLK(cfg_clk), CE(ms72xx_ctl.iic_dri_tx.N460)     : 8
  CLK(nt_sys_clk), CE(~power_on_delay_inst.cnt1[18])     : 19
  CLK(cfg_clk), CE(ms72xx_ctl.ms7200_ctl.N8)       : 32
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), CE(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst)  : 48
  CLK(cfg_clk), C(ms72xx_ctl.N0)                   : 1
  CLK(u_DDR3_50H.ioclk_gate_clk), P(~u_DDR3_50H.ddr_rstn)      : 1
  CLK(clk_720p), CP(vs_720p)                       : 2
      CLK(clk_720p), C(vs_720p)                    : 1
      CLK(clk_720p), P(vs_720p)                    : 1
  CLK(core_clk), P(u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_dll_rst_rg)  : 2
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_rst_n_rg)   : 2
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.logic_rstn)  : 2
  CLK(u_DDR3_50H.pll_clkin), C(ms72xx_ctl.N0)      : 2
  CLK(core_clk), C(~ddr_init_done)                 : 6
  CLK(u_DDR3_50H.pll_clkin), CP(~u_DDR3_50H.ddr_rstn)          : 11
      CLK(u_DDR3_50H.pll_clkin), C(~u_DDR3_50H.ddr_rstn)       : 8
      CLK(u_DDR3_50H.pll_clkin), P(~u_DDR3_50H.ddr_rstn)       : 3
  CLK(u_DDR3_50H.pll_clkin), C(~u_DDR3_50H.u_ddrphy_top.logic_rstn)  : 16
  CLK(cmos1_clk_i), C(fram_buf.wr_buf_cmos1.wr_rst)      : 25
  CLK(cmos2_clk_i), C(fram_buf.wr_buf_cmos2.wr_rst)      : 25
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.wr_rst)   : 25
  CLK(nt_pixclk_in), C(fram_buf.wr_buf_hdmi_in.wr_rst)   : 25
  CLK(udp_clk), C(fram_buf.u_wr_char.wr_rst)       : 25
  CLK(udp_clk), C(fram_buf.wr_buf_udp_in.wr_rst)   : 25
  CLK(core_clk), CP(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst)         : 28
      CLK(core_clk), C(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst)      : 27
      CLK(core_clk), P(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst)      : 1
  CLK(core_clk), CP(fram_buf.u_wr_char.rd_rst)           : 33
      CLK(core_clk), C(fram_buf.u_wr_char.rd_rst)  : 32
      CLK(core_clk), P(fram_buf.u_wr_char.rd_rst)  : 1
  CLK(core_clk), CP(fram_buf.wr_buf_cmos1.rd_rst)        : 33
      CLK(core_clk), C(fram_buf.wr_buf_cmos1.rd_rst)     : 32
      CLK(core_clk), P(fram_buf.wr_buf_cmos1.rd_rst)     : 1
  CLK(core_clk), CP(fram_buf.wr_buf_cmos2.rd_rst)        : 33
      CLK(core_clk), C(fram_buf.wr_buf_cmos2.rd_rst)     : 32
      CLK(core_clk), P(fram_buf.wr_buf_cmos2.rd_rst)     : 1
  CLK(core_clk), CP(fram_buf.wr_buf_hdmi_in.rd_rst)      : 33
      CLK(core_clk), C(fram_buf.wr_buf_hdmi_in.rd_rst)   : 32
      CLK(core_clk), P(fram_buf.wr_buf_hdmi_in.rd_rst)   : 1
  CLK(core_clk), CP(fram_buf.wr_buf_udp_in.rd_rst)       : 33
      CLK(core_clk), C(fram_buf.wr_buf_udp_in.rd_rst)    : 32
      CLK(core_clk), P(fram_buf.wr_buf_udp_in.rd_rst)    : 1
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), CP(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst)        : 34
      CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst)     : 33
      CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), P(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst)     : 1
  CLK(core_clk), C(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.wr_rst)    : 41
  CLK(udp_clk), P(~nt_phy_rstn)                    : 48
  CLK(clk_720p), CP(fram_buf.rd_buf.rd_rst)        : 68
      CLK(clk_720p), C(fram_buf.rd_buf.rd_rst)     : 66
      CLK(clk_720p), P(fram_buf.rd_buf.rd_rst)     : 2
  CLK(core_clk), C(fram_buf.rd_buf.wr_rst)         : 82
  CLK(udp_clk), CP(udp_char_vs)                    : 100
      CLK(udp_clk), C(udp_char_vs)                 : 99
      CLK(udp_clk), P(udp_char_vs)                 : 1
  CLK(udp_clk), CP(udp_vs)                         : 100
      CLK(udp_clk), C(udp_vs)                      : 99
      CLK(udp_clk), P(udp_vs)                      : 1
  CLK(clk_720p), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst)      : 111
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), CP(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst)          : 147
      CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst)       : 144
      CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), P(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst)       : 3
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), CP(vs_720p)          : 222
      CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p)       : 219
      CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), P(vs_720p)       : 3
  CLK(clk_720p), C(fram_buf.u_processor_inst.u_vip_gray_median_filter_b.u_vip_matrix_generate_3x3_8bit.u_line_shift_ram_8bit.u_ram_1024x8_0.rd_rst)      : 482
  CLK(core_clk), CP(~u_DDR3_50H.ddr_rstn)          : 971
      CLK(core_clk), C(~u_DDR3_50H.ddr_rstn)       : 930
      CLK(core_clk), P(~u_DDR3_50H.ddr_rstn)       : 41
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n)           : 1697
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n)  : 1646
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n)  : 51
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N201)  : 2
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N252)  : 2
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.norm_cmd_l_act)   : 2
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.rd_en)     : 2
  CLK(core_clk), CP(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.rd_ctrl.N98)           : 3
      CLK(core_clk), C(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.rd_ctrl.N98)  : 2
      CLK(core_clk), P(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.rd_ctrl.N98)  : 1
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N1792)     : 3
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N750)      : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N285)   : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.rdcal_state_2)      : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538)  : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538)  : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538)  : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538)  : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.wrlvl_ck_dly_done)  : 3
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_training_ctrl.N18)      : 3
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N418)  : 4
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[0].mcdq_tfaw.N19)   : 4
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[1].mcdq_tfaw.N19)   : 4
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[2].mcdq_tfaw.N19)   : 4
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.state_0)    : 4
  CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N466)     : 4
  CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N466)     : 4
  CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N466)     : 4
  CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N466)     : 4
  CLK(u_DDR3_50H.pll_clkin), CP(~u_DDR3_50H.u_ddrphy_top.logic_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_dll_update_ctrl.N95)           : 4
      CLK(u_DDR3_50H.pll_clkin), C(~u_DDR3_50H.u_ddrphy_top.logic_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_dll_update_ctrl.N95)  : 3
      CLK(u_DDR3_50H.pll_clkin), P(~u_DDR3_50H.u_ddrphy_top.logic_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_dll_update_ctrl.N95)  : 1
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.full)      : 5
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_a)    : 5
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_b)    : 5
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.full)       : 5
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr.rempty)      : 5
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N359)     : 5
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N359)     : 5
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N359)     : 5
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N359)     : 5
  CLK(core_clk), CP(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N371)       : 6
      CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N371)    : 5
      CLK(core_clk), P(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N371)    : 1
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2.fifo_read)       : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N449)     : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.gate_check)    : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N449)     : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.gate_check)    : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N449)     : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.gate_check)    : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327)  : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N449)     : 6
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.gate_check)    : 6
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N458)  : 7
  CLK(core_clk), C(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty)       : 8
  CLK(core_clk), C(fram_buf.u_wr_char.rd_rst), CE(~fram_buf.u_wr_char.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty)     : 8
  CLK(core_clk), C(fram_buf.wr_buf_cmos1.rd_rst), CE(~fram_buf.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty)     : 8
  CLK(core_clk), C(fram_buf.wr_buf_cmos2.rd_rst), CE(~fram_buf.wr_buf_cmos2.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty)     : 8
  CLK(core_clk), C(fram_buf.wr_buf_hdmi_in.rd_rst), CE(~fram_buf.wr_buf_hdmi_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty)       : 8
  CLK(core_clk), C(fram_buf.wr_buf_udp_in.rd_rst), CE(~fram_buf.wr_buf_udp_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty)   : 8
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr.N28)    : 8
  CLK(core_clk), P(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N745)      : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N136)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N377)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N386)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N409)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N439)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N607)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N610)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N136)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N377)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N386)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N439)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N607)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N610)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N136)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N377)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N386)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N439)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N607)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N610)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N136)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N377)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N386)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N439)     : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N607)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N610)  : 8
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.logic_ck_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.N1814)  : 8
  CLK(u_DDR3_50H.pll_clkin), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.N240)       : 8
  CLK(u_DDR3_50H.pll_clkin), CP(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.N219)      : 9
      CLK(u_DDR3_50H.pll_clkin), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.N219)   : 8
      CLK(u_DDR3_50H.pll_clkin), P(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.N219)   : 1
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N598)  : 10
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N598)  : 10
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N598)  : 10
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N598)  : 10
  CLK(core_clk), C(fram_buf.rd_buf.wr_rst), CE(~fram_buf.rd_buf.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(core_clk), C(fram_buf.rd_buf.wr_rst), CE(~fram_buf.u_rd_char.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.wfull)   : 11
  CLK(core_clk), C(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.wr_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.wfull)  : 11
  CLK(clk_720p), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull)      : 12
  CLK(clk_720p), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull)      : 12
  CLK(clk_720p), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull)      : 12
  CLK(clk_720p), C(vs_720p), CE(~fram_buf.u_processor_inst.u_multiCamera_ctr.u_fifo_16i_16o_2048.U_ipml_fifo_fifo_16i_16o_2048.U_ipml_fifo_ctrl.rempty)  : 12
  CLK(clk_720p), C(vs_720p), CE(~fram_buf.u_processor_inst.u_multiCamera_ctr.u_fifo_16i_16o_2048.U_ipml_fifo_fifo_16i_16o_2048.U_ipml_fifo_ctrl.wfull)   : 12
  CLK(cmos1_clk_i), C(fram_buf.wr_buf_cmos1.wr_rst), CE(~fram_buf.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull)   : 12
  CLK(cmos2_clk_i), C(fram_buf.wr_buf_cmos2.wr_rst), CE(~fram_buf.wr_buf_cmos2.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull)   : 12
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N570)       : 12
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 11
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 1
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N570)       : 12
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 11
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 1
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N570)       : 12
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 11
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 1
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N570)       : 12
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 11
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N570)    : 1
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.gatecal_start)     : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.rempty)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.rempty)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.rempty)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.wr_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull)       : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.fifo_empty_b)  : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.fifo_empty_g)  : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.fifo_empty_r)  : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_2.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull)     : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_fifo_4096x8_2.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull)     : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(vs_720p), CE(~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_fifo_4096x8_2.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull)     : 12
  CLK(nt_pixclk_in), C(fram_buf.wr_buf_hdmi_in.wr_rst), CE(~fram_buf.wr_buf_hdmi_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull)    : 12
  CLK(udp_clk), C(fram_buf.u_wr_char.wr_rst), CE(~fram_buf.u_wr_char.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull)       : 12
  CLK(udp_clk), C(fram_buf.wr_buf_udp_in.wr_rst), CE(~fram_buf.wr_buf_udp_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull)     : 12
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N172)  : 13
  CLK(core_clk), P(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N2049)     : 14
  CLK(udp_clk), C(udp_char_vs), CE(~udp_char_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.rempty)   : 14
  CLK(udp_clk), C(udp_vs), CE(~udp_databus_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.rempty)     : 14
  CLK(clk_720p), C(fram_buf.rd_buf.rd_rst), CE(~fram_buf.rd_buf.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.rempty)     : 15
  CLK(clk_720p), C(fram_buf.rd_buf.rd_rst), CE(~fram_buf.u_rd_char.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.rempty)  : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N304)  : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N317)  : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N254)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N258)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N262)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N266)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N270)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N274)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N278)   : 15
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N282)   : 15
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N308)       : 15
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N308)    : 11
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N308)    : 4
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N392)       : 15
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N392)    : 13
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N392)    : 2
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N476)  : 15
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_info.N560)  : 15
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), C(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst), CE(~fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.rempty)      : 15
  CLK(udp_clk), C(udp_char_vs), CE(~udp_char_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.wfull)    : 15
  CLK(udp_clk), C(udp_vs), CE(~udp_databus_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.wfull)      : 15
  CLK(clk_720p), C(fram_buf.u_processor_inst.u_vip_gray_median_filter_b.u_vip_matrix_generate_3x3_8bit.u_line_shift_ram_8bit.u_ram_1024x8_0.rd_rst), CE(fram_buf.vout_de_w)      : 16
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N281)  : 16
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N274)   : 16
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N461)  : 18
  CLK(core_clk), CP(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.N685)        : 18
      CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.N685)     : 17
      CLK(core_clk), P(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.N685)     : 1
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.N752)   : 18
  CLK(u_DDR3_50H.pll_clkin), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce.N43)       : 19
  CLK(core_clk), C(~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n), CE(u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N456)  : 26
  CLK(core_clk), C(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.rd_ctrl.N37)      : 27
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2.N10)       : 28
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2.N14)       : 28
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N228)   : 30
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.rd_en)     : 35
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo.rd_en)     : 35
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.ctrl_back_rdy)     : 36
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.N104)       : 36
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.N197)       : 36
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo.N10)      : 47
  CLK(core_clk), C(~u_DDR3_50H.ddr_rstn), CE(u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo.N14)      : 47
  CLK(udp_clk), CP(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_found)        : 80
      CLK(udp_clk), C(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_found)     : 32
      CLK(udp_clk), P(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_found)     : 48
  CLK(nt_sys_clk), R(power_on_delay_inst.camera_pwnd)    : 1
  CLK(cmos1_clk_i), R(fram_buf.wr_buf_cmos1.wr_rst)      : 2
  CLK(cmos2_clk_i), R(fram_buf.wr_buf_cmos2.wr_rst)      : 2
  CLK(core_clk), S(GND)                            : 2
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst)   : 2
  CLK(nt_pixclk_in), R(fram_buf.wr_buf_hdmi_in.u_Frame_cnt.flag_x[1:0]_or)       : 2
  CLK(udp_clk), R(fram_buf.wr_buf_udp_in.wr_rst)   : 2
  CLK(cfg_clk), S(GND)                             : 3
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.frame_flag)     : 3
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.checksum_cnt[2:0]_or)     : 3
  CLK(clk_720p), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst)    : 4
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.mac_tx_cnt[3:0]_or)       : 4
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.wait_cnt[3:0]_or)  : 4
  CLK(cfg_clk), R(ms72xx_ctl.iic_dri_rx.N434)      : 5
  CLK(cfg_clk), R(ms72xx_ctl.iic_dri_tx.N434)      : 5
  CLK(clk_1080p), R(~init_done)                    : 5
  CLK(clk_720p), R(~init_done)                     : 5
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.mac_rx_cnt[4:0]_or)       : 5
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N502)  : 6
  CLK(core_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst)    : 8
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.ram_h_data_in[7:0]_or)   : 8
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.ram_h_data_in[7:0]_or)   : 8
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.ram_h_data_in[7:0]_or)   : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.arp_rx_cnt[7:0]_or)     : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.arp_tx_data[7:0]_or)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc_din[7:0]_or)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.icmp_tx_data[7:0]_or)     : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.ip_tx_data[7:0]_or)      : 8
  CLK(udp_clk), RS(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.state[7:0]_or)          : 8
      CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.state[7:0]_or)       : 7
      CLK(udp_clk), S(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.state[7:0]_or)       : 1
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst)     : 9
  CLK(coms1_reg_config.clock_20k), RS(~nt_cmos2_reset)         : 10
      CLK(coms1_reg_config.clock_20k), R(~nt_cmos2_reset)      : 6
      CLK(coms1_reg_config.clock_20k), S(~nt_cmos2_reset)      : 4
  CLK(clk_720p), R(~fram_buf.vout_de_w)            : 11
  CLK(cmos1_clk_i), R(fram_buf.wr_buf_cmos1.u_Frame_cnt.N75)   : 11
  CLK(cmos2_clk_i), R(fram_buf.wr_buf_cmos2.u_Frame_cnt.N75)   : 11
  CLK(nt_pixclk_in), R(fram_buf.wr_buf_hdmi_in.u_Frame_cnt.N86)      : 11
  CLK(udp_clk), R(fram_buf.wr_buf_udp_in.u_Frame_cnt.N75)      : 11
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.icmp_rec_ram_read_addr[10:0]_or)      : 11
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.ram_write_addr[10:0]_or)  : 11
  CLK(clk_25M), R(~nt_cmos2_reset)                 : 12
  CLK(clk_720p), R(u_color_bar_11.N280)            : 12
  CLK(cmos1_clk_i), R(fram_buf.wr_buf_cmos1.x_cnt[11:0]_or)    : 12
  CLK(cmos2_clk_i), R(fram_buf.wr_buf_cmos2.x_cnt[11:0]_or)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.cnt_rd_req[11:0]_or)     : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.cnt_rd_req[11:0]_or)     : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.cnt_rd_req[11:0]_or)     : 12
  CLK(nt_pixclk_in), R(fram_buf.wr_buf_hdmi_in.x_cnt[11:0]_or)       : 12
  CLK(udp_clk), R(fram_buf.u_wr_char.x_cnt[11:0]_or)     : 12
  CLK(udp_clk), R(fram_buf.wr_buf_udp_in.x_cnt[11:0]_or)       : 12
  CLK(clk_1080p), R(u_color_bar_12.N279)           : 13
  CLK(core_clk), R(fram_buf.u_mem_read_arbi.N401)  : 13
  CLK(cfg_clk), R(~locked)                         : 14
  CLK(core_clk), R(fram_buf.mem_write_arbi_m0.N511)      : 16
  CLK(core_clk), R(fram_buf.u_mem_read_arbi.N403)  : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.arp_send_cnt[15:0]_or)  : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.timeout[15:0]_or)       : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.timeout[15:0]_or)   : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.icmp_rx_cnt[15:0]_or)     : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.timeout[15:0]_or)   : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.ip_rx_cnt[15:0]_or)      : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.ip_send_cnt[15:0]_or)    : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.timeout[15:0]_or)  : 16
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.udp_rx_cnt[15:0]_or)   : 16
  CLK(udp_clk), R(~locked)                         : 16
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[0][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[1][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[2][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[3][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[4][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[5][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[6][17:0]_or)      : 18
  CLK(core_clk), R(fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[7][17:0]_or)      : 18
  CLK(cfg_clk), R(ms72xx_ctl.ms7210_ctl.N539)      : 22
  CLK(core_clk), R(fram_buf.mem_write_arbi_m0.N509)      : 24
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc_din[7:0]_or)    : 24
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx_mode.N147_inv)     : 25
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx_mode.mac_tx_data[7:0]_or)       : 26
  CLK(core_clk), R(~ddr_init_done)                 : 28
  CLK(cfg_clk), RS(~ms72xx_ctl.rstn)               : 37
      CLK(cfg_clk), R(~ms72xx_ctl.rstn)            : 33
      CLK(cfg_clk), S(~ms72xx_ctl.rstn)            : 4
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.checksum_buf[31:0]_or)    : 64
  CLK(clk_720p), R(fram_buf.u_processor_inst.u_vip.u_rgb2ycbcr.N9)   : 91
  CLK(udp_clk), RS(~nt_phy_rstn)                   : 295
      CLK(udp_clk), R(~nt_phy_rstn)                : 283
      CLK(udp_clk), S(~nt_phy_rstn)                : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst)   : 502
  CLK(cfg_clk), S(~ms72xx_ctl.iic_dri_rx.trans_en), CE(ms72xx_ctl.iic_dri_rx.N72)      : 1
  CLK(cfg_clk), S(~ms72xx_ctl.iic_dri_tx.trans_en), CE(ms72xx_ctl.iic_dri_tx.N72)      : 1
  CLK(clk_1080p), R(u_color_bar_12.N295), CE(u_color_bar_12.N108)    : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[0])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[1])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[2])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[3])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[4])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[5])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[6])       : 1
  CLK(core_clk), R(fram_buf.mode_choice_inst.N120), CE(fram_buf.mode_choice_inst.key_pos[7])       : 1
  CLK(core_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.img_720_vs_i_pos)    : 2
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_Frame_index.cmos1_vs_pos)      : 2
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_Frame_index.cmos2_vs_pos)      : 2
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_Frame_index.hdmi_in_vs_pos)    : 2
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_Frame_index.udp_in_vs_pos)     : 2
  CLK(nt_cmos1_pclk), R(cmos1_8_16bit.N48), CE(cmos1_href_d0)  : 2
  CLK(nt_cmos2_pclk), R(cmos2_8_16bit.N48), CE(cmos2_href_d0)  : 2
  CLK(nt_pixclk_in), R(fram_buf.wr_buf_hdmi_in.wr_rst), CE(fram_buf.wr_buf_hdmi_in.u_Frame_cnt.N72)      : 2
  CLK(cfg_clk), R(ms72xx_ctl.iic_dri_rx.N499), CE(ms72xx_ctl.iic_dri_rx.dsu)     : 3
  CLK(cfg_clk), R(ms72xx_ctl.iic_dri_tx.N499), CE(ms72xx_ctl.iic_dri_tx.dsu)     : 3
  CLK(coms1_reg_config.clock_20k), RS(~nt_cmos2_reset), CE(coms1_reg_config.N1131)           : 3
      CLK(coms1_reg_config.clock_20k), R(~nt_cmos2_reset), CE(coms1_reg_config.N1131)  : 2
      CLK(coms1_reg_config.clock_20k), S(~nt_cmos2_reset), CE(coms1_reg_config.N1131)  : 1
  CLK(coms1_reg_config.clock_20k), RS(~nt_cmos2_reset), CE(coms2_reg_config.N1131)           : 3
      CLK(coms1_reg_config.clock_20k), R(~nt_cmos2_reset), CE(coms2_reg_config.N1131)  : 2
      CLK(coms1_reg_config.clock_20k), S(~nt_cmos2_reset), CE(coms2_reg_config.N1131)  : 1
  CLK(cfg_clk), R(ms72xx_ctl.iic_dri_rx.start), CE(ms72xx_ctl.iic_dri_rx.N504)   : 4
  CLK(cfg_clk), R(ms72xx_ctl.iic_dri_tx.start), CE(ms72xx_ctl.iic_dri_tx.N504)   : 4
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N571)    : 4
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N158)  : 4
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7210_ctl.N537)  : 5
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7210_ctl.N580)  : 6
  CLK(coms1_reg_config.clock_20k), S(~nt_cmos2_reset), CE(coms1_reg_config.u1.N196)    : 6
  CLK(coms1_reg_config.clock_20k), S(~nt_cmos2_reset), CE(coms2_reg_config.u1.N196)    : 6
  CLK(cfg_clk), R(~ms72xx_ctl.iic_dri_rx.state_4), CE(ms72xx_ctl.iic_dri_rx.full_cycle)      : 8
  CLK(cfg_clk), R(~ms72xx_ctl.iic_dri_tx.state_4), CE(ms72xx_ctl.iic_dri_tx.full_cycle)      : 8
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N1914_inv)   : 8
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N2009_inv)   : 8
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N2031_inv)   : 8
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N2053_inv)   : 8
  CLK(nt_cmos1_pclk), R(~cmos_init_done[0]), CE(cmos1_href_d0)       : 8
  CLK(nt_cmos2_pclk), R(~cmos_init_done[1]), CE(cmos2_href_d0)       : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N667)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N698)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N729)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N760)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N791)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N822)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N853)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N884)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N639), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N539)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N639), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N911)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N639), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N929)    : 8
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N639), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N947)    : 8
  CLK(udp_clk), S(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc32_gen.N341), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crcen)     : 8
  CLK(udp_clk), S(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc32_gen.N341), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crcen)     : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N111)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N167)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N205)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N261)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N423)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N429)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N434)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N439)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N442)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N445)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N450)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N455)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N460)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N465)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N468)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N473)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N478)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N480)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N484)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N488)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N492)       : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N91)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1014)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1037)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1060)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1083)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1106)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N539)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N565)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N585)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N897)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N911)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N929)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N947)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.N211)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N223)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N233)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N253)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N644)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N747)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N168)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N188)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N236)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N484)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N489)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N494)  : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx._N6)   : 8
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.N101)      : 8
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N1845)       : 9
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N1895)       : 9
  CLK(coms1_reg_config.clock_20k), R(~nt_cmos2_reset), CE(coms1_reg_config.N1166)      : 9
  CLK(coms1_reg_config.clock_20k), R(~nt_cmos2_reset), CE(coms2_reg_config.N1166)      : 9
  CLK(clk_720p), R(~init_done), CE(u_color_bar_11.N230)  : 10
  CLK(clk_1080p), R(~init_done), CE(u_color_bar_12.N229)       : 11
  CLK(clk_720p), R(vs_720p), CE(fram_buf.vout_de_w)      : 11
  CLK(core_clk), RS(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.N191)         : 11
      CLK(core_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.N191)      : 9
      CLK(core_clk), S(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.N191)      : 2
  CLK(core_clk), RS(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.N213)         : 11
      CLK(core_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.N213)      : 9
      CLK(core_clk), S(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.N213)      : 2
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_processor_inst.brightness_contrast_inst.N140)    : 11
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_processor_inst.brightness_contrast_inst.N152)    : 11
  CLK(clk_720p), R(vs_720p), CE(fram_buf.u_processor_inst.u_multiCamera_ctr.N250)      : 12
  CLK(cmos1_clk_i), R(fram_buf.wr_buf_cmos1.wr_rst), CE(fram_buf.wr_buf_cmos1.N31)     : 12
  CLK(cmos2_clk_i), R(fram_buf.wr_buf_cmos2.wr_rst), CE(fram_buf.wr_buf_cmos2.N31)     : 12
  CLK(core_clk), RS(fram_buf.u_processor_inst.u_multiCamera_ctr.N29), CE(fram_buf.u_processor_inst.u_multiCamera_ctr.N270)       : 12
      CLK(core_clk), R(fram_buf.u_processor_inst.u_multiCamera_ctr.N29), CE(fram_buf.u_processor_inst.u_multiCamera_ctr.N270)    : 8
      CLK(core_clk), S(fram_buf.u_processor_inst.u_multiCamera_ctr.N29), CE(fram_buf.u_processor_inst.u_multiCamera_ctr.N270)    : 4
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.scale_line_finish)      : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.scale_line_finish)      : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.scale_line_finish)      : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N478), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.ram_v_wren)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N496), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.pixel_v_data_read_en)      : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N515), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N514)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.calu_h_data_in_en)   : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.ram_h_wren)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N478), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.ram_v_wren)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N496), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.pixel_v_data_read_en)      : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N515), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N514)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.calu_h_data_in_en)   : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.ram_h_wren)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N478), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.ram_v_wren)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N496), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.pixel_v_data_read_en)      : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N515), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N514)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.calu_h_data_in_en)   : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.ram_h_wren)    : 12
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.wr_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.video_de_o)   : 12
  CLK(nt_pixclk_in), R(fram_buf.wr_buf_hdmi_in.wr_rst), CE(fram_buf.wr_buf_hdmi_in.N31)      : 12
  CLK(udp_clk), R(fram_buf.u_wr_char.wr_rst), CE(fram_buf.u_wr_char.N31)   : 12
  CLK(udp_clk), R(fram_buf.wr_buf_udp_in.wr_rst), CE(fram_buf.wr_buf_udp_in.N31)       : 12
  CLK(udp_clk), R(~locked), CE(udp_char_inst.N145)       : 12
  CLK(udp_clk), R(~locked), CE(udp_databus_inst.N149)    : 12
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N243)      : 13
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N273)      : 13
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.N209), CE(fram_buf.u_processor_inst.u_scale_ctr.img_de)   : 13
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.N210)  : 13
  CLK(core_clk), R(fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.wr_rst), CE(fram_buf.pro_rd_burst_finish)      : 14
  CLK(core_clk), R(fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst), CE(fram_buf.pro_wr_burst_finish)      : 14
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.fifo_line_finish)       : 14
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.fifo_line_finish)       : 14
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.fifo_line_finish)       : 14
  CLK(core_clk), R(fram_buf.rd_buf.wr_rst), CE(fram_buf.ch0_rd_burst_finish)     : 15
  CLK(core_clk), R(fram_buf.wr_buf_cmos1.rd_rst), CE(fram_buf.ch0_wr_burst_finish)     : 15
  CLK(core_clk), R(fram_buf.wr_buf_cmos2.rd_rst), CE(fram_buf.ch1_wr_burst_finish)     : 15
  CLK(core_clk), R(fram_buf.wr_buf_hdmi_in.rd_rst), CE(fram_buf.ch2_wr_burst_finish)   : 15
  CLK(core_clk), R(fram_buf.wr_buf_udp_in.rd_rst), CE(fram_buf.ch3_wr_burst_finish)    : 15
  CLK(core_clk), R(fram_buf.rd_buf.wr_rst), CE(fram_buf.ch1_rd_burst_finish)     : 16
  CLK(core_clk), R(fram_buf.u_wr_char.rd_rst), CE(fram_buf.ch4_wr_burst_finish)  : 16
  CLK(core_clk), R(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N266), CE(axi_rvalid)    : 16
  CLK(nt_cmos1_pclk), R(~cmos_init_done[0]), CE(cmos1_8_16bit.N11)   : 16
  CLK(nt_cmos2_pclk), R(~cmos_init_done[1]), CE(cmos2_8_16bit.N11)   : 16
  CLK(nt_sys_clk), R(power_on_delay_inst.camera_pwnd), CE(power_on_delay_inst.N15)     : 16
  CLK(udp_clk), R(~locked), CE(udp_char_inst.N172)       : 16
  CLK(udp_clk), R(~locked), CE(udp_databus_inst.N176)    : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.state_0)      : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.state_3)      : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.state_2)     : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.state_3)     : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.N377)  : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_tx_end)      : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.N57)       : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.N71)       : 16
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.state_4)   : 16
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7200_ctl.N1955)       : 20
  CLK(cfg_clk), R(~ms72xx_ctl.rstn), CE(ms72xx_ctl.ms7210_ctl.N591)  : 20
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.mem_write_arbi_m0.N196)    : 20
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N126)       : 20
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N126)       : 20
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N126)       : 20
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N321)    : 20
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N321)    : 20
  CLK(fram_buf.u_processor_inst.u_scale_ctr.img_clk), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N517), CE(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N321)    : 20
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.u_mem_read_arbi.N140)      : 21
  CLK(udp_clk), S(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc32_gen.N342), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc32_gen.N343)  : 24
  CLK(udp_clk), S(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc32_gen.N342), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc32_gen.N343)  : 24
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N249)      : 25
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N275)      : 25
  CLK(core_clk), R(~ddr_init_done), CE(fram_buf.wr_rd_ctrl_top.wr_en)      : 27
  CLK(clk_720p), R(fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst), CE(fram_buf.u_processor_inst.u_scale_ctr.u_para_change.N40)   : 32
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N662), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N659)    : 32
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N735), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N732)    : 32
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N475), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N469)  : 32
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N674)   : 34
  CLK(udp_clk), R(~nt_phy_rstn), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.state_5)    : 80
  CLK(udp_clk), R(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.N468), CE(u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.N377)  : 130


Number of DFF:CE Signals : 372
  fram_buf.mode_choice_inst.key_pos[0](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[1](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[2](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[3](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[4](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[5](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[6](from GTP_LUT2:Z)  : 1
  fram_buf.mode_choice_inst.key_pos[7](from GTP_LUT2:Z)  : 1
  ms72xx_ctl.iic_dri_rx.N72(from GTP_LUT5:Z)       : 1
  ms72xx_ctl.iic_dri_tx.N72(from GTP_LUT5:Z)       : 1
  u_color_bar_12.N108(from GTP_LUT4:Z)             : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[0](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[1](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[2](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[3](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[4](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[5](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[6](from GTP_INV:Z)   : 1
  ~fram_buf.mode_choice_inst.u_btn_deb_fix.flag[7](from GTP_INV:Z)   : 1
  fram_buf.u_Frame_index.cmos1_vs_pos(from GTP_LUT2:Z)   : 2
  fram_buf.u_Frame_index.cmos2_vs_pos(from GTP_LUT2:Z)   : 2
  fram_buf.u_Frame_index.hdmi_in_vs_pos(from GTP_LUT2:Z)       : 2
  fram_buf.u_Frame_index.udp_in_vs_pos(from GTP_LUT2:Z)  : 2
  fram_buf.u_processor_inst.u_scale_ctr.img_720_vs_i_pos(from GTP_LUT2:Z)  : 2
  fram_buf.wr_buf_hdmi_in.u_Frame_cnt.N72(from GTP_LUT5:Z)     : 2
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.wr_cmd_trig(from GTP_LUT2:Z)  : 2
  locked(from GTP_PLL_E3:LOCK)                     : 2
  ms72xx_ctl.iic_dri_rx.start(from GTP_LUT2:Z)     : 2
  ms72xx_ctl.iic_dri_tx.start(from GTP_LUT2:Z)     : 2
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N201(from GTP_LUT5M:Z)    : 2
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N252(from GTP_LUT5M:Z)    : 2
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.norm_cmd_l_act(from GTP_LUT3:Z)      : 2
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.rd_en(from GTP_DFF_C:Q)       : 2
  coms1_reg_config.N1131(from GTP_LUT3:Z)          : 3
  coms2_reg_config.N1131(from GTP_LUT3:Z)          : 3
  fram_buf.wr_rd_ctrl_top.rd_ctrl.N98(from GTP_LUT5:Z)   : 3
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.rd_cmd_trig(from GTP_LUT2:Z)  : 3
  ms72xx_ctl.iic_dri_rx.dsu(from GTP_LUT5:Z)       : 3
  ms72xx_ctl.iic_dri_tx.dsu(from GTP_LUT5:Z)       : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N285(from GTP_LUT5M:Z)    : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.rdcal_state_2(from GTP_DFF_CE:Q)      : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538(from GTP_LUT4:Z)    : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538(from GTP_LUT4:Z)    : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538(from GTP_LUT4:Z)    : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N538(from GTP_LUT4:Z)    : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.wrlvl_ck_dly_done(from GTP_LUT4:Z)    : 3
  u_DDR3_50H.u_ddrphy_top.ddrphy_training_ctrl.N18(from GTP_LUT5:Z)  : 3
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N1792(from GTP_LUT5:Z)  : 3
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N750(from GTP_LUT5M:Z)  : 3
  ms72xx_ctl.iic_dri_rx.N504(from GTP_LUT3:Z)      : 4
  ms72xx_ctl.iic_dri_rx.twr_en(from GTP_DFF:Q)     : 4
  ms72xx_ctl.iic_dri_tx.N504(from GTP_LUT3:Z)      : 4
  ms72xx_ctl.iic_dri_tx.twr_en(from GTP_DFF:Q)     : 4
  u_DDR3_50H.u_ddrphy_top.ddrphy_dll_update_ctrl.N95(from GTP_LUT5M:Z)     : 4
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N466(from GTP_LUT5:Z)       : 4
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N466(from GTP_LUT2:Z)       : 4
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N466(from GTP_LUT2:Z)       : 4
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N466(from GTP_LUT2:Z)       : 4
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N418(from GTP_LUT4:Z)     : 4
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[0].mcdq_tfaw.N19(from GTP_LUT5:Z)      : 4
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[1].mcdq_tfaw.N19(from GTP_LUT5:Z)      : 4
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.TFAW_LOOP[2].mcdq_tfaw.N19(from GTP_LUT4:Z)      : 4
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N571(from GTP_LUT2:Z)   : 4
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N158(from GTP_LUT5:Z)  : 4
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.state_0(from GTP_INV:Z)  : 4
  ms72xx_ctl.ms7210_ctl.N537(from GTP_LUT5:Z)      : 5
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N359(from GTP_LUT3:Z)       : 5
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N359(from GTP_LUT3:Z)       : 5
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N359(from GTP_LUT3:Z)       : 5
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N359(from GTP_LUT3:Z)       : 5
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)    : 5
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_a(from GTP_INV:Z)  : 5
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.fifo_empty_b(from GTP_INV:Z)  : 5
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.full(from GTP_INV:Z)     : 5
  ~u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr.rempty(from GTP_INV:Z)    : 5
  coms1_reg_config.u1.N196(from GTP_LUT5:Z)        : 6
  coms2_reg_config.u1.N196(from GTP_LUT4:Z)        : 6
  ms72xx_ctl.ms7210_ctl.N580(from GTP_LUT5:Z)      : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139(from GTP_LUT5:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327(from GTP_LUT2:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N449(from GTP_LUT5:Z)       : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.gate_check(from GTP_DFF_C:Q)     : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139(from GTP_LUT5:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327(from GTP_LUT2:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N449(from GTP_LUT5:Z)       : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.gate_check(from GTP_DFF_C:Q)     : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139(from GTP_LUT5:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327(from GTP_LUT2:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N449(from GTP_LUT5:Z)       : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.gate_check(from GTP_DFF_C:Q)     : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N139(from GTP_LUT5:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_dqs_gate_cal.gatecal.N327(from GTP_LUT2:Z)    : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N449(from GTP_LUT5:Z)       : 6
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.gate_check(from GTP_DFF_C:Q)     : 6
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N371(from GTP_LUT5:Z)     : 6
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2.fifo_read(from GTP_LUT5:Z)    : 6
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N458(from GTP_LUT4:Z)     : 7
  ms72xx_ctl.iic_dri_rx.N165(from GTP_LUT5:Z)      : 8
  ms72xx_ctl.iic_dri_rx.N460(from GTP_LUT3:Z)      : 8
  ms72xx_ctl.iic_dri_rx.full_cycle(from GTP_LUT5:Z)      : 8
  ms72xx_ctl.iic_dri_tx.N165(from GTP_LUT5:Z)      : 8
  ms72xx_ctl.iic_dri_tx.N460(from GTP_LUT3:Z)      : 8
  ms72xx_ctl.iic_dri_tx.full_cycle(from GTP_LUT5:Z)      : 8
  ms72xx_ctl.ms7200_ctl.N1914_inv(from GTP_LUT5:Z)       : 8
  ms72xx_ctl.ms7200_ctl.N2009_inv(from GTP_LUT5:Z)       : 8
  ms72xx_ctl.ms7200_ctl.N2031_inv(from GTP_LUT5:Z)       : 8
  ms72xx_ctl.ms7200_ctl.N2053_inv(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.N240(from GTP_LUT3:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.N1814(from GTP_LUT4:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N136(from GTP_LUT4:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N377(from GTP_LUT3:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N386(from GTP_LUT4:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N409(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.data_slice_wrlvl.N439(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N607(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N610(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N136(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N377(from GTP_LUT3:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N386(from GTP_LUT4:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.data_slice_wrlvl.N439(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N607(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N610(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N136(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N377(from GTP_LUT3:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N386(from GTP_LUT4:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.data_slice_wrlvl.N439(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N607(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N610(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N136(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N377(from GTP_LUT3:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N386(from GTP_LUT4:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.data_slice_wrlvl.N439(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N607(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N610(from GTP_LUT5:Z)    : 8
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr.N28(from GTP_LUT5:Z)       : 8
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N745(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N111(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N167(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N205(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N261(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N423(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N429(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N434(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N439(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N442(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N445(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N450(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N455(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N460(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N465(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N468(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N473(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N478(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N480(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N484(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N488(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N492(from GTP_LUT5:Z)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.N91(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1014(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1037(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1060(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1083(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N1106(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N565(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N585(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N667(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N698(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N729(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N760(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N791(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N822(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N853(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N884(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N897(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crcen(from GTP_DFF_R:Q)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.N211(from GTP_LUT2:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crcen(from GTP_DFF_R:Q)       : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N223(from GTP_LUT4:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N233(from GTP_LUT2:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N253(from GTP_LUT2:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N644(from GTP_LUT4:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N747(from GTP_LUT4:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N168(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N188(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N236(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N484(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N489(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N494(from GTP_LUT5:Z)  : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx._N6(from GTP_LUT5:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.N101(from GTP_LUT4:Z)      : 8
  ~fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)      : 8
  ~fram_buf.u_wr_char.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)  : 8
  ~fram_buf.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)     : 8
  ~fram_buf.wr_buf_cmos2.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)     : 8
  ~fram_buf.wr_buf_hdmi_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 8
  ~fram_buf.wr_buf_udp_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 8
  coms1_reg_config.N1166(from GTP_LUT2:Z)          : 9
  coms2_reg_config.N1166(from GTP_LUT2:Z)          : 9
  ms72xx_ctl.ms7200_ctl.N1845(from GTP_LUT5:Z)     : 9
  ms72xx_ctl.ms7200_ctl.N1895(from GTP_LUT4:Z)     : 9
  u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.N219(from GTP_LUT4:Z)    : 9
  cmos1_href_d0(from GTP_DFF:Q)                    : 10
  cmos2_href_d0(from GTP_DFF:Q)                    : 10
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N598(from GTP_LUT5:Z)    : 10
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N598(from GTP_LUT5:Z)    : 10
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N598(from GTP_LUT5:Z)    : 10
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N598(from GTP_LUT5:Z)    : 10
  u_color_bar_11.N230(from GTP_LUT4:Z)             : 10
  fram_buf.u_processor_inst.brightness_contrast_inst.N140(from GTP_LUT5:Z)       : 11
  fram_buf.u_processor_inst.brightness_contrast_inst.N152(from GTP_LUT5:Z)       : 11
  fram_buf.u_processor_inst.u_scale_ctr.N191(from GTP_LUT5:Z)  : 11
  fram_buf.u_processor_inst.u_scale_ctr.N213(from GTP_LUT5:Z)  : 11
  u_color_bar_12.N229(from GTP_LUT3:Z)             : 11
  ~fram_buf.rd_buf.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)      : 11
  ~fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)       : 11
  ~fram_buf.u_rd_char.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 11
  fram_buf.u_processor_inst.u_multiCamera_ctr.N250(from GTP_LUT4:Z)  : 12
  fram_buf.u_processor_inst.u_multiCamera_ctr.N270(from GTP_LUT4:Z)  : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N514(from GTP_LUT4:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.calu_h_data_in_en(from GTP_DFF:Q)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.pixel_v_data_read_en(from GTP_DFF:Q)       : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.ram_h_wren(from GTP_DFF_R:Q)   : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.ram_v_wren(from GTP_DFF:Q)     : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.scale_line_finish(from GTP_DFF_R:Q)  : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N514(from GTP_LUT4:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.calu_h_data_in_en(from GTP_DFF:Q)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.pixel_v_data_read_en(from GTP_DFF:Q)       : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.ram_h_wren(from GTP_DFF_R:Q)   : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.ram_v_wren(from GTP_DFF:Q)     : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.scale_line_finish(from GTP_DFF_R:Q)  : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N514(from GTP_LUT4:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.calu_h_data_in_en(from GTP_DFF:Q)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.pixel_v_data_read_en(from GTP_DFF:Q)       : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.ram_h_wren(from GTP_DFF_R:Q)   : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.ram_v_wren(from GTP_DFF:Q)     : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.scale_line_finish(from GTP_DFF_R:Q)  : 12
  fram_buf.u_processor_inst.u_scale_ctr.video_de_o(from GTP_DFF:Q)   : 12
  fram_buf.u_wr_char.N31(from GTP_LUT2:Z)          : 12
  fram_buf.wr_buf_cmos1.N31(from GTP_LUT2:Z)       : 12
  fram_buf.wr_buf_cmos2.N31(from GTP_LUT2:Z)       : 12
  fram_buf.wr_buf_hdmi_in.N31(from GTP_LUT2:Z)     : 12
  fram_buf.wr_buf_udp_in.N31(from GTP_LUT2:Z)      : 12
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N570(from GTP_LUT4:Z)    : 12
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[1].u_ddrphy_data_slice.dqsi_rdel_cal.N570(from GTP_LUT4:Z)    : 12
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[2].u_ddrphy_data_slice.dqsi_rdel_cal.N570(from GTP_LUT4:Z)    : 12
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[3].u_ddrphy_data_slice.dqsi_rdel_cal.N570(from GTP_LUT4:Z)    : 12
  u_DDR3_50H.u_ddrphy_top.gatecal_start(from GTP_DFF_C:Q)      : 12
  udp_char_inst.N145(from GTP_LUT5:Z)              : 12
  udp_databus_inst.N149(from GTP_LUT5:Z)           : 12
  ~fram_buf.u_processor_inst.u_multiCamera_ctr.u_fifo_16i_16o_2048.U_ipml_fifo_fifo_16i_16o_2048.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)     : 12
  ~fram_buf.u_processor_inst.u_multiCamera_ctr.u_fifo_16i_16o_2048.U_ipml_fifo_fifo_16i_16o_2048.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)      : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.fifo_empty_b(from GTP_INV:Z)      : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.fifo_empty_g(from GTP_INV:Z)      : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.fifo_empty_r(from GTP_INV:Z)      : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)  : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_2.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)  : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_fifo_4096x8_2.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)  : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_fifo_4096x8_1.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_fifo_4096x8_2.U_ipml_fifo_fifo_8I8O_1.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)       : 12
  ~fram_buf.u_wr_char.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)   : 12
  ~fram_buf.wr_buf_cmos1.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)      : 12
  ~fram_buf.wr_buf_cmos2.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)      : 12
  ~fram_buf.wr_buf_hdmi_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 12
  ~fram_buf.wr_buf_udp_in.u_fifo_16i_256O_axiWr.U_ipml_fifo_fifo_16i_256O.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 12
  fram_buf.u_processor_inst.u_scale_ctr.img_de(from GTP_LUT3:Z)      : 13
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.N210(from GTP_LUT5M:Z)      : 13
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N243(from GTP_LUT5:Z)   : 13
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N273(from GTP_LUT4:Z)   : 13
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N172(from GTP_LUT3:Z)     : 13
  fram_buf.pro_rd_burst_finish(from GTP_DFF_R:Q)   : 14
  fram_buf.pro_wr_burst_finish(from GTP_DFF_R:Q)   : 14
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.fifo_line_finish(from GTP_DFF_R:Q)   : 14
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.fifo_line_finish(from GTP_DFF_R:Q)   : 14
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.fifo_line_finish(from GTP_DFF_R:Q)   : 14
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi.N2049(from GTP_LUT5:Z)  : 14
  ~udp_char_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 14
  ~udp_databus_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)      : 14
  fram_buf.ch0_rd_burst_finish(from GTP_DFF_R:Q)   : 15
  fram_buf.ch0_wr_burst_finish(from GTP_DFF_R:Q)   : 15
  fram_buf.ch1_wr_burst_finish(from GTP_DFF_R:Q)   : 15
  fram_buf.ch2_wr_burst_finish(from GTP_DFF_R:Q)   : 15
  fram_buf.ch3_wr_burst_finish(from GTP_DFF_R:Q)   : 15
  u_DDR3_50H.u_ddrphy_top.ddrphy_info.N308(from GTP_LUT5:Z)    : 15
  u_DDR3_50H.u_ddrphy_top.ddrphy_info.N392(from GTP_LUT5:Z)    : 15
  u_DDR3_50H.u_ddrphy_top.ddrphy_info.N476(from GTP_LUT5:Z)    : 15
  u_DDR3_50H.u_ddrphy_top.ddrphy_info.N560(from GTP_LUT5:Z)    : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N304(from GTP_LUT2:Z)     : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N317(from GTP_LUT4:Z)     : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N254(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N258(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N262(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N266(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N270(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N274(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N278(from GTP_LUT5:Z)      : 15
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N282(from GTP_LUT5:Z)      : 15
  ~fram_buf.rd_buf.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)     : 15
  ~fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)      : 15
  ~fram_buf.u_rd_char.u_fifo_256i_16O_axiRd.U_ipml_fifo_fifo_256i_16O.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)  : 15
  ~udp_char_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 15
  ~udp_databus_inst.u_fifo_8i_16o_14a.U_ipml_fifo_fifo_8i_16o_14a.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)       : 15
  axi_rvalid(from GTP_LUT5:Z)                      : 16
  cmos1_8_16bit.N11(from GTP_LUT3:Z)               : 16
  cmos2_8_16bit.N11(from GTP_LUT3:Z)               : 16
  fram_buf.ch1_rd_burst_finish(from GTP_DFF_R:Q)   : 16
  fram_buf.ch4_wr_burst_finish(from GTP_DFF_R:Q)   : 16
  power_on_delay_inst.N15(from GTP_LUT5:Z)         : 16
  u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_init.N274(from GTP_LUT5:Z)     : 16
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.N281(from GTP_LUT4:Z)     : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N539(from GTP_LUT5:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N911(from GTP_LUT5:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N929(from GTP_LUT5:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N947(from GTP_LUT5:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.state_0(from GTP_DFF_S:Q)     : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.state_3(from GTP_DFF_R:Q)     : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.state_2(from GTP_DFF_R:Q)    : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.state_3(from GTP_DFF_R:Q)    : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_tx_end(from GTP_DFF_R:Q)     : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.N57(from GTP_LUT4:Z)       : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.N71(from GTP_LUT4:Z)       : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.state_4(from GTP_DFF_R:Q)  : 16
  udp_char_inst.N172(from GTP_LUT5M:Z)             : 16
  udp_databus_inst.N176(from GTP_LUT5M:Z)          : 16
  u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.N685(from GTP_LUT5:Z)     : 18
  u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal.N752(from GTP_LUT5:Z)     : 18
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm.N461(from GTP_LUT4:Z)     : 18
  u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce.N43(from GTP_LUT5:Z)    : 19
  ~power_on_delay_inst.cnt1[18](from GTP_INV:Z)    : 19
  fram_buf.mem_write_arbi_m0.N196(from GTP_LUT5:Z)       : 20
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N126(from GTP_LUT2:Z)    : 20
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N321(from GTP_LUT2:Z)    : 20
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N126(from GTP_LUT2:Z)    : 20
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N321(from GTP_LUT2:Z)    : 20
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N126(from GTP_LUT2:Z)    : 20
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N321(from GTP_LUT2:Z)    : 20
  ms72xx_ctl.ms7200_ctl.N1955(from GTP_LUT2:Z)     : 20
  ms72xx_ctl.ms7210_ctl.N591(from GTP_LUT4:Z)      : 20
  fram_buf.u_mem_read_arbi.N140(from GTP_LUT3:Z)   : 21
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc32_gen.N343(from GTP_LUT2:Z)     : 24
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc32_gen.N343(from GTP_LUT2:Z)     : 24
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N249(from GTP_LUT4:Z)   : 25
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N275(from GTP_LUT4:Z)   : 25
  u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.i_dqs_group[0].u_ddrphy_data_slice.dqsi_rdel_cal.N456(from GTP_LUT3:Z)    : 26
  fram_buf.vout_de_w(from GTP_DFF:Q)               : 27
  fram_buf.wr_rd_ctrl_top.rd_ctrl.N37(from GTP_LUT2:Z)   : 27
  fram_buf.wr_rd_ctrl_top.wr_en(from GTP_DFF_R:Q)  : 27
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2.N10(from GTP_LUT5:Z)    : 28
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2.N14(from GTP_LUT5:Z)    : 28
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.N228(from GTP_LUT5M:Z)     : 30
  fram_buf.u_processor_inst.u_scale_ctr.u_para_change.N40(from GTP_LUT2:Z)       : 32
  ms72xx_ctl.ms7200_ctl.N8(from GTP_LUT5:Z)        : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N659(from GTP_LUT3:Z)   : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N732(from GTP_LUT5M:Z)  : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N469(from GTP_LUT3:Z)  : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N674(from GTP_LUT3:Z)   : 34
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.rd_en(from GTP_LUT3:Z)  : 35
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo.rd_en(from GTP_LUT3:Z)  : 35
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.ctrl_back_rdy(from GTP_DFF_C:Q)       : 36
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.N104(from GTP_LUT4:Z)    : 36
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.N197(from GTP_LUT5:Z)    : 36
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo.N10(from GTP_LUT4:Z)   : 47
  u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo.N14(from GTP_LUT4:Z)   : 47
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst(from GTP_LUT5:Z)     : 48
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_found(from GTP_DFF_R:Q)  : 80
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.state_5(from GTP_DFF_R:Q)   : 80
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.N377(from GTP_LUT5:Z)  : 146

Number of DFF:CLK Signals : 16
  u_DDR3_50H.ioclk_gate_clk(from GTP_CLKBUFG:CLKOUT)     : 1
  clk_25M(from GTP_PLL_E3:CLKOUT2)                 : 12
  clk_1080p(from GTP_PLL_E3:CLKOUT3)               : 30
  nt_sys_clk(from GTP_INBUF:O)                     : 37
  nt_cmos1_pclk(from GTP_INBUF:O)                  : 41
  nt_cmos2_pclk(from GTP_INBUF:O)                  : 41
  coms1_reg_config.clock_20k(from GTP_DFF_R:Q)     : 46
  u_DDR3_50H.pll_clkin(from GTP_CLKBUFG:CLKOUT)    : 69
  nt_pixclk_in(from GTP_INBUF:O)                   : 81
  cmos1_clk_i(from GTP_IOCLKDIV:CLKDIVOUT)         : 129
  cmos2_clk_i(from GTP_IOCLKDIV:CLKDIVOUT)         : 129
  cfg_clk(from GTP_PLL_E3:CLKOUT1)                 : 343
  clk_720p(from GTP_PLL_E3:CLKOUT0)                : 1075
  fram_buf.u_processor_inst.u_scale_ctr.img_clk(from GTP_LUT3:Z)     : 1762
  udp_clk(from GTP_CLKBUFG:CLKOUT)                 : 2315
  core_clk(from GTP_IOCLKDIV:CLKDIVOUT)            : 5096

Number of DFF:CP Signals : 30
  u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_dll_rst_rg(from GTP_DFF_P:Q)  : 2
  ~u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_rst_n_rg(from GTP_INV:Z)     : 2
  ms72xx_ctl.N0(from GTP_LUT5:Z)                   : 3
  ~u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.logic_ck_rstn(from GTP_INV:Z)  : 8
  ~u_DDR3_50H.u_ddrphy_top.logic_rstn(from GTP_INV:Z)    : 22
  fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst(from GTP_LUT3:Z)     : 36
  ~ddr_init_done(from GTP_INV:Z)                   : 36
  fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.wr_rst(from GTP_LUT3:Z)     : 37
  fram_buf.u_wr_char.wr_rst(from GTP_LUT3:Z)       : 37
  fram_buf.wr_buf_cmos1.wr_rst(from GTP_LUT3:Z)    : 37
  fram_buf.wr_buf_cmos2.wr_rst(from GTP_LUT3:Z)    : 37
  fram_buf.wr_buf_hdmi_in.wr_rst(from GTP_LUT3:Z)  : 37
  fram_buf.wr_buf_udp_in.wr_rst(from GTP_LUT3:Z)   : 37
  fram_buf.u_wr_char.rd_rst(from GTP_LUT3:Z)       : 41
  fram_buf.wr_buf_cmos1.rd_rst(from GTP_LUT3:Z)    : 41
  fram_buf.wr_buf_cmos2.rd_rst(from GTP_LUT3:Z)    : 41
  fram_buf.wr_buf_hdmi_in.rd_rst(from GTP_LUT3:Z)  : 41
  fram_buf.wr_buf_udp_in.rd_rst(from GTP_LUT3:Z)   : 41
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst(from GTP_LUT5:Z)     : 49
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.wr_rst(from GTP_LUT2:Z)     : 52
  fram_buf.rd_buf.rd_rst(from GTP_LUT2:Z)          : 98
  fram_buf.rd_buf.wr_rst(from GTP_LUT2:Z)          : 104
  ~nt_phy_rstn(from GTP_INV:Z)                     : 128
  udp_char_vs(from GTP_DFF_R:Q)                    : 129
  udp_vs(from GTP_DFF_R:Q)                         : 129
  vs_720p(from GTP_DFF_R:Q)                        : 320
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst(from GTP_LUT5:Z)       : 330
  fram_buf.u_processor_inst.u_vip_gray_median_filter_b.u_vip_matrix_generate_3x3_8bit.u_line_shift_ram_8bit.u_ram_1024x8_0.rd_rst(from GTP_LUT4:Z)       : 498
  ~u_DDR3_50H.ddr_rstn(from GTP_INV:Z)             : 1687
  ~u_DDR3_50H.u_ddrphy_top.ddrphy_rst_n(from GTP_INV:Z)  : 2291

Number of DFF:RS Signals : 127
  u_color_bar_12.N295(from GTP_LUT5:Z)             : 1
  ~ms72xx_ctl.iic_dri_rx.trans_en(from GTP_INV:Z)  : 1
  ~ms72xx_ctl.iic_dri_tx.trans_en(from GTP_INV:Z)  : 1
  cmos1_8_16bit.N48(from GTP_LUT4:Z)               : 2
  cmos2_8_16bit.N48(from GTP_LUT4:Z)               : 2
  fram_buf.wr_buf_hdmi_in.u_Frame_cnt.flag_x[1:0]_or(from GTP_LUT5:Z)      : 2
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.frame_flag(from GTP_DFF:Q)  : 3
  ms72xx_ctl.iic_dri_rx.N499(from GTP_LUT2:Z)      : 3
  ms72xx_ctl.iic_dri_tx.N499(from GTP_LUT2:Z)      : 3
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.checksum_cnt[2:0]_or(from GTP_LUT2:Z)     : 3
  ms72xx_ctl.iic_dri_rx.start(from GTP_LUT2:Z)     : 4
  ms72xx_ctl.iic_dri_tx.start(from GTP_LUT2:Z)     : 4
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.mac_tx_cnt[3:0]_or(from GTP_LUT3:Z)       : 4
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.wait_cnt[3:0]_or(from GTP_LUT2:Z)  : 4
  GND                                              : 5
  ms72xx_ctl.iic_dri_rx.N434(from GTP_LUT2:Z)      : 5
  ms72xx_ctl.iic_dri_tx.N434(from GTP_LUT2:Z)      : 5
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.mac_rx_cnt[4:0]_or(from GTP_LUT4:Z)       : 5
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N502(from GTP_LUT5:Z)    : 6
  fram_buf.mode_choice_inst.N120(from GTP_LUT5:Z)  : 8
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.ram_h_data_in[7:0]_or(from GTP_LUT3:Z)     : 8
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.ram_h_data_in[7:0]_or(from GTP_LUT3:Z)     : 8
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.ram_h_data_in[7:0]_or(from GTP_LUT3:Z)     : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_rx.arp_rx_cnt[7:0]_or(from GTP_LUT3:Z)     : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.arp_tx_data[7:0]_or(from GTP_LUT5M:Z)   : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc32_gen.N341(from GTP_LUT4:Z)     : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc_din[7:0]_or(from GTP_LUT5:Z)    : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc32_gen.N341(from GTP_LUT4:Z)     : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.icmp_tx_data[7:0]_or(from GTP_LUT5:Z)     : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.ip_tx_data[7:0]_or(from GTP_LUT5:Z)      : 8
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.state[7:0]_or(from GTP_LUT5:Z)     : 8
  ~ms72xx_ctl.iic_dri_rx.state_4(from GTP_INV:Z)   : 8
  ~ms72xx_ctl.iic_dri_tx.state_4(from GTP_INV:Z)   : 8
  fram_buf.wr_buf_cmos1.u_Frame_cnt.N75(from GTP_LUT5:Z)       : 11
  fram_buf.wr_buf_cmos2.u_Frame_cnt.N75(from GTP_LUT5:Z)       : 11
  fram_buf.wr_buf_hdmi_in.u_Frame_cnt.N86(from GTP_LUT5:Z)     : 11
  fram_buf.wr_buf_udp_in.u_Frame_cnt.N75(from GTP_LUT5:Z)      : 11
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.icmp_rec_ram_read_addr[10:0]_or(from GTP_LUT5:Z)      : 11
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.ram_write_addr[10:0]_or(from GTP_LUT3:Z)  : 11
  ~fram_buf.vout_de_w(from GTP_INV:Z)              : 11
  fram_buf.u_processor_inst.u_multiCamera_ctr.N29(from GTP_LUT4:Z)   : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N478(from GTP_LUT2:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N496(from GTP_LUT3:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N515(from GTP_LUT5:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.cnt_rd_req[11:0]_or(from GTP_LUT2:Z)       : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N478(from GTP_LUT2:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N496(from GTP_LUT3:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N515(from GTP_LUT5:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.cnt_rd_req[11:0]_or(from GTP_LUT2:Z)       : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N478(from GTP_LUT2:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N496(from GTP_LUT3:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N515(from GTP_LUT5:Z)    : 12
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.cnt_rd_req[11:0]_or(from GTP_LUT2:Z)       : 12
  fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.wr_rst(from GTP_LUT3:Z)     : 12
  fram_buf.u_wr_char.wr_rst(from GTP_LUT3:Z)       : 12
  fram_buf.u_wr_char.x_cnt[11:0]_or(from GTP_LUT4:Z)     : 12
  fram_buf.wr_buf_cmos1.x_cnt[11:0]_or(from GTP_LUT4:Z)  : 12
  fram_buf.wr_buf_cmos2.x_cnt[11:0]_or(from GTP_LUT4:Z)  : 12
  fram_buf.wr_buf_hdmi_in.x_cnt[11:0]_or(from GTP_LUT4:Z)      : 12
  fram_buf.wr_buf_udp_in.x_cnt[11:0]_or(from GTP_LUT4:Z)       : 12
  u_color_bar_11.N280(from GTP_LUT3:Z)             : 12
  fram_buf.u_mem_read_arbi.N401(from GTP_LUT3:Z)   : 13
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.N209(from GTP_LUT5:Z)       : 13
  u_color_bar_12.N279(from GTP_LUT5:Z)             : 13
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.wr_rst(from GTP_LUT2:Z)     : 14
  fram_buf.u_processor_inst.u_scale_ctr.wr_buf_cmos1.rd_rst(from GTP_LUT3:Z)     : 14
  fram_buf.wr_buf_cmos1.wr_rst(from GTP_LUT3:Z)    : 14
  fram_buf.wr_buf_cmos2.wr_rst(from GTP_LUT3:Z)    : 14
  fram_buf.wr_buf_hdmi_in.wr_rst(from GTP_LUT3:Z)  : 14
  fram_buf.wr_buf_udp_in.wr_rst(from GTP_LUT3:Z)   : 14
  fram_buf.u_processor_inst.u_scale_ctr.rd_buf_cmos1.rd_rst(from GTP_LUT5:Z)     : 15
  fram_buf.wr_buf_cmos1.rd_rst(from GTP_LUT3:Z)    : 15
  fram_buf.wr_buf_cmos2.rd_rst(from GTP_LUT3:Z)    : 15
  fram_buf.wr_buf_hdmi_in.rd_rst(from GTP_LUT3:Z)  : 15
  fram_buf.wr_buf_udp_in.rd_rst(from GTP_LUT3:Z)   : 15
  fram_buf.mem_write_arbi_m0.N511(from GTP_LUT2:Z)       : 16
  fram_buf.u_mem_read_arbi.N403(from GTP_LUT2:Z)   : 16
  fram_buf.u_wr_char.rd_rst(from GTP_LUT3:Z)       : 16
  fram_buf.wr_rd_ctrl_top.wr_cmd_trans.N266(from GTP_LUT3:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.arp_send_cnt[15:0]_or(from GTP_LUT2:Z)  : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.arp_tx.timeout[15:0]_or(from GTP_LUT2:Z)       : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.timeout[15:0]_or(from GTP_LUT2:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.icmp_rx_cnt[15:0]_or(from GTP_LUT4:Z)     : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.timeout[15:0]_or(from GTP_LUT2:Z)   : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.ip_rx_cnt[15:0]_or(from GTP_LUT4:Z)      : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.ip_send_cnt[15:0]_or(from GTP_LUT3:Z)    : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.timeout[15:0]_or(from GTP_LUT5:Z)  : 16
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.udp_layer.udp_rx.udp_rx_cnt[15:0]_or(from GTP_LUT3:Z)   : 16
  power_on_delay_inst.camera_pwnd(from GTP_DFF:Q)  : 17
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[0][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[1][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[2][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[3][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[4][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[5][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[6][17:0]_or(from GTP_LUT5:Z)       : 18
  fram_buf.mode_choice_inst.u_btn_deb_fix.cnt[7][17:0]_or(from GTP_LUT5:Z)       : 18
  ms72xx_ctl.ms7210_ctl.N539(from GTP_LUT2:Z)      : 22
  vs_720p(from GTP_DFF_R:Q)                        : 23
  fram_buf.mem_write_arbi_m0.N509(from GTP_LUT3:Z)       : 24
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.crc32_gen.N342(from GTP_LUT2:Z)     : 24
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc32_gen.N342(from GTP_LUT2:Z)     : 24
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx.crc_din[7:0]_or(from GTP_LUT2:Z)    : 24
  ~cmos_init_done[0](from GTP_INV:Z)               : 24
  ~cmos_init_done[1](from GTP_INV:Z)               : 24
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx_mode.N147_inv(from GTP_LUT2:Z)     : 25
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_tx_mode.mac_tx_data[7:0]_or(from GTP_LUT3:Z)       : 26
  fram_buf.rd_buf.wr_rst(from GTP_LUT2:Z)          : 31
  ~init_done(from GTP_INV:Z)                       : 31
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N639(from GTP_LUT2:Z)   : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N662(from GTP_LUT5:Z)   : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.N735(from GTP_LUT4:Z)   : 32
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_rx.N475(from GTP_LUT4:Z)  : 32
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.N517(from GTP_LUT3:Z)    : 44
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_g.u_scaler.N517(from GTP_LUT3:Z)    : 44
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_r.u_scaler.N517(from GTP_LUT3:Z)    : 44
  ~nt_cmos2_reset(from GTP_INV:Z)                  : 58
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.icmp.checksum_buf[31:0]_or(from GTP_LUT2:Z)    : 64
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.arp_mac_top_U1.mac_layer.mac_rx.N576(from GTP_LUT2:Z)   : 68
  ~locked(from GTP_INV:Z)                          : 86
  fram_buf.u_processor_inst.u_vip.u_rgb2ycbcr.N9(from GTP_LUT4:Z)    : 91
  u_ethernet_1.eth_udp_test.udp_ip_mac_top.ip_layer.ip_tx.N468(from GTP_LUT5:Z)  : 130
  ~ms72xx_ctl.rstn(from GTP_INV:Z)                 : 138
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_fifo_4096x8_1.rd_rst(from GTP_LUT5:Z)       : 147
  ~ddr_init_done(from GTP_INV:Z)                   : 202
  fram_buf.u_processor_inst.u_scale_ctr.u_scale_top.u_vin_scale_down_b.u_scaler.u_ram_scaler_h.rd_rst(from GTP_LUT4:Z)     : 570
  ~nt_phy_rstn(from GTP_INV:Z)                     : 941

