var g_data = {"4":{"st":"inst","pa":0,"n":"/Carry_Look_Ahead_Adder_n_bit_tb/uut","l":"Verilog","sn":1,"du":{"n":"work.Carry_Look_Ahead_Adder_n_bit","s":2,"b":1},"bc":[{"n":"Carry_Look_Ahead_Adder_n_bit_tb","s":3,"b":1},{"n":"uut","s":4,"z":1}],"loc":{"cp":55.24,"data":{"s":[16,16],"fe":[36,9],"t":[54,22]}}},"3":{"st":"inst","pa":0,"n":"/Carry_Look_Ahead_Adder_n_bit_tb","l":"Verilog","sn":1,"du":{"n":"work.Carry_Look_Ahead_Adder_n_bit_tb","s":1,"b":1},"bc":[{"n":"Carry_Look_Ahead_Adder_n_bit_tb","s":3,"z":1}],"children":[{"n":"uut","id":4,"zf":1,"tc":55.24,"s":100.00,"fe":25.00,"t":40.74}],"rec":{"cp":57.87,"data":{"s":[39,39],"fe":[36,9],"t":[72,35]}},"loc":{"cp":76.78,"data":{"s":[23,23],"t":[28,15]}}},"2":{"st":"du","pa":0,"n":"work.Carry_Look_Ahead_Adder_n_bit","l":"Verilog","sn":2,"one_inst":4,"loc":{"cp":55.24,"data":{"s":[16,16],"fe":[36,9],"t":[54,22]}}},"1":{"st":"du","pa":0,"n":"work.Carry_Look_Ahead_Adder_n_bit_tb","l":"Verilog","sn":1,"one_inst":3,"loc":{"cp":76.78,"data":{"s":[23,23],"t":[28,15]}}}};
processSummaryData(g_data);