#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 21 18:58:59 2025
# Process ID: 3809190
# Current directory: /tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.runs/synth_1
# Command line: vivado -log ita_hwpe_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ita_hwpe_top.tcl
# Log file: /tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.runs/synth_1/ita_hwpe_top.vds
# Journal file: /tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ita_hwpe_top.tcl -notrace
Command: synth_design -top ita_hwpe_top -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3918145 
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:175]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2382.941 ; gain = 0.000 ; free physical = 5240 ; free virtual = 11272
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_top' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter IW bound to: 32'b00000000000000000000000000001000 
	Parameter EW bound to: 32'b00000000000000000000000000000001 
	Parameter EHW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf' (0#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hwpe_ctrl_intf_periph' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_interfaces.sv:16]
	Parameter ID_WIDTH bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_ctrl_intf_periph' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_interfaces.sv:16]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000110000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000110000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000110000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000110000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (0#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_engine' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_engine.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ita' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ita_controller' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'ita_controller' (1#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ita_input_sampler' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_input_sampler.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_input_sampler' (2#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_input_sampler.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_inp1_mux' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_inp1_mux.sv:6]
WARNING: [Synth 8-5856] 3D RAM inp1_o_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_inp1_mux' (3#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_inp1_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_inp2_mux' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_inp2_mux.sv:6]
WARNING: [Synth 8-5856] 3D RAM inp2_o_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_inp2_mux' (4#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_inp2_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_sumdotp' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_sumdotp.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ita_dotp' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_dotp.sv:11]
	Parameter M bound to: 64 - type: integer 
	Parameter WI bound to: 8 - type: integer 
	Parameter WO bound to: 26 - type: integer 
	Parameter WS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ita_dotp' (5#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_dotp.sv:11]
WARNING: [Synth 8-5856] 3D RAM inp1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_sumdotp' (6#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_sumdotp.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ita_accumulator' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:5]
	Parameter LATCH_BUFFER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file_1w_multi_port_read' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1w_multi_port_read.sv:15]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 416 - type: integer 
	Parameter N_READ bound to: 1 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter W_N_ROWS bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file_1r_1w' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 416 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'register_file_1r_1w' (7#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'register_file_1w_multi_port_read' (8#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1w_multi_port_read.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ita_accumulator' (9#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_softmax_top' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_softmax_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_serdiv' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_serdiv.sv:12]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/lzc.sv:17]
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (10#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/lzc.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_serdiv.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'ita_serdiv' (11#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_serdiv.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ita_max_finder' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_max_finder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_max_finder' (12#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_max_finder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'register_file_1w_multi_port_read__parameterized0' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1w_multi_port_read.sv:15]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_READ bound to: 2 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter W_N_ROWS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file_1r_1w__parameterized0' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_1r_1w__parameterized0' (12#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'register_file_1w_multi_port_read__parameterized0' (12#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1w_multi_port_read.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ita_softmax' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_softmax.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/fifo_v3.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000010011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (13#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/fifo_v3.sv:15]
WARNING: [Synth 8-6014] Unused sequential element count_div_q_reg was removed.  [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_softmax.sv:245]
INFO: [Synth 8-6155] done synthesizing module 'ita_softmax' (14#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_softmax.sv:6]
INFO: [Synth 8-6157] synthesizing module 'register_file_1w_multi_port_read__parameterized1' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1w_multi_port_read.sv:15]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter N_READ bound to: 2 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter W_N_ROWS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file_1r_1w__parameterized1' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_1r_1w__parameterized1' (14#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'register_file_1w_multi_port_read__parameterized1' (14#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1w_multi_port_read.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ita_softmax_top' (15#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_softmax_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_requatization_controller' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantization_controller.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_requatization_controller' (16#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantization_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_requantizer' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:6]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'ita_requantizer' (17#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_requantizer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_activation' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_activation.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_relu' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_relu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_relu' (18#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_relu.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_gelu' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_gelu' (19#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_activation' (20#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_activation.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_fifo_controller' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_fifo_controller.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_fifo_controller' (21#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_fifo_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_output_controller' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_output_controller.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_output_controller' (22#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_output_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/fifo_v3.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (22#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/fifo_v3.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ita_weight_controller' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_weight_controller.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_weight_controller' (23#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_weight_controller.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_register_file_1w_multi_port_read_we' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/sources_1/imports/new/ita_register_file_1w_multi_port_read_we.sv:7]
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8192 - type: integer 
	Parameter N_READ bound to: 1 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter N_EN bound to: 64 - type: integer 
	Parameter NUM_WORDS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM MemContentxDP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_register_file_1w_multi_port_read_we' (24#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/sources_1/imports/new/ita_register_file_1w_multi_port_read_we.sv:7]
WARNING: [Synth 8-5856] 3D RAM inp1_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp2_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element activation_q10_reg was removed.  [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita.sv:139]
WARNING: [Synth 8-5788] Register activation_q9_reg in module ita is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'ita' (25#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ita_hwpe_engine' (26#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_engine.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_input_buffer' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_input_buffer.sv:7]
	Parameter INPUT_DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter OUTPUT_DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000001 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter REUSE_FACTOR bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (26#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_fifo' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000001 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_fifo_scm' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:18]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1152 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo_scm' (27#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:18]
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo' (28#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ita_hwpe_input_buffer' (29#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_input_buffer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_input_buffer__parameterized0' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_input_buffer.sv:7]
	Parameter INPUT_DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter OUTPUT_DATA_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000001 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter REUSE_FACTOR bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (29#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_fifo__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000001 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo__parameterized0' (29#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ita_hwpe_input_buffer__parameterized0' (29#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_input_buffer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_input_bias_buffer' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_input_bias_buffer.sv:7]
	Parameter INPUT_DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter OUTPUT_DATA_WIDTH bound to: 32'b00000000000000000000000110000000 
INFO: [Synth 8-6157] synthesizing module 'ita_register_file_1w_1r_double_width_write' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_register_file_1w_1r_double_width_write.sv:5]
	Parameter WADDR_WIDTH bound to: 1 - type: integer 
	Parameter WDATA_WIDTH bound to: 768 - type: integer 
	Parameter RDATA_WIDTH bound to: 384 - type: integer 
	Parameter RADDR_WIDTH bound to: 2 - type: integer 
	Parameter W_N_ROWS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file_1r_1w__parameterized2' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_1r_1w__parameterized2' (29#1) [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ita_register_file_1w_1r_double_width_write' (30#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_register_file_1w_1r_double_width_write.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_hwpe_input_bias_buffer' (31#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_input_bias_buffer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_output_buffer' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_output_buffer.sv:7]
	Parameter INPUT_DATA_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter OUTPUT_DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000001 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter REUSE_FACTOR bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (31#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_fifo__parameterized1' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000001 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo__parameterized1' (31#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ita_hwpe_output_buffer' (32#1) [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_output_buffer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ita_hwpe_streamer' [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_streamer.sv:15]
	Parameter TCDM_DW bound to: 32'b00000000000000000000000000100000 
	Parameter REALIGN bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm_dw[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_dw[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_dw[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_dw[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_dw[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm_dw[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_dw[EHW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_virt_tcdm[EHW] bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (32#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_assign' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_assign' (33#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6157] synthesizing module 'hci_core_assign__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_assign__parameterized0' (33#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6157] synthesizing module 'hci_core_assign__parameterized1' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_assign__parameterized1' (33#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6157] synthesizing module 'hci_core_assign__parameterized2' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_assign__parameterized2' (33#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6157] synthesizing module 'hci_core_mux_ooo' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_mux_ooo.sv:43]
	Parameter NB_CHAN bound to: 32'b00000000000000000000000000000100 
	Parameter HCI_SIZE_out[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_out[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_out[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_out[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_out[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_out[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_out[EHW] bound to: 1 - type: integer 
	Parameter DW bound to: 1024 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_mux_ooo' (34#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_mux_ooo.sv:43]
INFO: [Synth 8-6157] synthesizing module 'hci_core_r_id_filter' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_r_id_filter.sv:25]
	Parameter HCI_SIZE_tcdm_target[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_target[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_target[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_target[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_target[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm_target[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_target[EHW] bound to: 1 - type: integer 
	Parameter N_OUTSTANDING bound to: 32'b00000000000000000000000000000010 
	Parameter MULTICYCLE_SUPPORT bound to: 1'b0 
	Parameter IW bound to: 2 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_r_id_filter' (35#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_r_id_filter.sv:25]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (35#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (35#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (35#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized0' (35#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_source' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:90]
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter TRANS_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter ADDR_MIS_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter MISALIGNED_ACCESSES bound to: 32'b00000000000000000000000000000000 
	Parameter PASSTHROUGH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[EHW] bound to: 1 - type: integer 
	Parameter DIM_ENABLE_1H bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1024 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (35#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (35#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_fifo__parameterized2' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100100 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo__parameterized2' (35#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_addressgen_v3' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:147]
	Parameter TRANS_CNT bound to: 32'b00000000000000000000000000100000 
	Parameter CNT bound to: 32'b00000000000000000000000000100000 
	Parameter DIM_ENABLE_1H bound to: 3'b011 
WARNING: [Synth 8-6014] Unused sequential element d2_counter_q_reg was removed.  [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:281]
WARNING: [Synth 8-6014] Unused sequential element d3_counter_q_reg was removed.  [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_addressgen_v3' (36#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:147]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (36#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (36#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_fifo__parameterized3' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized3 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized3 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo__parameterized3' (36#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:308]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_source' (37#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:90]
INFO: [Synth 8-6157] synthesizing module 'hci_core_source__parameterized0' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:90]
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter TRANS_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter ADDR_MIS_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter MISALIGNED_ACCESSES bound to: 32'b00000000000000000000000000000000 
	Parameter PASSTHROUGH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[EHW] bound to: 1 - type: integer 
	Parameter DIM_ENABLE_1H bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1024 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:308]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_source__parameterized0' (37#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:90]
INFO: [Synth 8-6157] synthesizing module 'hci_core_source__parameterized1' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:90]
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter TRANS_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter ADDR_MIS_DEPTH bound to: 32'b00000000000000000000000000001000 
	Parameter MISALIGNED_ACCESSES bound to: 32'b00000000000000000000000000000000 
	Parameter PASSTHROUGH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[EHW] bound to: 1 - type: integer 
	Parameter DIM_ENABLE_1H bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1024 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:308]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_source__parameterized1' (37#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_source.sv:90]
INFO: [Synth 8-6157] synthesizing module 'hci_core_sink' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_sink.sv:81]
	Parameter TCDM_FIFO_DEPTH bound to: 32'b00000000000000000000000000000000 
	Parameter TRANS_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter MISALIGNED_ACCESSES bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm[EHW] bound to: 1 - type: integer 
	Parameter DIM_ENABLE_1H bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1024 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_target[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_target[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_target[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_target[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_target[IW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_target[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_target[EHW] bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hci_core_intf__parameterized1' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
	Parameter DW bound to: 1024 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 8 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hci_core_intf__parameterized1' (37#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/common/hci_interfaces.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hci_core_assign__parameterized3' [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_assign__parameterized3' (37#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_assign.sv:22]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Synth 8-6157] synthesizing module 'hwpe_stream_intf_stream' [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_intf_stream' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/hwpe_stream_interfaces.sv:68]
	Parameter TRANS_CNT bound to: 32'b00000000000000000000000000100000 
	Parameter CNT bound to: 32'b00000000000000000000000000100000 
	Parameter DIM_ENABLE_1H bound to: 3'b011 
WARNING: [Synth 8-6014] Unused sequential element d2_counter_q_reg was removed.  [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:281]
WARNING: [Synth 8-6014] Unused sequential element d3_counter_q_reg was removed.  [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_addressgen_v3__parameterized0' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv:147]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100100 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized4 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized4 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'hwpe_stream_fifo__parameterized4' (37#1) [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_sink.sv:288]
INFO: [Synth 8-6155] done synthesizing module 'hci_core_sink' (38#1) [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_sink.sv:81]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm_initiator[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EHW] bound to: 1 - type: integer 
	Parameter DW bound to: 1024 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized5 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized5 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter LATCH_FIFO_TEST_WRAP bound to: 32'b00000000000000000000000000000000 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hwpe_stream_fifo__parameterized6 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hwpe_stream_fifo__parameterized6 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:79]
WARNING: [Synth 8-3848] Net flags_o[full] in module/entity hci_core_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_empty] in module/entity hci_core_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_full] in module/entity hci_core_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hci_core_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hci_core_fifo does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm_initiator[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EHW] bound to: 1 - type: integer 
	Parameter DW bound to: 1024 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
WARNING: [Synth 8-3848] Net flags_o[full] in module/entity hci_core_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_empty] in module/entity hci_core_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_full] in module/entity hci_core_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hci_core_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hci_core_fifo__parameterized0 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm_initiator[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EHW] bound to: 1 - type: integer 
	Parameter DW bound to: 1024 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
WARNING: [Synth 8-3848] Net flags_o[full] in module/entity hci_core_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_empty] in module/entity hci_core_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_full] in module/entity hci_core_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hci_core_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hci_core_fifo__parameterized1 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter LATCH_FIFO bound to: 32'b00000000000000000000000000000000 
	Parameter HCI_SIZE_tcdm_initiator[DW] bound to: 1024 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[AW] bound to: 32 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[BW] bound to: 8 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[UW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[IW] bound to: 2 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EW] bound to: 1 - type: integer 
	Parameter HCI_SIZE_tcdm_initiator[EHW] bound to: 1 - type: integer 
	Parameter DW bound to: 1024 - type: integer 
	Parameter BW bound to: 8 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter UW bound to: 1 - type: integer 
	Parameter IW bound to: 2 - type: integer 
	Parameter EW bound to: 1 - type: integer 
	Parameter EHW bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010010100101 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010010100 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000010000000100 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000010000000 
WARNING: [Synth 8-3848] Net flags_o[full] in module/entity hci_core_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_empty] in module/entity hci_core_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[almost_full] in module/entity hci_core_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[push_pointer] in module/entity hci_core_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
WARNING: [Synth 8-3848] Net flags_o[pop_pointer] in module/entity hci_core_fifo__parameterized2 does not have driver. [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:86]
	Parameter TOT_LEN bound to: 32'b00000000000000000000000100000000 
	Parameter REGFILE_SCM bound to: 32'b00000000000000000000000000000001 
	Parameter N_CORES bound to: 32'b00000000000000000000000000001001 
	Parameter N_CONTEXT bound to: 32'b00000000000000000000000000000100 
	Parameter N_EVT bound to: 32'b00000000000000000000000000000010 
	Parameter N_IO_REGS bound to: 32'b00000000000000000000000000010001 
	Parameter N_GENERIC_REGS bound to: 32'b00000000000000000000000000000000 
	Parameter N_SW_EVT bound to: 32'b00000000000000000000000000001000 
	Parameter ID_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter EXT_IN_REGGED bound to: 32'b00000000000000000000000000000001 
	Parameter N_REGISTERS bound to: 32'b00000000000000000000000001000000 
	Parameter N_MANDATORY_REGS bound to: 32'b00000000000000000000000000001000 
	Parameter N_RESERVED_REGS bound to: 32'b00000000000000000000000000000000 
	Parameter LOG_REGS bound to: 32'b00000000000000000000000000000110 
	Parameter LOG_CONTEXT bound to: 32'b00000000000000000000000000000010 
	Parameter LOG_REGS_MC bound to: 32'b00000000000000000000000000001000 
	Parameter N_MAX_IO_REGS bound to: 32'b00000000000000000000000000010000 
	Parameter N_MAX_GENERIC_REGS bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-324] index 1 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 2 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 3 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 4 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 5 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 6 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 7 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
WARNING: [Synth 8-324] index 8 out of range [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:116]
	Parameter REGFILE_SCM bound to: 32'b00000000000000000000000000000001 
	Parameter N_CONTEXT bound to: 32'b00000000000000000000000000000100 
	Parameter ID_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter N_IO_REGS bound to: 32'b00000000000000000000000000010001 
	Parameter N_GENERIC_REGS bound to: 32'b00000000000000000000000000000000 
	Parameter EXT_IN_REGGED bound to: 32'b00000000000000000000000000000001 
	Parameter RESP_ANOTHER_PE_OFFLOADING bound to: 32'sb11111111111111111111111111111110 
	Parameter RESP_ALL_CXT_BUSY bound to: 32'sb11111111111111111111111111111111 
	Parameter LOG_CONTEXT bound to: 32'b00000000000000000000000000000010 
	Parameter N_REGISTERS bound to: 32'b00000000000000000000000001000000 
	Parameter N_MANDATORY_REGS bound to: 32'b00000000000000000000000000001000 
	Parameter N_RESERVED_REGS bound to: 32'b00000000000000000000000000000000 
	Parameter N_MAX_IO_REGS bound to: 32'b00000000000000000000000000010000 
	Parameter N_MAX_GENERIC_REGS bound to: 32'b00000000000000000000000000000000 
	Parameter LOG_REGS bound to: 32'b00000000000000000000000000000110 
	Parameter LOG_REGS_MC bound to: 32'b00000000000000000000000000001000 
	Parameter SCM_ADDR_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter N_SCM_REGISTERS bound to: 32'b00000000000000000000000010000000 
	Parameter REGFILE_SCM bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BYTE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WORDS bound to: 32'b00000000000000000000000010000000 
	Parameter NUM_BYTE bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5788] Register curr_reg in module hwpe_ctrl_regfile_latch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch.sv:56]
WARNING: [Synth 8-3848] Net regfile_mem_mandatory[7] in module/entity hwpe_ctrl_regfile does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:53]
WARNING: [Synth 8-3848] Net regfile_flags[is_working] in module/entity hwpe_ctrl_slave does not have driver. [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:141]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][d2_len] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][d3_stride] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[weight_source_ctrl][addressgen_ctrl][d2_len] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[weight_source_ctrl][addressgen_ctrl][d3_stride] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[bias_source_ctrl][addressgen_ctrl][d2_len] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[bias_source_ctrl][addressgen_ctrl][d3_stride] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[output_sink_ctrl][addressgen_ctrl][d2_len] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
WARNING: [Synth 8-3848] Net ctrl_streamer_o[output_sink_ctrl][addressgen_ctrl][d3_stride] in module/entity ita_hwpe_ctrl does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_ctrl.sv:26]
	Parameter ITA_INPUT_DW bound to: 32'b00000000000000000000001000000000 
	Parameter ITA_BIAS_DW bound to: 32'b00000000000000000000000110000000 
	Parameter NB_STREAMS bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter STRB_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NB_STREAMS bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000001000000000 
WARNING: [Synth 8-3848] Net tcdm\.clk in module/entity ita_hwpe_top does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_top.sv:21]
WARNING: [Synth 8-3848] Net periph\.clk in module/entity ita_hwpe_top does not have driver. [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/hwpe/ita_hwpe_top.sv:23]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[511]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[510]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[509]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[508]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[507]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[506]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[505]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[504]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[503]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[502]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[501]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[500]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[499]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[498]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[497]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[496]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[495]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[494]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[493]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[492]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[491]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[490]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[489]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[488]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[487]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[486]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[485]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[484]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[483]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[482]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[481]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[480]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[479]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[478]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[477]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[476]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[475]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[474]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[473]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[472]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[471]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[470]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[469]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[468]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[467]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[466]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[465]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[464]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[463]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[462]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[461]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[460]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[459]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[458]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[457]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[456]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[455]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[454]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[453]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[452]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[451]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[450]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[449]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[448]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[447]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[446]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[445]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[444]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[443]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[442]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[441]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[440]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[439]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[438]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[437]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[436]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[435]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[434]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[433]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[432]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[431]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[430]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[429]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[428]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[427]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[426]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[425]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[424]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[423]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[422]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[421]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[420]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[419]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[418]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[417]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[416]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[415]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[414]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[413]
WARNING: [Synth 8-3331] design hwpe_stream_assign__parameterized1 has unconnected port push_i\.data[412]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2615.316 ; gain = 232.375 ; free physical = 5004 ; free virtual = 11039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2634.129 ; gain = 251.188 ; free physical = 5051 ; free virtual = 11092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2634.129 ; gain = 251.188 ; free physical = 5051 ; free virtual = 11092
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/constrs_1/new/synthesis_wo_constraints.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk_i' is not supported, ignoring it [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/constrs_1/new/synthesis_wo_constraints.xdc:2]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk_i' is not supported, ignoring it [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/constrs_1/new/synthesis_wo_constraints.xdc:3]
Finished Parsing XDC File [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/constrs_1/new/synthesis_wo_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.691 ; gain = 0.000 ; free physical = 4453 ; free virtual = 10495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.629 ; gain = 13.938 ; free physical = 4448 ; free virtual = 10491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3228.629 ; gain = 845.688 ; free physical = 5001 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3228.629 ; gain = 845.688 ; free physical = 5001 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3228.629 ; gain = 845.688 ; free physical = 5000 ; free virtual = 11043
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:267]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:260]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/fifo_v3.sv:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_serdiv.sv:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'ita_serdiv'
INFO: [Synth 8-5545] ROM "constant_idx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/common_cells/src/fifo_v3.sv:88]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hci_core_source'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hci_core_source__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hci_core_source__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hci_core_sink'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'hwpe_stream_fifo__parameterized6'
INFO: [Synth 8-4471] merging register 'regfile_flags_reg[is_critical]' into 'context_state_reg' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:355]
INFO: [Synth 8-4471] merging register 'flags_o_reg[evt][14][1:0]' into 'flags_o_reg[evt][15][1:0]' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:391]
INFO: [Synth 8-4471] merging register 'flags_o_reg[evt][13][1:0]' into 'flags_o_reg[evt][15][1:0]' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:391]
INFO: [Synth 8-4471] merging register 'flags_o_reg[evt][12][1:0]' into 'flags_o_reg[evt][15][1:0]' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:391]
INFO: [Synth 8-4471] merging register 'flags_o_reg[evt][11][1:0]' into 'flags_o_reg[evt][15][1:0]' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:391]
INFO: [Synth 8-4471] merging register 'flags_o_reg[evt][10][1:0]' into 'flags_o_reg[evt][15][1:0]' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:391]
INFO: [Synth 8-4471] merging register 'flags_o_reg[evt][9][1:0]' into 'flags_o_reg[evt][15][1:0]' [/tmp/mnt_ryloth_ipek/shared/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:391]
INFO: [Synth 8-802] inferred FSM for state register 'running_state_reg' in module 'hwpe_ctrl_slave'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"register_file_1r_1w__parameterized0:/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "register_file_1r_1w__parameterized0:/block_ram_gen.MemContent_int_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'ita_serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized0'
INFO: [Synth 8-5583] The signal block_ram_gen.MemContent_int_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STREAMER_IDLE |                               00 | 00000000000000000000000000000000
        STREAMER_WORKING |                               01 | 00000000000000000000000000000001
           STREAMER_DONE |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hci_core_source'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STREAMER_IDLE |                               00 | 00000000000000000000000000000000
        STREAMER_WORKING |                               01 | 00000000000000000000000000000001
           STREAMER_DONE |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hci_core_source__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STREAMER_IDLE |                               00 | 00000000000000000000000000000000
        STREAMER_WORKING |                               01 | 00000000000000000000000000000001
           STREAMER_DONE |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hci_core_source__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STREAMER_IDLE |                               00 | 00000000000000000000000000000000
        STREAMER_WORKING |                               01 | 00000000000000000000000000000001
           STREAMER_DONE |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hci_core_sink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'hwpe_stream_fifo__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RUN_IDLE |                               00 |                               00
            RUN_STARTING |                               01 |                               10
                 RUN_RUN |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'running_state_reg' using encoding 'sequential' in module 'hwpe_ctrl_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3228.629 ; gain = 845.688 ; free physical = 4809 ; free virtual = 10852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------+------------+----------+
|      |RTL Partition                                      |Replication |Instances |
+------+---------------------------------------------------+------------+----------+
|1     |ita_requantizer                                    |           2|     13046|
|2     |ita_activation__GC0                                |           1|     15147|
|3     |ita_weight_controller__GB0                         |           1|     35673|
|4     |ita_weight_controller__GB1                         |           1|      8264|
|5     |ita_weight_controller__GB2                         |           1|     10323|
|6     |ita_weight_controller__GB3                         |           1|     12796|
|7     |ita_register_file_1w_multi_port_read_we__GB0       |           1|     29973|
|8     |ita_register_file_1w_multi_port_read_we__GB1       |           1|      8082|
|9     |reg__456_ita_register_file_1w_multi_port_read_we   |           1|     16384|
|10    |ita_register_file_1w_multi_port_read_we__GB3       |           1|     33152|
|11    |ita_register_file_1w_multi_port_read_we__GB4       |           1|      8343|
|12    |ita_register_file_1w_multi_port_read_we__GB5       |           1|     10633|
|13    |ita__GCB0                                          |           1|     33841|
|14    |ita__GCB1                                          |           1|     11334|
|15    |ita__GCB2                                          |           1|       990|
|16    |ita__GCB3                                          |           1|       990|
|17    |ita__GCB4                                          |           1|     24560|
|18    |ita__GCB5                                          |           1|     15654|
|19    |ita__GCB6                                          |           1|     26035|
|20    |muxpart__203_ita_hwpe_input_buffer__parameterized0 |           1|     32640|
|21    |ita_hwpe_input_buffer__parameterized0__GB1         |           1|      5205|
|22    |hwpe_stream_fifo__parameterized5                   |           4|      8545|
|23    |hwpe_stream_fifo__parameterized6                   |           4|      9812|
|24    |hci_core_fifo__GC0                                 |           1|      5155|
|25    |hci_core_fifo__parameterized0__GC0                 |           1|      5155|
|26    |hci_core_fifo__parameterized1__GC0                 |           1|      5155|
|27    |hci_core_fifo__parameterized2__GC0                 |           1|      5155|
|28    |ita_hwpe_streamer__GC0                             |           1|     37381|
|29    |ita_hwpe_top__GCB0                                 |           1|     34365|
|30    |ita_hwpe_output_buffer                             |           1|     27380|
+------+---------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register genblk1[0].RDataReg_reg[0] [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/sources_1/imports/new/ita_register_file_1w_multi_port_read_we.sv:71]
INFO: [Synth 8-3538] Detected potentially large (wide) register block_ram_gen.ReadData_reg_reg [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register block_ram_gen.ReadData_reg_reg [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register block_ram_gen.ReadData_reg_reg [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:51]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 64    
	   2 Input     32 Bit       Adders := 58    
	   5 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 96    
	   2 Input     20 Bit       Adders := 10    
	  17 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 52    
	   2 Input     11 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 82    
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 11    
	   2 Input      1 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	             8192 Bit    Registers := 1     
	             1337 Bit    Registers := 8     
	             1156 Bit    Registers := 8     
	             1152 Bit    Registers := 3     
	             1028 Bit    Registers := 4     
	             1024 Bit    Registers := 4     
	              512 Bit    Registers := 2     
	              416 Bit    Registers := 1     
	              384 Bit    Registers := 2     
	              128 Bit    Registers := 141   
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 8     
	               34 Bit    Registers := 32    
	               32 Bit    Registers := 160   
	               26 Bit    Registers := 64    
	               24 Bit    Registers := 48    
	               20 Bit    Registers := 20    
	               19 Bit    Registers := 15    
	               16 Bit    Registers := 20    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 41    
	                8 Bit    Registers := 2286  
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 165   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	             104K Bit         RAMs := 1     
	               9K Bit         RAMs := 3     
	               1K Bit         RAMs := 2     
	              768 Bit         RAMs := 2     
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 2     
	   2 Input   1337 Bit        Muxes := 4     
	   2 Input   1189 Bit        Muxes := 4     
	   2 Input   1156 Bit        Muxes := 4     
	   2 Input   1152 Bit        Muxes := 3     
	   2 Input   1028 Bit        Muxes := 16    
	   2 Input   1024 Bit        Muxes := 16    
	   4 Input   1024 Bit        Muxes := 1     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    416 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 7     
	   2 Input    148 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 469   
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 64    
	   2 Input     32 Bit        Muxes := 53    
	  11 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 20    
	   2 Input     27 Bit        Muxes := 32    
	   2 Input     26 Bit        Muxes := 48    
	   3 Input     26 Bit        Muxes := 16    
	   4 Input     26 Bit        Muxes := 32    
	   2 Input     20 Bit        Muxes := 70    
	   2 Input     19 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 36    
	   2 Input     11 Bit        Muxes := 34    
	   6 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1024  
	   2 Input      8 Bit        Muxes := 2433  
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 19    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   6 Input      5 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 19    
	   9 Input      4 Bit        Muxes := 20    
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 29    
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 70    
	   3 Input      2 Bit        Muxes := 20    
	   7 Input      2 Bit        Muxes := 11    
	  12 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 689   
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 187   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register genblk1[0].RDataReg_reg[0] [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.srcs/sources_1/imports/new/ita_register_file_1w_multi_port_read_we.sv:71]
INFO: [Synth 8-3538] Detected potentially large (wide) register block_ram_gen.ReadData_reg_reg [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register block_ram_gen.ReadData_reg_reg [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[0] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register fifo_ff_gen.fifo_registers_reg[1] [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv:245]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register tcdm_initiator_r_data_q_reg [/tmp/mnt_ryloth_ipek/shared/hci/rtl/core/hci_core_fifo.sv:151]
INFO: [Synth 8-3538] Detected potentially large (wide) register block_ram_gen.ReadData_reg_reg [/tmp/mnt_ryloth_ipek/shared/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv:51]
Hierarchical RTL Component report 
Module ita_requantizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 16    
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 32    
	   2 Input     27 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 48    
Module ita_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_gelu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_activation 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 48    
Module ita_weight_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 134   
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module ita_register_file_1w_multi_port_read_we 
Detailed RTL Component Info : 
+---Registers : 
	             8192 Bit    Registers := 1     
	              128 Bit    Registers := 128   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 320   
Module ita_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 29    
	   6 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module ita_max_finder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 22    
Module register_file_1r_1w__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module ita_softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  17 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 81    
+---Registers : 
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 17    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 101   
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module lzc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module ita_requatization_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module ita_sumdotp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1024  
Module ita_inp1_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1024  
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module ita_fifo_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w 
Detailed RTL Component Info : 
+---Registers : 
	              416 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             104K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    416 Bit        Muxes := 1     
Module ita_accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 48    
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 16    
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 32    
	   4 Input     26 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module ita_inp2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1024  
Module ita_input_sampler 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 16    
	                8 Bit    Registers := 64    
Module ita 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 16    
	               24 Bit    Registers := 32    
	                8 Bit    Registers := 2048  
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 80    
Module hwpe_stream_fifo_scm__1 
Detailed RTL Component Info : 
+---Registers : 
	             1152 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1152 Bit        Muxes := 1     
Module hwpe_stream_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module ita_hwpe_input_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hwpe_stream_fifo_scm 
Detailed RTL Component Info : 
+---Registers : 
	             1152 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1152 Bit        Muxes := 1     
Module hwpe_stream_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module ita_hwpe_output_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hwpe_stream_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	             1156 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1156 Bit        Muxes := 1     
	   2 Input   1028 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module hwpe_stream_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	             1337 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1337 Bit        Muxes := 1     
	   2 Input   1189 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module hci_core_fifo 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hci_core_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hci_core_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hci_core_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hci_core_mux_ooo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
Module hci_core_r_id_filter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hwpe_stream_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module hwpe_stream_addressgen_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module hwpe_stream_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 8     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 4     
Module hci_core_source 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
Module hwpe_stream_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module hwpe_stream_addressgen_v3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module hwpe_stream_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 8     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 4     
Module hci_core_source__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
Module hwpe_stream_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module hwpe_stream_addressgen_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module hwpe_stream_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 8     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 4     
Module hci_core_source__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
Module hwpe_stream_addressgen_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module hwpe_stream_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module hci_core_sink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
Module hwpe_stream_fifo_scm__2 
Detailed RTL Component Info : 
+---Registers : 
	             1152 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1152 Bit        Muxes := 1     
Module hwpe_stream_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module ita_hwpe_input_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
Module ita_register_file_1w_1r_double_width_write 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
Module ita_hwpe_input_bias_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module hwpe_stream_fence 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ita_hwpe_input_bias_fence 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hwpe_ctrl_regfile_latch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 129   
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 256   
Module hwpe_ctrl_regfile_latch_test_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_ctrl_regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module hwpe_ctrl_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 4     
Module ita_hwpe_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_weight_bufferi_20/\i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.ReadEnable_reg_reg )
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:224]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:135]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_controller.sv:210]
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[31] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[30] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[29] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[28] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[27] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[26] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[25] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[24] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[23] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[22] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[21] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[20] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[19] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[18] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[17] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[16] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[15] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[14] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[13] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[12] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[11] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[10] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[9] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[8] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[7] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[6] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[5] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[4] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[2] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port requant_mode_o[0] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[31] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[30] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[29] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[28] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[27] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[26] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[25] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[24] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[23] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[22] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[21] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[20] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[19] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[18] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[17] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[16] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[15] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[14] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[13] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[12] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[11] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[10] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[9] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[8] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[7] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[6] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[5] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[4] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[3] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[2] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[1] driven by constant 0
WARNING: [Synth 8-3917] design ita__GCB0 has port activation_requant_mode_o[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_softmax_top/i_softmax_max_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "i_softmax_top/i_softmax_max_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_softmax_top/i_softmax_max_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "i_softmax_top/i_softmax_max_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[9].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[9].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[8].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[8].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[7].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[7].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[6].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[6].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[5].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[5].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[4].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[4].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[3].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[3].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[2].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[2].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[1].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[1].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[0].i_serdiv/comp_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[0].i_serdiv/res_inv_q_reg'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[5][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[3][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[4][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[2][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[1][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[0][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[15][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[15][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[14][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_sum_q_reg[8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[14][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[14][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[13][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[12][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[13][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[13][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[11][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[11][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[9][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[10][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[8][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[8][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/i_softmax/shift_q_reg[6][8]' (FDC) to 'i_softmax_top/i_softmax/shift_q_reg[7][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/i_softmax/\shift_q_reg[7][8] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[9].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[9].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[9].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[8].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[8].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[8].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[7].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[7].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[7].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[6].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[6].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[6].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[5].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[5].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[5].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[4].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[4].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[4].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[3].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[3].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[3].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[2].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[2].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[2].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[1].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[1].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[1].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[0].i_serdiv/res_inv_q_reg' (FDCE) to 'i_softmax_top/genblk1[0].i_serdiv/rem_sel_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[0].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[24]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[25]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[26]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[27]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[28]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[29]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[30]' (FDCE) to 'i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[31]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[4]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[5]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[6]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[7]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[8]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[9]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[10]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[11]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[12]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[13]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[14]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[15]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[16]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[17]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[18]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[19]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[20]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[21]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_controller/step_q_reg[22]' (FDCE) to 'i_controller/step_q_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_controller/step_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[7].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[6].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[5].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[4].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[3].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[2].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[1].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[0].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[9].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[8].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[7].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[7].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[7].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[7].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[7].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[6].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[6].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[6].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[6].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[6].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[5].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[5].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[5].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[5].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[5].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[4].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[4].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[4].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[4].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[4].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[3].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[3].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[3].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[3].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[3].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[2].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[2].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[2].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[2].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[2].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[1].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[1].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[1].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[1].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[1].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[0].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[0].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[0].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[0].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[0].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[9].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[9].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[9].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[9].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[9].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[8].i_serdiv/op_b_q_reg[19]' (FDCE) to 'i_softmax_top/genblk1[8].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_softmax_top/genblk1[8].i_serdiv/op_b_q_reg[18]' (FDCE) to 'i_softmax_top/genblk1[8].i_serdiv/op_b_q_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax_top/\genblk1[8].i_serdiv /\op_b_q_reg[17] )
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[7] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[6] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[5] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[4] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[3] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[2] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[1] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_streamer__GC0 has port tcdm_o\.id[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[0]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[1]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[2]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[3]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[4]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[5]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[6]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[7]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[8]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[9]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[10]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[11]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[12]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[13]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[14]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[15]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[16]' (FDCE) to 'i_output_stream_sink/i_addressgen/d3_addr_q_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_output_stream_sink/i_addressgen/d3_addr_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_bias_stream_source/i_addressgen/\d3_addr_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_weight_stream_source/i_addressgen/\d3_addr_q_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_input_stream_source/i_addressgen/\d3_addr_q_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[1]) is unused and will be removed from module hwpe_stream_fifo__parameterized3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[0]) is unused and will be removed from module hwpe_stream_fifo__parameterized3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[1]) is unused and will be removed from module hwpe_stream_fifo__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[0]) is unused and will be removed from module hwpe_stream_fifo__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[1]) is unused and will be removed from module hwpe_stream_fifo__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[0]) is unused and will be removed from module hwpe_stream_fifo__parameterized3__1.
INFO: [Synth 8-4471] merging register 'bram_cut_hi/block_ram_gen.ReadEnable_reg_reg' into 'bram_cut_lo/block_ram_gen.ReadEnable_reg_reg' [/tmp/mnt_ryloth_ipek/shared/scm/fpga_scm/register_file_1r_1w.sv:53]
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port periph\.gnt driven by constant 1
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][31] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][30] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][29] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][28] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][27] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][26] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][25] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][24] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][23] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][22] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][21] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][20] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][19] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][18] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][17] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][16] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][15] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][14] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][13] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][12] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][11] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][10] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][9] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][8] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][7] driven by constant 1
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][6] driven by constant 0
WARNING: [Synth 8-3917] design ita_hwpe_top__GCB0 has port ctrl_streamer_o[input_source_ctrl][addressgen_ctrl][tot_len][5] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5583] The signal i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/multi_context_gen.offloading_core_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/multi_context_gen.offloading_core_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/multi_context_gen.offloading_core_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/multi_context_gen.offloading_core_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/i_regfile /\multi_context_gen.(null)[0].regfile_mem_mandatory_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/i_regfile /\multi_context_gen.(null)[1].regfile_mem_mandatory_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/i_regfile /\multi_context_gen.(null)[2].regfile_mem_mandatory_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/i_regfile /\regfile_mem_mandatory_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/i_regfile /\multi_context_gen.(null)[3].regfile_mem_mandatory_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/weight_len_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ctrl/i_slave/flags_o_reg[evt][8][1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_input_buffer/i_data_fifo/\fifo_latch_gen.i_fifo_latch/block_ram_gen.ReadEnable_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_data_fifo/\fifo_latch_gen.i_fifo_latch/block_ram_gen.ReadEnable_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:05:45 . Memory (MB): peak = 3232.551 ; gain = 849.609 ; free physical = 1075 ; free virtual = 5753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                          | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|register_file_1r_1w__parameterized0: | block_ram_gen.MemContent_int_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|register_file_1r_1w__parameterized0: | block_ram_gen.MemContent_int_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|register_file_1r_1w__parameterized1: | block_ram_gen.MemContent_int_reg | 64 x 19(READ_FIRST)    | W |   | 64 x 19(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|register_file_1r_1w__parameterized1: | block_ram_gen.MemContent_int_reg | 64 x 19(READ_FIRST)    | W |   | 64 x 19(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|register_file_1r_1w:                 | block_ram_gen.MemContent_int_reg | 256 x 416(READ_FIRST)  | W |   | 256 x 416(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      |                 | 
|hwpe_stream_fifo_scm:                | block_ram_gen.MemContent_int_reg | 8 x 1152(READ_FIRST)   | W |   | 8 x 1152(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|hwpe_stream_fifo_scm:                | block_ram_gen.MemContent_int_reg | 8 x 1152(READ_FIRST)   | W |   | 8 x 1152(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|hwpe_stream_fifo_scm:                | block_ram_gen.MemContent_int_reg | 8 x 1152(READ_FIRST)   | W |   | 8 x 1152(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|register_file_1r_1w__parameterized2: | block_ram_gen.MemContent_int_reg | 2 x 384(READ_FIRST)    | W |   | 2 x 384(WRITE_FIRST)   |   | R | Port A and B     | 1      | 5      |                 | 
|register_file_1r_1w__parameterized2: | block_ram_gen.MemContent_int_reg | 2 x 384(READ_FIRST)    | W |   | 2 x 384(WRITE_FIRST)   |   | R | Port A and B     | 1      | 5      |                 | 
+-------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_softmax_top/i_softmax_max_bufferi_0/i_softmax_max_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_softmax_top/i_softmax_max_bufferi_1/i_softmax_max_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_softmax_top/i_softmax_acc_buffer/i_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_softmax_top/i_softmax_acc_buffer/i_1/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_18/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cuti_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_18/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cuti_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_18/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cuti_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_18/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cuti_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_18/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cuti_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_18/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cuti_0/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_0/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latchi_0/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_0/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_0/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_0/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_0/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_0/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_0/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_1/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_1/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_1/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_1/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_1/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_1/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------------------------+------------+----------+
|      |RTL Partition                                      |Replication |Instances |
+------+---------------------------------------------------+------------+----------+
|1     |ita_requantizer                                    |           2|      8664|
|2     |ita_activation__GC0                                |           1|      8323|
|3     |ita_weight_controller__GB0                         |           1|      6537|
|4     |ita_weight_controller__GB1                         |           1|      1691|
|5     |ita_weight_controller__GB2                         |           1|      1573|
|6     |ita_weight_controller__GB3                         |           1|      1851|
|7     |ita_register_file_1w_multi_port_read_we__GB0       |           1|     17429|
|8     |ita_register_file_1w_multi_port_read_we__GB1       |           1|      4498|
|9     |reg__456_ita_register_file_1w_multi_port_read_we   |           1|      8193|
|10    |ita_register_file_1w_multi_port_read_we__GB3       |           1|     29569|
|11    |ita_register_file_1w_multi_port_read_we__GB4       |           1|      4632|
|12    |ita_register_file_1w_multi_port_read_we__GB5       |           1|      5898|
|13    |ita__GCB0                                          |           1|     21783|
|14    |ita__GCB1                                          |           1|    385284|
|15    |ita__GCB2                                          |           1|       463|
|16    |ita__GCB3                                          |           1|       463|
|17    |ita__GCB4                                          |           1|      1537|
|18    |ita__GCB5                                          |           1|      7893|
|19    |ita__GCB6                                          |           1|     28174|
|20    |muxpart__203_ita_hwpe_input_buffer__parameterized0 |           1|     32640|
|21    |ita_hwpe_input_buffer__parameterized0__GB1         |           1|      1202|
|22    |hwpe_stream_fifo__parameterized5                   |           2|      7254|
|23    |hwpe_stream_fifo__parameterized6                   |           2|      8379|
|24    |hci_core_fifo__GC0                                 |           1|      5155|
|25    |hci_core_fifo__parameterized0__GC0                 |           1|      5156|
|26    |hci_core_fifo__parameterized1__GC0                 |           1|      5155|
|27    |hci_core_fifo__parameterized2__GC0                 |           1|      5156|
|28    |ita_hwpe_streamer__GC0                             |           1|     20118|
|29    |ita_hwpe_top__GCB0                                 |           1|     23446|
|30    |ita_hwpe_output_buffer                             |           1|      3732|
|31    |hwpe_stream_fifo__parameterized5__1                |           2|      7255|
|32    |hwpe_stream_fifo__parameterized6__1                |           2|      8380|
+------+---------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:27 ; elapsed = 00:17:17 . Memory (MB): peak = 3559.285 ; gain = 1176.344 ; free physical = 462 ; free virtual = 5290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_itai_13/\step_q1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][283] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][284] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][285] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][286] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[1][296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwpe_stream_fifo__parameterized6:/\fifo_ff_gen.fifo_registers_reg[0][297] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_cs_reg[1]) is unused and will be removed from module hwpe_stream_fifo__parameterized5__2.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:31:27 ; elapsed = 00:34:48 . Memory (MB): peak = 5281.871 ; gain = 2898.930 ; free physical = 1339 ; free virtual = 4633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                          | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|register_file_1r_1w__parameterized0: | block_ram_gen.MemContent_int_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|register_file_1r_1w__parameterized0: | block_ram_gen.MemContent_int_reg | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|register_file_1r_1w__parameterized1: | block_ram_gen.MemContent_int_reg | 64 x 19(READ_FIRST)    | W |   | 64 x 19(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|register_file_1r_1w__parameterized1: | block_ram_gen.MemContent_int_reg | 64 x 19(READ_FIRST)    | W |   | 64 x 19(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|register_file_1r_1w:                 | block_ram_gen.MemContent_int_reg | 256 x 416(READ_FIRST)  | W |   | 256 x 416(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      |                 | 
|hwpe_stream_fifo_scm:                | block_ram_gen.MemContent_int_reg | 8 x 1152(READ_FIRST)   | W |   | 8 x 1152(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|hwpe_stream_fifo_scm:                | block_ram_gen.MemContent_int_reg | 8 x 1152(READ_FIRST)   | W |   | 8 x 1152(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|hwpe_stream_fifo_scm:                | block_ram_gen.MemContent_int_reg | 8 x 1152(READ_FIRST)   | W |   | 8 x 1152(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     |                 | 
|register_file_1r_1w__parameterized2: | block_ram_gen.MemContent_int_reg | 2 x 384(READ_FIRST)    | W |   | 2 x 384(WRITE_FIRST)   |   | R | Port A and B     | 1      | 5      |                 | 
|register_file_1r_1w__parameterized2: | block_ram_gen.MemContent_int_reg | 2 x 384(READ_FIRST)    | W |   | 2 x 384(WRITE_FIRST)   |   | R | Port A and B     | 1      | 5      |                 | 
+-------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------+------------+----------+
|      |RTL Partition                                      |Replication |Instances |
+------+---------------------------------------------------+------------+----------+
|1     |ita_requantizer                                    |           1|      8593|
|2     |ita_activation__GC0                                |           1|      8267|
|3     |ita_weight_controller__GB0                         |           1|      6537|
|4     |ita_weight_controller__GB1                         |           1|      1691|
|5     |ita_weight_controller__GB2                         |           1|      1573|
|6     |ita_weight_controller__GB3                         |           1|      1851|
|7     |ita_register_file_1w_multi_port_read_we__GB0       |           1|     17429|
|8     |ita_register_file_1w_multi_port_read_we__GB1       |           1|      4498|
|9     |reg__456_ita_register_file_1w_multi_port_read_we   |           1|      8193|
|10    |ita_register_file_1w_multi_port_read_we__GB3       |           1|     29569|
|11    |ita_register_file_1w_multi_port_read_we__GB4       |           1|      4632|
|12    |ita_register_file_1w_multi_port_read_we__GB5       |           1|      5898|
|13    |ita__GCB0                                          |           1|     21410|
|14    |ita__GCB2                                          |           1|       436|
|15    |ita__GCB3                                          |           1|       436|
|16    |muxpart__203_ita_hwpe_input_buffer__parameterized0 |           1|      1541|
|17    |ita_hwpe_input_buffer__parameterized0__GB1         |           1|      1202|
|18    |hwpe_stream_fifo__parameterized5                   |           1|       282|
|19    |hwpe_stream_fifo__parameterized6                   |           2|       272|
|20    |hci_core_fifo__GC0                                 |           1|       175|
|21    |hci_core_fifo__parameterized0__GC0                 |           1|       176|
|22    |hci_core_fifo__parameterized1__GC0                 |           1|       175|
|23    |hci_core_fifo__parameterized2__GC0                 |           1|         1|
|24    |ita_hwpe_streamer__GC0                             |           1|      6886|
|25    |ita_hwpe_top__GCB0                                 |           1|     22799|
|26    |ita_hwpe_output_buffer                             |           1|      1171|
|27    |hwpe_stream_fifo__parameterized5__1                |           1|       283|
|28    |hwpe_stream_fifo__parameterized6__1                |           1|       273|
|29    |hwpe_stream_fifo__parameterized6__2                |           1|       519|
|30    |hwpe_stream_fifo__parameterized5__2                |           1|        25|
|31    |hwpe_stream_fifo__parameterized5__3                |           1|       282|
|32    |ita_requantizer__1                                 |           1|      5958|
|33    |ita_hwpe_top_GT0                                   |           1|    383915|
|34    |ita_hwpe_top_GT1                                   |           1|     36780|
+------+---------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_4' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_5' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_6' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_7' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_8' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_9' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_10' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_11' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_12' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_13' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_14' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_15' (RAMB36E2) to 'i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_weight_bufferi_20/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_output_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_engine/i_ita/i_softmax_top/i_softmax_max_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_engine/i_ita/i_softmax_top/i_softmax_max_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_engine/i_ita/i_softmax_top/i_softmax_acc_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_12/i_engine/i_ita/i_softmax_top/i_softmax_acc_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_4' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_5' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_6' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_7' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_8' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_9' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_10' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_11' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_12' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_13' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_14' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_15' (RAMB36E2) to 'i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_2' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_1'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_3' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_1'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_4' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_1'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_1' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_2' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_3' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_4' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_1' (RAMB36E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0'
INFO: [Synth 8-223] decloning instance 'i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_5' (RAMB18E2) to 'i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_5'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_input_buffer/i_data_fifo/fifo_latch_gen.i_fifo_latch/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_register_file/bram_cut_lo/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_bias_buffer/i_register_file/bram_cut_hi/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_16/i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_16/i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_16/i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_16/i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_16/i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_itai_16/i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 01:23:12 ; elapsed = 03:58:04 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 1297 ; free virtual = 2336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------+------------+----------+
|      |RTL Partition                                      |Replication |Instances |
+------+---------------------------------------------------+------------+----------+
|1     |ita_requantizer                                    |           1|      5264|
|2     |ita_activation__GC0                                |           1|      4123|
|3     |ita_weight_controller__GB0                         |           1|      4744|
|4     |ita_weight_controller__GB1                         |           1|      1036|
|5     |ita_weight_controller__GB2                         |           1|      1283|
|6     |ita_weight_controller__GB3                         |           1|      1787|
|7     |ita_register_file_1w_multi_port_read_we__GB0       |           1|     13316|
|8     |ita_register_file_1w_multi_port_read_we__GB1       |           1|      3595|
|9     |reg__456_ita_register_file_1w_multi_port_read_we   |           1|      8193|
|10    |ita_register_file_1w_multi_port_read_we__GB3       |           1|     13697|
|11    |ita_register_file_1w_multi_port_read_we__GB4       |           1|      3729|
|12    |ita_register_file_1w_multi_port_read_we__GB5       |           1|      4737|
|13    |ita__GCB0                                          |           1|      7316|
|14    |ita__GCB2                                          |           1|       144|
|15    |ita__GCB3                                          |           1|       144|
|16    |muxpart__203_ita_hwpe_input_buffer__parameterized0 |           1|       512|
|17    |ita_hwpe_input_buffer__parameterized0__GB1         |           1|       236|
|18    |hwpe_stream_fifo__parameterized5                   |           1|       151|
|19    |hwpe_stream_fifo__parameterized6                   |           1|       146|
|20    |hci_core_fifo__GC0                                 |           1|       101|
|21    |hci_core_fifo__parameterized0__GC0                 |           1|       102|
|22    |hci_core_fifo__parameterized1__GC0                 |           1|       101|
|23    |hci_core_fifo__parameterized2__GC0                 |           1|         1|
|24    |ita_hwpe_streamer__GC0                             |           1|      2951|
|25    |ita_hwpe_top__GCB0                                 |           1|      9431|
|26    |ita_hwpe_output_buffer                             |           1|       408|
|27    |hwpe_stream_fifo__parameterized5__1                |           1|       152|
|28    |hwpe_stream_fifo__parameterized6__1                |           1|       147|
|29    |hwpe_stream_fifo__parameterized6__2                |           1|       287|
|30    |hwpe_stream_fifo__parameterized5__2                |           1|        11|
|31    |hwpe_stream_fifo__parameterized5__3                |           1|       151|
|32    |ita_requantizer__1                                 |           1|      3667|
|33    |ita_hwpe_top_GT0                                   |           1|    130168|
|34    |ita_hwpe_top_GT1                                   |           1|     15126|
|35    |hwpe_stream_fifo__parameterized6__3                |           1|       146|
+------+---------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA-BIC/src/ita_gelu.sv:47]
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_softmax_top/i_softmax_max_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_softmax_top/i_softmax_max_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_softmax_top/i_softmax_acc_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_softmax_top/i_softmax_acc_buffer/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_engine/i_ita/i_accumulator/partialsum_buffer_latch.i_partialsum_buffer/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 01:23:45 ; elapsed = 03:58:40 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 1234 ; free virtual = 2451
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 01:23:46 ; elapsed = 03:58:42 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 1198 ; free virtual = 2415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:24:26 ; elapsed = 03:59:22 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 1117 ; free virtual = 2339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 01:24:30 ; elapsed = 03:59:26 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 1060 ; free virtual = 2282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:26:17 ; elapsed = 04:01:14 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 1014 ; free virtual = 2243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 01:26:19 ; elapsed = 04:01:16 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 989 ; free virtual = 2239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ita_hwpe_top | i_engine/i_ita/activation_q7_reg[1] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          | 13075|
|2     |DSP_ALU         |    58|
|3     |DSP_A_B_DATA    |    58|
|4     |DSP_C_DATA      |    58|
|5     |DSP_MULTIPLIER  |    58|
|6     |DSP_M_DATA      |    58|
|7     |DSP_OUTPUT      |    36|
|8     |DSP_OUTPUT_1    |    22|
|9     |DSP_PREADD      |    58|
|10    |DSP_PREADD_DATA |    58|
|11    |LUT1            |  1475|
|12    |LUT2            | 50754|
|13    |LUT3            | 11132|
|14    |LUT4            | 31627|
|15    |LUT5            | 22291|
|16    |LUT6            | 55628|
|17    |MUXF7           |   783|
|18    |MUXF8           |   259|
|19    |RAMB18E2        |     2|
|20    |RAMB18E2_1      |     3|
|21    |RAMB36E2        |    17|
|22    |SRL16E          |     2|
|23    |FDCE            | 45737|
|24    |FDPE            |     5|
|25    |FDRE            |   428|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------------------+------------------------------------------------------------------------------+-------+
|      |Instance                                              |Module                                                                        |Cells  |
+------+------------------------------------------------------+------------------------------------------------------------------------------+-------+
|1     |top                                                   |                                                                              | 233682|
|2     |  i_bias_buffer                                       |ita_hwpe_input_bias_buffer                                                    |    832|
|3     |    i_register_file                                   |ita_register_file_1w_1r_double_width_write                                    |    788|
|4     |      bram_cut_hi                                     |register_file_1r_1w__parameterized2                                           |    286|
|5     |      bram_cut_lo                                     |register_file_1r_1w__parameterized2_50                                        |    499|
|6     |  i_ctrl                                              |ita_hwpe_ctrl                                                                 |  12184|
|7     |    i_slave                                           |hwpe_ctrl_slave                                                               |  12105|
|8     |      i_regfile                                       |hwpe_ctrl_regfile                                                             |  12009|
|9     |        i_regfile                                     |hwpe_ctrl_regfile_latch_test_wrap                                             |  11783|
|10    |          \gen_scm_regfile.hwpe_ctrl_regfile_latch_i  |hwpe_ctrl_regfile_latch                                                       |  11783|
|11    |  i_engine                                            |ita_hwpe_engine                                                               | 212615|
|12    |    i_ita                                             |ita                                                                           | 212615|
|13    |      i_accumulator                                   |ita_accumulator                                                               |   1771|
|14    |        \partialsum_buffer_latch.i_partialsum_buffer  |register_file_1w_multi_port_read                                              |    905|
|15    |          \CUT[0].bram_cut                            |register_file_1r_1w                                                           |    905|
|16    |      i_activation                                    |ita_activation                                                                |   4438|
|17    |        \gelu_instances[0].i_gelu                     |ita_gelu                                                                      |    167|
|18    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel      |      8|
|19    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__1   |      8|
|20    |        \gelu_instances[10].i_gelu                    |ita_gelu_38                                                                   |    165|
|21    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__20  |      8|
|22    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__21  |      8|
|23    |        \gelu_instances[15].i_gelu                    |ita_gelu_39                                                                   |    115|
|24    |        \gelu_instances[1].i_gelu                     |ita_gelu_40                                                                   |    164|
|25    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__2   |      8|
|26    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__3   |      8|
|27    |        \gelu_instances[2].i_gelu                     |ita_gelu_41                                                                   |    164|
|28    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__4   |      8|
|29    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__5   |      8|
|30    |        \gelu_instances[3].i_gelu                     |ita_gelu_42                                                                   |    164|
|31    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__6   |      8|
|32    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__7   |      8|
|33    |        \gelu_instances[4].i_gelu                     |ita_gelu_43                                                                   |    164|
|34    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__8   |      8|
|35    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__9   |      8|
|36    |        \gelu_instances[5].i_gelu                     |ita_gelu_44                                                                   |    164|
|37    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__10  |      8|
|38    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__11  |      8|
|39    |        \gelu_instances[6].i_gelu                     |ita_gelu_45                                                                   |    164|
|40    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__12  |      8|
|41    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__13  |      8|
|42    |        \gelu_instances[7].i_gelu                     |ita_gelu_46                                                                   |    164|
|43    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__14  |      8|
|44    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__15  |      8|
|45    |        \gelu_instances[8].i_gelu                     |ita_gelu_47                                                                   |    164|
|46    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__16  |      8|
|47    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__17  |      8|
|48    |        \gelu_instances[9].i_gelu                     |ita_gelu_48                                                                   |    164|
|49    |          poly_sq_q10                                 |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__18  |      8|
|50    |          gelu_out_q20                                |\i_engine/i_ita/i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__19  |      8|
|51    |        i_requantizer                                 |ita_requantizer_49                                                            |   2157|
|52    |          p_0_out__4                                  |p_0_out_funnel__26                                                            |      8|
|53    |          p_0_out__5                                  |p_0_out_funnel__25                                                            |      8|
|54    |          p_0_out__6                                  |p_0_out_funnel__24                                                            |      8|
|55    |          p_0_out__7                                  |p_0_out_funnel__23                                                            |      8|
|56    |          p_0_out__8                                  |p_0_out_funnel__22                                                            |      8|
|57    |          p_0_out__9                                  |p_0_out_funnel__21                                                            |      8|
|58    |          p_0_out__10                                 |p_0_out_funnel__20                                                            |      8|
|59    |          p_0_out__11                                 |p_0_out_funnel__19                                                            |      8|
|60    |          p_0_out__12                                 |p_0_out_funnel__18                                                            |      8|
|61    |          p_0_out__13                                 |p_0_out_funnel__17                                                            |      8|
|62    |          p_0_out__14                                 |p_0_out_funnel__16                                                            |      8|
|63    |      i_controller                                    |ita_controller                                                                |    441|
|64    |        step_d1                                       |\i_controller/step_d1_funnel                                                  |      8|
|65    |        step_d1__0                                    |\i_controller/step_d1_funnel__1                                               |      8|
|66    |        step_d1__1                                    |\i_controller/step_d1_funnel__2                                               |      8|
|67    |        step_d1__2                                    |\i_controller/step_d1_funnel__3                                               |      8|
|68    |        step_d1__3                                    |\i_controller/step_d1_funnel__4                                               |      8|
|69    |        step_d1__4                                    |\i_controller/step_d1_funnel__5                                               |      8|
|70    |        step_d1__5                                    |\i_controller/step_d1_funnel__6                                               |      8|
|71    |        step_d1__6                                    |\i_controller/step_d1_funnel__7                                               |      8|
|72    |        step_d1__7                                    |\i_controller/step_d1_funnel__8                                               |      8|
|73    |      i_fifo                                          |fifo_v3__parameterized0                                                       |   1549|
|74    |      i_input_sampler                                 |ita_input_sampler                                                             |    467|
|75    |      i_requantizer                                   |ita_requantizer                                                               |   3198|
|76    |        p_0_out                                       |p_0_out_funnel                                                                |      8|
|77    |        p_0_out__0                                    |p_0_out_funnel__1                                                             |      8|
|78    |        p_0_out__1                                    |p_0_out_funnel__2                                                             |      8|
|79    |        p_0_out__2                                    |p_0_out_funnel__3                                                             |      8|
|80    |        p_0_out__3                                    |p_0_out_funnel__4                                                             |      8|
|81    |        p_0_out__4                                    |p_0_out_funnel__5                                                             |      8|
|82    |        p_0_out__5                                    |p_0_out_funnel__6                                                             |      8|
|83    |        p_0_out__6                                    |p_0_out_funnel__7                                                             |      8|
|84    |        p_0_out__7                                    |p_0_out_funnel__8                                                             |      8|
|85    |        p_0_out__8                                    |p_0_out_funnel__9                                                             |      8|
|86    |        p_0_out__9                                    |p_0_out_funnel__10                                                            |      8|
|87    |        p_0_out__10                                   |p_0_out_funnel__11                                                            |      8|
|88    |        p_0_out__11                                   |p_0_out_funnel__12                                                            |      8|
|89    |        p_0_out__12                                   |p_0_out_funnel__13                                                            |      8|
|90    |        p_0_out__13                                   |p_0_out_funnel__14                                                            |      8|
|91    |        p_0_out__14                                   |p_0_out_funnel__15                                                            |      8|
|92    |      i_softmax_top                                   |ita_softmax_top                                                               |   5985|
|93    |        \genblk1[0].i_serdiv                          |ita_serdiv                                                                    |    154|
|94    |        \genblk1[2].i_serdiv                          |ita_serdiv_28                                                                 |    154|
|95    |        \genblk1[4].i_serdiv                          |ita_serdiv_30                                                                 |    154|
|96    |        \genblk1[6].i_serdiv                          |ita_serdiv_32                                                                 |    154|
|97    |        \genblk1[8].i_serdiv                          |ita_serdiv_34                                                                 |    154|
|98    |        \genblk1[1].i_serdiv                          |ita_serdiv_27                                                                 |    155|
|99    |        \genblk1[3].i_serdiv                          |ita_serdiv_29                                                                 |    155|
|100   |        \genblk1[5].i_serdiv                          |ita_serdiv_31                                                                 |    155|
|101   |        \genblk1[7].i_serdiv                          |ita_serdiv_33                                                                 |    155|
|102   |        \genblk1[9].i_serdiv                          |ita_serdiv_35                                                                 |    155|
|103   |        i_softmax                                     |ita_softmax                                                                   |   2396|
|104   |          i_fifo                                      |fifo_v3                                                                       |    830|
|105   |        i_softmax_acc_buffer                          |register_file_1w_multi_port_read__parameterized1                              |     43|
|106   |          \CUT[0].bram_cut                            |register_file_1r_1w__parameterized1                                           |     35|
|107   |          \CUT[1].bram_cut                            |register_file_1r_1w__parameterized1_37                                        |      8|
|108   |        i_softmax_max_buffer                          |register_file_1w_multi_port_read__parameterized0                              |   2001|
|109   |          \CUT[0].bram_cut                            |register_file_1r_1w__parameterized0                                           |     16|
|110   |          \CUT[1].bram_cut                            |register_file_1r_1w__parameterized0_36                                        |   1985|
|111   |      i_sumdotp                                       |ita_sumdotp                                                                   |  66208|
|112   |        \calculate_dotp[0].i_dotp                     |ita_dotp                                                                      |   4138|
|113   |        \calculate_dotp[10].i_dotp                    |ita_dotp_12                                                                   |   4138|
|114   |        \calculate_dotp[11].i_dotp                    |ita_dotp_13                                                                   |   4138|
|115   |        \calculate_dotp[12].i_dotp                    |ita_dotp_14                                                                   |   4138|
|116   |        \calculate_dotp[13].i_dotp                    |ita_dotp_15                                                                   |   4138|
|117   |        \calculate_dotp[14].i_dotp                    |ita_dotp_16                                                                   |   4138|
|118   |        \calculate_dotp[15].i_dotp                    |ita_dotp_17                                                                   |   4138|
|119   |        \calculate_dotp[1].i_dotp                     |ita_dotp_18                                                                   |   4138|
|120   |        \calculate_dotp[2].i_dotp                     |ita_dotp_19                                                                   |   4138|
|121   |        \calculate_dotp[3].i_dotp                     |ita_dotp_20                                                                   |   4138|
|122   |        \calculate_dotp[4].i_dotp                     |ita_dotp_21                                                                   |   4138|
|123   |        \calculate_dotp[5].i_dotp                     |ita_dotp_22                                                                   |   4138|
|124   |        \calculate_dotp[6].i_dotp                     |ita_dotp_23                                                                   |   4138|
|125   |        \calculate_dotp[7].i_dotp                     |ita_dotp_24                                                                   |   4138|
|126   |        \calculate_dotp[8].i_dotp                     |ita_dotp_25                                                                   |   4138|
|127   |        \calculate_dotp[9].i_dotp                     |ita_dotp_26                                                                   |   4138|
|128   |      i_weight_buffer                                 |ita_register_file_1w_multi_port_read_we                                       |  24676|
|129   |      i_weight_controller                             |ita_weight_controller                                                         |  23087|
|130   |  i_input_bias_fence                                  |ita_hwpe_input_bias_fence                                                     |    579|
|131   |    i_fence                                           |hwpe_stream_fence                                                             |    579|
|132   |  i_input_buffer                                      |ita_hwpe_input_buffer                                                         |    383|
|133   |    i_data_fifo                                       |hwpe_stream_fifo                                                              |    380|
|134   |      \fifo_latch_gen.i_fifo_latch                    |hwpe_stream_fifo_scm_11                                                       |    330|
|135   |  i_output_buffer                                     |ita_hwpe_output_buffer                                                        |    283|
|136   |    i_data_fifo                                       |hwpe_stream_fifo__parameterized1                                              |    176|
|137   |      \fifo_latch_gen.i_fifo_latch                    |hwpe_stream_fifo_scm_10                                                       |     24|
|138   |  i_streamer                                          |ita_hwpe_streamer                                                             |   4242|
|139   |    i_bias_stream_source                              |hci_core_source__parameterized1                                               |    555|
|140   |      i_addressgen                                    |hwpe_stream_addressgen_v3_8                                                   |    360|
|141   |      \nopassthrough_gen.i_fifo_addr                  |hwpe_stream_fifo__parameterized2_9                                            |    136|
|142   |    i_input_stream_source                             |hci_core_source                                                               |    745|
|143   |      i_addressgen                                    |hwpe_stream_addressgen_v3_6                                                   |    550|
|144   |      \nopassthrough_gen.i_fifo_addr                  |hwpe_stream_fifo__parameterized2_7                                            |    136|
|145   |    i_ldst_filter                                     |hci_core_r_id_filter                                                          |    106|
|146   |    i_ldst_mux                                        |hci_core_mux_ooo                                                              |     87|
|147   |    i_output_stream_sink                              |hci_core_sink                                                                 |    714|
|148   |      i_addressgen                                    |hwpe_stream_addressgen_v3__parameterized0                                     |    554|
|149   |      i_fifo_addr                                     |hwpe_stream_fifo__parameterized4                                              |    115|
|150   |    i_tcdm_bias_fifo                                  |hci_core_fifo__parameterized1                                                 |    395|
|151   |      i_fifo_incoming                                 |hwpe_stream_fifo__parameterized5_4                                            |    218|
|152   |      i_fifo_outgoing                                 |hwpe_stream_fifo__parameterized6_5                                            |    144|
|153   |    i_tcdm_input_fifo                                 |hci_core_fifo                                                                 |    394|
|154   |      i_fifo_incoming                                 |hwpe_stream_fifo__parameterized5_2                                            |    218|
|155   |      i_fifo_outgoing                                 |hwpe_stream_fifo__parameterized6_3                                            |    143|
|156   |    i_tcdm_output_fifo                                |hci_core_fifo__parameterized2                                                 |    294|
|157   |      i_fifo_incoming                                 |hwpe_stream_fifo__parameterized5_0                                            |      9|
|158   |      i_fifo_outgoing                                 |hwpe_stream_fifo__parameterized6_1                                            |    285|
|159   |    i_tcdm_weight_fifo                                |hci_core_fifo__parameterized0                                                 |    395|
|160   |      i_fifo_incoming                                 |hwpe_stream_fifo__parameterized5                                              |    218|
|161   |      i_fifo_outgoing                                 |hwpe_stream_fifo__parameterized6                                              |    144|
|162   |    i_weight_stream_source                            |hci_core_source__parameterized0                                               |    557|
|163   |      i_addressgen                                    |hwpe_stream_addressgen_v3                                                     |    359|
|164   |      \nopassthrough_gen.i_fifo_addr                  |hwpe_stream_fifo__parameterized2                                              |    137|
|165   |  i_weight_buffer                                     |ita_hwpe_input_buffer__parameterized0                                         |   2311|
|166   |    i_data_fifo                                       |hwpe_stream_fifo__parameterized0                                              |   2284|
|167   |      \fifo_latch_gen.i_fifo_latch                    |hwpe_stream_fifo_scm                                                          |   2217|
+------+------------------------------------------------------+------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 01:26:19 ; elapsed = 04:01:16 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 989 ; free virtual = 2239
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 488 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 01:26:00 ; elapsed = 04:00:56 . Memory (MB): peak = 5293.797 ; gain = 2316.355 ; free physical = 9157 ; free virtual = 10675
Synthesis Optimization Complete : Time (s): cpu = 01:26:20 ; elapsed = 04:01:18 . Memory (MB): peak = 5293.797 ; gain = 2910.855 ; free physical = 9147 ; free virtual = 10678
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5305.883 ; gain = 0.000 ; free physical = 8733 ; free virtual = 10327
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 58 instances

INFO: [Common 17-83] Releasing license: Synthesis
755 Infos, 296 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:27:09 ; elapsed = 04:02:15 . Memory (MB): peak = 5305.883 ; gain = 3942.965 ; free physical = 9079 ; free virtual = 10674
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5305.883 ; gain = 0.000 ; free physical = 9078 ; free virtual = 10674
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/mnt_ryloth_ipek/vivado_projects/ITA_Project/ITA/ITA.runs/synth_1/ita_hwpe_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 5329.895 ; gain = 24.012 ; free physical = 9028 ; free virtual = 10668
INFO: [runtcl-4] Executing : report_utilization -file ita_hwpe_top_utilization_synth.rpt -pb ita_hwpe_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 21 23:02:05 2025...
