<stg><name>fully_connect2_layer_stream</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1152" op_0_bw="1152" op_1_bw="1152">
<![CDATA[
entry:3 %feature2_embedding_read = read i1152 @_ssdm_op_Read.ap_fifo.volatile.i1152P0A, i1152 %feature2_embedding

]]></Node>
<StgValue><ssdm name="feature2_embedding_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="1152">
<![CDATA[
entry:4 %fe = trunc i1152 %feature2_embedding_read

]]></Node>
<StgValue><ssdm name="fe"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %trunc_ln317_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln317_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln317_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln317_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln317_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln317_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln317_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln317_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln317_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln317_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln317_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln317_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln317_s = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln317_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %trunc_ln317_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1152.i32.i32, i1152 %feature2_embedding_read, i32 512, i32 543

]]></Node>
<StgValue><ssdm name="trunc_ln317_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %tmp_94 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 64, i32 93

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:16 %p_shl26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_94, i2 0

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %sub_ln324 = sub i32 %p_shl26, i32 %trunc_ln317_1

]]></Node>
<StgValue><ssdm name="sub_ln324"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %tmp_50 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 96, i32 125

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:19 %and_ln324_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_50, i2 0

]]></Node>
<StgValue><ssdm name="and_ln324_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="30" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %tmp_95 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 128, i32 157

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:21 %p_shl25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_95, i2 0

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %add_ln324_16 = add i32 %p_shl25, i32 %trunc_ln317_2

]]></Node>
<StgValue><ssdm name="add_ln324_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="29" op_0_bw="29" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %tmp_96 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 160, i32 188

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
entry:24 %p_shl22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_96, i3 0

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp_97 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 160, i32 190

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:26 %p_shl23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_97, i1 0

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %sub_ln324_1 = sub i32 %p_shl22, i32 %p_shl23

]]></Node>
<StgValue><ssdm name="sub_ln324_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="29" op_0_bw="29" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %tmp_98 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 192, i32 220

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
entry:29 %p_shl20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_98, i3 0

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %sub_ln324_2 = sub i32 %p_shl20, i32 %trunc_ln317_4

]]></Node>
<StgValue><ssdm name="sub_ln324_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="29" op_0_bw="29" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %tmp_51 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 224, i32 252

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="29" op_0_bw="29" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %tmp_99 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 256, i32 284

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
entry:34 %p_shl19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_99, i3 0

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %add_ln324_17 = add i32 %p_shl19, i32 %trunc_ln317_5

]]></Node>
<StgValue><ssdm name="add_ln324_17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="29" op_0_bw="29" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %tmp_100 = partselect i29 @_ssdm_op_PartSelect.i29.i1152.i32.i32, i1152 %feature2_embedding_read, i32 288, i32 316

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %tmp_101 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 288, i32 318

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %tmp_102 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 320, i32 347

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:42 %p_shl13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_102, i4 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="30" op_0_bw="30" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %tmp_103 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 320, i32 349

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:44 %p_shl14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_103, i2 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %sub_ln324_3 = sub i32 %p_shl13, i32 %p_shl14

]]></Node>
<StgValue><ssdm name="sub_ln324_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %sub_ln324_4 = sub i32 %sub_ln324_3, i32 %trunc_ln317_7

]]></Node>
<StgValue><ssdm name="sub_ln324_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %tmp_104 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 352, i32 379

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:48 %p_shl10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_104, i4 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %tmp_105 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 352, i32 381

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:50 %p_shl11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_105, i2 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %sub_ln324_5 = sub i32 %p_shl10, i32 %p_shl11

]]></Node>
<StgValue><ssdm name="sub_ln324_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %tmp_106 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 384, i32 411

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:53 %p_shl8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_106, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="30" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %tmp_107 = partselect i30 @_ssdm_op_PartSelect.i30.i1152.i32.i32, i1152 %feature2_embedding_read, i32 384, i32 413

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:55 %p_shl9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_107, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %sub_ln324_6 = sub i32 %p_shl8, i32 %p_shl9

]]></Node>
<StgValue><ssdm name="sub_ln324_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %tmp_108 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 416, i32 443

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:59 %p_shl6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_108, i4 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %tmp_109 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 416, i32 446

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:61 %p_shl7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_109, i1 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %sub_ln324_7 = sub i32 %p_shl6, i32 %p_shl7

]]></Node>
<StgValue><ssdm name="sub_ln324_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %tmp_110 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 448, i32 475

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:64 %p_shl5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_110, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %sub_ln324_8 = sub i32 %p_shl5, i32 %trunc_ln317_s

]]></Node>
<StgValue><ssdm name="sub_ln324_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %tmp_52 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 480, i32 507

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:68 %tmp_111 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 512, i32 539

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:69 %p_shl4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_111, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %add_ln324_20 = add i32 %p_shl4, i32 %trunc_ln317_3

]]></Node>
<StgValue><ssdm name="add_ln324_20"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %tmp_112 = partselect i28 @_ssdm_op_PartSelect.i28.i1152.i32.i32, i1152 %feature2_embedding_read, i32 544, i32 571

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:72 %p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_112, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="1152" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %tmp_113 = partselect i31 @_ssdm_op_PartSelect.i31.i1152.i32.i32, i1152 %feature2_embedding_read, i32 544, i32 574

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:74 %p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_113, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %add_ln324_21 = add i32 %p_shl, i32 %p_shl3

]]></Node>
<StgValue><ssdm name="add_ln324_21"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %add_ln324_1 = add i32 %sub_ln324, i32 %and_ln324_1

]]></Node>
<StgValue><ssdm name="add_ln324_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:14 %and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
entry:32 %and_ln324_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_51, i3 0

]]></Node>
<StgValue><ssdm name="and_ln324_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
entry:37 %p_shl17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_100, i3 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:39 %p_shl18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_101, i1 0

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %add_ln324_18 = add i32 %p_shl17, i32 %p_shl18

]]></Node>
<StgValue><ssdm name="add_ln324_18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %add_ln324_19 = add i32 %sub_ln324_6, i32 %trunc_ln317_9

]]></Node>
<StgValue><ssdm name="add_ln324_19"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:67 %and_ln324_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_52, i4 0

]]></Node>
<StgValue><ssdm name="and_ln324_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add_ln324 = add i32 %and_ln, i32 %fe

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %add_ln324_2 = add i32 %add_ln324_1, i32 %add_ln324

]]></Node>
<StgValue><ssdm name="add_ln324_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add_ln324_3 = add i32 %add_ln324_16, i32 %sub_ln324_1

]]></Node>
<StgValue><ssdm name="add_ln324_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %add_ln324_4 = add i32 %and_ln324_2, i32 %add_ln324_17

]]></Node>
<StgValue><ssdm name="add_ln324_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %add_ln324_5 = add i32 %add_ln324_4, i32 %sub_ln324_2

]]></Node>
<StgValue><ssdm name="add_ln324_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %add_ln324_6 = add i32 %add_ln324_5, i32 %add_ln324_3

]]></Node>
<StgValue><ssdm name="add_ln324_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %add_ln324_8 = add i32 %add_ln324_18, i32 %sub_ln324_4

]]></Node>
<StgValue><ssdm name="add_ln324_8"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add_ln324_9 = add i32 %sub_ln324_5, i32 %add_ln324_19

]]></Node>
<StgValue><ssdm name="add_ln324_9"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %add_ln324_10 = add i32 %add_ln324_9, i32 %add_ln324_8

]]></Node>
<StgValue><ssdm name="add_ln324_10"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %add_ln324_11 = add i32 %sub_ln324_7, i32 %sub_ln324_8

]]></Node>
<StgValue><ssdm name="add_ln324_11"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add_ln324_12 = add i32 %add_ln324_20, i32 %add_ln324_21

]]></Node>
<StgValue><ssdm name="add_ln324_12"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %add_ln324_13 = add i32 %add_ln324_12, i32 %and_ln324_3

]]></Node>
<StgValue><ssdm name="add_ln324_13"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %add_ln324_14 = add i32 %add_ln324_13, i32 %add_ln324_11

]]></Node>
<StgValue><ssdm name="add_ln324_14"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add_ln324_15 = add i32 %add_ln324_14, i32 %add_ln324_10

]]></Node>
<StgValue><ssdm name="add_ln324_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc2_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc2_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1152 %feature2_embedding, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %add_ln324_7 = add i32 %add_ln324_6, i32 %add_ln324_2

]]></Node>
<StgValue><ssdm name="add_ln324_7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %pe_1 = add i32 %add_ln324_15, i32 %add_ln324_7

]]></Node>
<StgValue><ssdm name="pe_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:93 %write_ln326 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc2_embedding_0, i32 %pe_1

]]></Node>
<StgValue><ssdm name="write_ln326"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:94 %write_ln326 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fc2_embedding_1, i32 0

]]></Node>
<StgValue><ssdm name="write_ln326"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
entry:95 %ret_ln328 = ret

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
