<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="DSP_TEST_dds_compiler_0_0_synth_1" LaunchDir="F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.runs/DSP_TEST_dds_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DSP_TEST_dds_compiler_0_1_synth_1" LaunchDir="F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.runs/DSP_TEST_dds_compiler_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DSP_TEST_mult_gen_0_0_synth_1" LaunchDir="F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.runs/DSP_TEST_mult_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/FPGA_VIVADO/10DSP_TEST/DSP_TEST/DSP_TEST.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="DSP_TEST_dds_compiler_0_0_synth_1"/>
		<Parent Id="DSP_TEST_dds_compiler_0_1_synth_1"/>
		<Parent Id="DSP_TEST_mult_gen_0_0_synth_1"/>
	</Run>
</Runs>

