2260e4d8f51c ("drm/i915: Put the downclock_mode check back into can_enable_drrs()")
f0a57798fb5c ("drm/i915: Introduce intel_panel_drrs_type()")
53f64f3a24c1 ("drm/i915: Introduce intel_panel_get_modes()")
092706786e11 ("drm/i915: Introduce intel_panel_{fixed,downclock}_mode()")
c25300f0797b ("drm/i915: Nuke dev_priv->drrs.type")
5a220c536b50 ("drm/i915: Clean up DRRS refresh rate enum")
8e9c9848d846 ("drm/i915: Polish drrs type enum")
5f6a9bea1637 ("drm/i915: Pimp DRRS debugs")
2953d7327456 ("drm/i915: Fix up some DRRS type checks")
b70ad01a2217 ("drm/i915/display/tgl+: Implement new PLL programming step")
1d06c820b2b7 ("drm/i915: Clear DP M2/N2 when not doing DRRS")
c3e27f4307fe ("drm/i915: Extract can_enable_drrs()")
f0d4ce59f4d4 ("drm/i915: Disable DRRS on IVB/HSW port != A")
a68819cc557c ("drm/i915: Move PCH transcoder M/N setup into the PCH code")
0adc41de818c ("drm/i915: Pass crtc+cpu_transcoder to intel_cpu_transcoder_set_m_n()")
5cd0664483c1 ("drm/i915: Split intel_cpu_transcoder_get_m_n() into M1/N1 vs. M2/N2 variants")
be0c94ee2150 ("drm/i915: Split intel_cpu_transcoder_set_m_n() into M1/N1 vs. M2/N2 variants")
cc954cfa6fe4 ("drm/i915: Nuke ilk_get_fdi_m_n_config()")
6149cb68a5be ("drm/i915: Nuke intel_dp_get_m_n()")
8023d3bef18b ("drm/i915: Nuke intel_dp_set_m_n()")
