#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020e82f42df0 .scope module, "Master_Slave_controller" "Master_Slave_controller" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000020e82f42f80 .param/l "Idle" 1 2 23, +C4<00000000000000000000000000000001>;
P_0000020e82f42fb8 .param/l "Run" 1 2 23, +C4<00000000000000000000000000000010>;
P_0000020e82f42ff0 .param/l "Start" 1 2 23, +C4<00000000000000000000000000000000>;
P_0000020e82f43028 .param/l "Update" 1 2 23, +C4<00000000000000000000000000000011>;
o0000020e82f7ffc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020e82f7f280 .functor NOT 1, o0000020e82f7ffc8, C4<0>, C4<0>, C4<0>;
o0000020e82f800e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020e82f7ef70 .functor OR 1, L_0000020e82f7f280, o0000020e82f800e8, C4<0>, C4<0>;
o0000020e82f80088 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020e82f7ed40 .functor NOT 1, o0000020e82f80088, C4<0>, C4<0>, C4<0>;
L_0000020e82f7ee90 .functor OR 1, L_0000020e82f7ef70, L_0000020e82f7ed40, C4<0>, C4<0>;
v0000020e82f43360_0 .net "BRG_clr", 0 0, L_0000020e82f7ee90;  1 drivers
v0000020e82f740f0_0 .net "MSTR", 0 0, o0000020e82f7ffc8;  0 drivers
v0000020e82f74190_0 .var "Reg_write_en", 0 0;
v0000020e82f74230_0 .var "SPDR_rd_en", 0 0;
v0000020e82f742d0_0 .var "SPDR_wr_en", 0 0;
v0000020e82f74370_0 .net "SPE", 0 0, o0000020e82f80088;  0 drivers
v0000020e82f74410_0 .var "SPIF", 0 0;
v0000020e82f744b0_0 .net "SS", 0 0, o0000020e82f800e8;  0 drivers
v0000020e82fc5440_0 .var "Shifter_en", 0 0;
v0000020e82fc5260_0 .net *"_ivl_0", 0 0, L_0000020e82f7f280;  1 drivers
v0000020e82fc5d00_0 .net *"_ivl_2", 0 0, L_0000020e82f7ef70;  1 drivers
v0000020e82fc5a80_0 .net *"_ivl_4", 0 0, L_0000020e82f7ed40;  1 drivers
o0000020e82f801d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e82fc5940_0 .net "clk", 0 0, o0000020e82f801d8;  0 drivers
o0000020e82f80208 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e82fc5f80_0 .net "control_BaudRate", 0 0, o0000020e82f80208;  0 drivers
o0000020e82f80238 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000020e82fc5da0_0 .net "counter", 2 0, o0000020e82f80238;  0 drivers
v0000020e82fc5ee0_0 .var "counter_enable", 0 0;
v0000020e82fc59e0_0 .var "current_state", 1 0;
v0000020e82fc5080_0 .var "idle", 0 0;
v0000020e82fc54e0_0 .var "next_state", 1 0;
o0000020e82f80328 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e82fc5e40_0 .net "rst", 0 0, o0000020e82f80328;  0 drivers
v0000020e82fc5800_0 .var "start", 0 0;
v0000020e82fc53a0_0 .var "temp", 0 0;
E_0000020e82f67e60 .event anyedge, v0000020e82fc59e0_0;
E_0000020e82f67ea0 .event posedge, v0000020e82fc5940_0;
E_0000020e82f681e0 .event anyedge, v0000020e82fc59e0_0, v0000020e82f74370_0, v0000020e82f744b0_0, v0000020e82fc5da0_0;
E_0000020e82f67720/0 .event negedge, v0000020e82fc5e40_0;
E_0000020e82f67720/1 .event posedge, v0000020e82fc5f80_0;
E_0000020e82f67720 .event/or E_0000020e82f67720/0, E_0000020e82f67720/1;
    .scope S_0000020e82f42df0;
T_0 ;
    %wait E_0000020e82f67720;
    %load/vec4 v0000020e82fc5e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020e82fc59e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020e82fc54e0_0;
    %assign/vec4 v0000020e82fc59e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020e82f42df0;
T_1 ;
    %wait E_0000020e82f681e0;
    %load/vec4 v0000020e82fc59e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000020e82f74370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020e82fc54e0_0, 0, 2;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000020e82f744b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0000020e82f74370_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020e82fc54e0_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020e82fc54e0_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000020e82fc5da0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020e82fc54e0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020e82fc54e0_0, 0, 2;
T_1.11 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020e82fc54e0_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020e82f42df0;
T_2 ;
    %wait E_0000020e82f67ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e82fc53a0_0, 0;
    %load/vec4 v0000020e82fc59e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000020e82fc54e0_0;
    %assign/vec4 v0000020e82fc59e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020e82f42df0;
T_3 ;
    %wait E_0000020e82f67e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82fc5080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82f74230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82f742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82fc5440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82f74410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82f74190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82fc5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e82fc5800_0, 0, 1;
    %load/vec4 v0000020e82fc59e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82fc5800_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82fc5080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82f74230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82f74190_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82fc5440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82fc5ee0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82fc5080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82f742d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82f74410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e82f74190_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Master_Slave_controller.v";
