<p><a href="https://www.google.sk/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiC96D8hoPoAhUYvJ4KHZ4HDIMQFjAHegQIAxAB&usg=AOvVaw0CZsz5N3sRfWChVxr9ZKns">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.sk/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiC96D8hoPoAhUYvJ4KHZ4HDIMQFjAHegQIAxAB&usg=AOvVaw0CZsz5N3sRfWChVxr9ZKns">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.sk/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiC96D8hoPoAhUYvJ4KHZ4HDIMQFjAHegQIAxAB&usg=AOvVaw0CZsz5N3sRfWChVxr9ZKns">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.sk/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiC96D8hoPoAhUYvJ4KHZ4HDIMQFjAHegQIAxAB&usg=AOvVaw0CZsz5N3sRfWChVxr9ZKns">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.sk/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwiC96D8hoPoAhUYvJ4KHZ4HDIMQFjAHegQIAxAB&usg=AOvVaw0CZsz5N3sRfWChVxr9ZKns">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.vn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwikgojVtoToAhUkLX0KHfPDDk8QFjACegQIBxAB&usg=AOvVaw3Ub6eSfdzs74KbAqfgvYuU">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.vn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwikgojVtoToAhUkLX0KHfPDDk8QFjACegQIBxAB&usg=AOvVaw3Ub6eSfdzs74KbAqfgvYuU">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.vn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwikgojVtoToAhUkLX0KHfPDDk8QFjACegQIBxAB&usg=AOvVaw3Ub6eSfdzs74KbAqfgvYuU">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.vn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwikgojVtoToAhUkLX0KHfPDDk8QFjACegQIBxAB&usg=AOvVaw3Ub6eSfdzs74KbAqfgvYuU">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
<p><a href="https://www.google.com.vn/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwikgojVtoToAhUkLX0KHfPDDk8QFjACegQIBxAB&usg=AOvVaw3Ub6eSfdzs74KbAqfgvYuU">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farshid</a></p>
