\doxysubsubsubsubsubsubsubsection{CMSIS CM3 Core Debug}
\hypertarget{group___c_m_s_i_s___c_m3___core_debug}{}\label{group___c_m_s_i_s___c_m3___core_debug}\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core___function_interface}{CMSIS CM3 Core Function Interface}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_interface}{CMSIS CM3 Core Debug Interface}}
\end{DoxyCompactItemize}
\doxysubsubsubsubsubsubsubsubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}}
\end{DoxyCompactItemize}
\doxysubsubsubsubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+Ful $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}~(0x\+E000\+E000)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}~(0x\+E0000000)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}}~(0x\+E000\+EDF0)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga164238adbad56f07c7dd4e912af748dd}{Interrupt\+Type}}~((\mbox{\hyperlink{struct_interrupt_type___type}{Interrupt\+Type\+\_\+\+Type}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}~((\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})           \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gacd96c53beeaff8f603fcda425eb295de}{Sys\+Tick}}~((\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})       \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}~((\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})          \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gabae7cdf882def602cb787bb039ff6a43}{ITM}}~((\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})           \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab6e30a2b802d9021619dbb0be7f5d63d}{Core\+Debug}}~((\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\end{DoxyCompactItemize}
\doxysubsubsubsubsubsubsubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaf90c80b7c2b48e248780b3781e0df80f}{NVIC\+\_\+\+Type\+::\+ISER}} \mbox{[}8\mbox{]}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2de17698945ea49abd58a2d45bdc9c80}\label{group___c_m_s_i_s___c_m3___core_debug_ga2de17698945ea49abd58a2d45bdc9c80} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED0} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1965a2e68b61d2e2009621f6949211a5}{NVIC\+\_\+\+Type\+::\+ICER}} \mbox{[}8\mbox{]}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}\label{group___c_m_s_i_s___c_m3___core_debug_ga6d1daf7ab6f2ba83f57ff67ae6f571fe} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RSERVED1} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gacf8e38fc2e97316242ddeb7ea959ab90}{NVIC\+\_\+\+Type\+::\+ISPR}} \mbox{[}8\mbox{]}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0953af43af8ec7fd5869a1d826ce5b72}\label{group___c_m_s_i_s___c_m3___core_debug_ga0953af43af8ec7fd5869a1d826ce5b72} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED2} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga46241be64208436d35c9a4f8552575c5}{NVIC\+\_\+\+Type\+::\+ICPR}} \mbox{[}8\mbox{]}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9dd330835dbf21471e7b5be8692d77ab}\label{group___c_m_s_i_s___c_m3___core_debug_ga9dd330835dbf21471e7b5be8692d77ab} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED3} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga33e917b381e08dabe4aa5eb2881a7c11}{NVIC\+\_\+\+Type\+::\+IABR}} \mbox{[}8\mbox{]}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}\label{group___c_m_s_i_s___c_m3___core_debug_ga5c0e5d507ac3c1bd5cdaaf9bbd177790} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED4} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6524789fedb94623822c3e0a47f3d06c}{NVIC\+\_\+\+Type\+::\+IP}} \mbox{[}240\mbox{]}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga4f753b4f824270175af045ac99bc12e8}\label{group___c_m_s_i_s___c_m3___core_debug_ga4f753b4f824270175af045ac99bc12e8} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED5} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0b0d7f3131da89c659a2580249432749}{NVIC\+\_\+\+Type\+::\+STIR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gafa7a9ee34dfa1da0b60b4525da285032}{SCB\+\_\+\+Type\+::\+CPUID}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3e66570ab689d28aebefa7e84e85dc4a}{SCB\+\_\+\+Type\+::\+ICSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0faf96f964931cadfb71cfa54e051f6f}{SCB\+\_\+\+Type\+::\+VTOR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6ed3c9064013343ea9fd0a73a734f29d}{SCB\+\_\+\+Type\+::\+AIRCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gabfad14e7b4534d73d329819625d77a16}{SCB\+\_\+\+Type\+::\+SCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6d273c6b90bad15c91dfbbad0f6e92d8}{SCB\+\_\+\+Type\+::\+CCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaf6336103f8be0cab29de51daed5a65f4}{SCB\+\_\+\+Type\+::\+SHP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae9891a59abbe51b0b2067ca507ca212f}{SCB\+\_\+\+Type\+::\+SHCSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2f94bf549b16fdeb172352e22309e3c4}{SCB\+\_\+\+Type\+::\+CFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga7bed53391da4f66d8a2a236a839d4c3d}{SCB\+\_\+\+Type\+::\+HFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad7d61d9525fa9162579c3da0b87bff8d}{SCB\+\_\+\+Type\+::\+DFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac49b24b3f222508464f111772f2c44dd}{SCB\+\_\+\+Type\+::\+MMFAR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga31f79afe86c949c9862e7d5fce077c3a}{SCB\+\_\+\+Type\+::\+BFAR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaeb77053c84f49c261ab5b8374e8958ef}{SCB\+\_\+\+Type\+::\+AFSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3f51c43f952f3799951d0c54e76b0cb7}{SCB\+\_\+\+Type\+::\+PFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga586a5225467262b378c0f231ccc77f86}{SCB\+\_\+\+Type\+::\+DFR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaaedf846e435ed05c68784b40d3db2bf2}{SCB\+\_\+\+Type\+::\+ADR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaec2f8283d2737c6897188568a4214976}{SCB\+\_\+\+Type\+::\+MMFR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gacee8e458f054aac964268f4fe647ea4f}{SCB\+\_\+\+Type\+::\+ISAR}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaf2ad94ac83e5d40fc6e34884bc1bec5f}{Sys\+Tick\+\_\+\+Type\+::\+CTRL}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae7bc9d3eac1147f3bba8d73a8395644f}{Sys\+Tick\+\_\+\+Type\+::\+LOAD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0997ff20f11817f8246e8f0edac6f4e4}{Sys\+Tick\+\_\+\+Type\+::\+VAL}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9c9eda0ea6f6a7c904d2d75a6963e238}{Sys\+Tick\+\_\+\+Type\+::\+CALIB}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gabea77b06775d325e5f6f46203f582433}{ITM\+\_\+\+Type\+::u8}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\+\_\+\+Type\+::u16}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\+\_\+\+Type\+::u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint8\_t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gabea77b06775d325e5f6f46203f582433}{ITM\_Type::u8}}\\
\>\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint16\_t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\_Type::u16}}\\
\>\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad080b7a09654c893c9e15a0da412fb9c}{ITM\_Type::PORT}} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2c5ae30385b5f370d023468ea9914c0e}\label{group___c_m_s_i_s___c_m3___core_debug_ga2c5ae30385b5f370d023468ea9914c0e} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED0} \mbox{[}864\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga91a040e1b162e1128ac1e852b4a0e589}{ITM\+\_\+\+Type\+::\+TER}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gafffce5b93bbfedbaee85357d0b07ebce}\label{group___c_m_s_i_s___c_m3___core_debug_gafffce5b93bbfedbaee85357d0b07ebce} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED1} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga93b480aac6da620bbb611212186d47fa}{ITM\+\_\+\+Type\+::\+TPR}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}\label{group___c_m_s_i_s___c_m3___core_debug_gaf56b2f07bc6b42cd3e4d17e1b27cff7b} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED2} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga58f169e1aa40a9b8afb6296677c3bb45}{ITM\+\_\+\+Type\+::\+TCR}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab7708f0bcbbe9987cceadc4748c7e6b7}\label{group___c_m_s_i_s___c_m3___core_debug_gab7708f0bcbbe9987cceadc4748c7e6b7} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED3} \mbox{[}29\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaf53499fc94cda629afb2fec858d2ad1c}{ITM\+\_\+\+Type\+::\+IWR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae43a66174b8ab182ff595e5f5da9f235}{ITM\+\_\+\+Type\+::\+IRR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}{ITM\+\_\+\+Type\+::\+IMCR}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga45ad0b376a0a0f2ade55bbb7daf64ff2}\label{group___c_m_s_i_s___c_m3___core_debug_ga45ad0b376a0a0f2ade55bbb7daf64ff2} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED4} \mbox{[}43\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga33025af19748bd3ca5cf9d6b14150001}{ITM\+\_\+\+Type\+::\+LAR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga56f607260c4175c5f37a28e47ab3d1e5}{ITM\+\_\+\+Type\+::\+LSR}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga7f70161bc2441d430b5c9d55aa7b7b5e}\label{group___c_m_s_i_s___c_m3___core_debug_ga7f70161bc2441d430b5c9d55aa7b7b5e} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED5} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaccfc7de00b0eaba0301e8f4553f70512}{ITM\+\_\+\+Type\+::\+PID4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9353055ceb7024e07d59248e54502cb9}{ITM\+\_\+\+Type\+::\+PID5}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga755c0ec919e7dbb5f7ff05c8b56a3383}{ITM\+\_\+\+Type\+::\+PID6}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaa31ca6bb4b749201321b23d0dbbe0704}{ITM\+\_\+\+Type\+::\+PID7}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab69ade751350a7758affdfe396517535}{ITM\+\_\+\+Type\+::\+PID0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga30e87ec6f93ecc9fe4f135ca8b068990}{ITM\+\_\+\+Type\+::\+PID1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae139d2e588bb382573ffcce3625a88cd}{ITM\+\_\+\+Type\+::\+PID2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaf006ee26c7e61c9a3712a80ac74a6cf3}{ITM\+\_\+\+Type\+::\+PID3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga413f3bb0a15222e5f38fca4baeef14f6}{ITM\+\_\+\+Type\+::\+CID0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga5f7d524b71f49e444ff0d1d52b3c3565}{ITM\+\_\+\+Type\+::\+CID1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gadee4ccce1429db8b5db3809c4539f876}{ITM\+\_\+\+Type\+::\+CID2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0e7aa199619cc7ac6baddff9600aa52e}{ITM\+\_\+\+Type\+::\+CID3}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae0d588643b0488fce4c0a90b85edf362}\label{group___c_m_s_i_s___c_m3___core_debug_gae0d588643b0488fce4c0a90b85edf362} 
uint32\+\_\+t {\bfseries Interrupt\+Type\+\_\+\+Type\+::\+RESERVED0}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2b10f6d37363a6b798ac97f4c4db1e63}{Interrupt\+Type\+\_\+\+Type\+::\+ICTR}}
\item 
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga45933eb981309d50f943ec3af67f17be}\label{group___c_m_s_i_s___c_m3___core_debug_ga45933eb981309d50f943ec3af67f17be} 
uint32\+\_\+t {\bfseries Interrupt\+Type\+\_\+\+Type\+::\+RESERVED1}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga25c14c022c73a725a1736e903431095d}{Core\+Debug\+\_\+\+Type\+::\+DHCSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gafefa84bce7497652353a1b76d405d983}{Core\+Debug\+\_\+\+Type\+::\+DCRSR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab8f4bb076402b61f7be6308075a789c9}{Core\+Debug\+\_\+\+Type\+::\+DCRDR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga5cdd51dbe3ebb7041880714430edd52d}{Core\+Debug\+\_\+\+Type\+::\+DEMCR}}
\item 
volatile int \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gacf1fe3063cedf11b6e6f7cb0dd7c1a51}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsection{Detailed Description}
memory mapped structure for Core Debug Register 

\doxysubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab6e30a2b802d9021619dbb0be7f5d63d}\label{group___c_m_s_i_s___c_m3___core_debug_gab6e30a2b802d9021619dbb0be7f5d63d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug}{CoreDebug}}
{\footnotesize\ttfamily \#define Core\+Debug~((\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})}

Core Debug configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga680604dbcda9e9b31a1639fcffe5230b}\label{group___c_m_s_i_s___c_m3___core_debug_ga680604dbcda9e9b31a1639fcffe5230b} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_BASE}{CoreDebug\_BASE}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0)}

Core Debug Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___c_m3___core_debug_ga17cafbd72b55030219ce5609baa7c01d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+Ful $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGSEL Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___c_m3___core_debug_ga52182c8a9f63a52470244c0bc2064f7b} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0}

Core\+Debug DCRSR\+: REGSEL Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___c_m3___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___c_m3___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16}

Core\+Debug DCRSR\+: REGWnR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___c_m3___core_debug_gac2b46b9b65bf8d23027f255fc9641977} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___c_m3___core_debug_ga802829678f6871863ae9ecf60a10425c} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___c_m3___core_debug_ga68ec55930269fab78e733dcfa32392f8} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___c_m3___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___c_m3___core_debug_gae6384cbe8045051186d13ef9cdeace95} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___c_m3___core_debug_ga341020a3b7450416d72544eaf8e57a64} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___c_m3___core_debug_ga2ded814556de96fc369de7ae9a7ceb98} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___c_m3___core_debug_ga9ae10710684e14a1a534e785ef390e1b} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___c_m3___core_debug_ga5e99652c1df93b441257389f49407834} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___c_m3___core_debug_ga6ff2102b98f86540224819a1b767ba39} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24}

Core\+Debug DEMCR\+: TRCENA Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___c_m3___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___c_m3___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___c_m3___core_debug_ga2f98b461d19746ab2febfddebb73da6f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___c_m3___core_debug_ga10fc7c53bca904c128bc8e1a03072d50} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___c_m3___core_debug_ga906476e53c1e1487c30f3a1181df9e30} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___c_m3___core_debug_ga9fcf09666f7063a7303117aa32a85d5a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___c_m3___core_debug_ga803fc98c5bb85f10f0347b23794847d1} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___c_m3___core_debug_gaed9f42053031a9a30cd8054623304c0a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___c_m3___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___c_m3___core_debug_ga22079a6e436f23b90308be97e19cf07e} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___c_m3___core_debug_gad420a9b60620584faaca6289e83d3a87} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___c_m3___core_debug_ga444454f7c7748e76cd76c3809c887c41} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___c_m3___core_debug_ga03ee58b1b02fdbf21612809034562f1c} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___c_m3___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___c_m3___core_debug_gaa38b947d77672c48bba1280c0a642e19} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___c_m3___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___c_m3___core_debug_gab815c741a4fc2a61988cd2fb7594210b} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___c_m3___core_debug_gab557abb5b172b74d2cf44efb9d824e4e} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___c_m3___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___c_m3___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___c_m3___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___c_m3___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___c_m3___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___c_m3___core_debug_ga85747214e2656df6b05ec72e4d22bd6d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___c_m3___core_debug_gae6bda72fbd32cc5734ff3542170dc00d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___c_m3___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___c_m3___core_debug_ga1ce997cee15edaafe4aed77751816ffc} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___c_m3___core_debug_gac91280edd0ce932665cf75a23d11d842} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: DBGKEY Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___c_m3___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___c_m3___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___c_m3___core_debug_ga7b67e4506d7f464ef5dafd6219739756} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___c_m3___core_debug_ga2900dd56a988a4ed27ad664d5642807e} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___c_m3___core_debug_gac4cd6f3178de48f473d8903e8c847c07} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___c_m3___core_debug_ga20a71871ca8768019c51168c70c3f41d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___c_m3___core_debug_gac474394bcceb31a8e09566c90b3f8922} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___c_m3___core_debug_ga6f934c5427ea057394268e541fa97753} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___c_m3___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___c_m3___core_debug_ga2328118f8b3574c871a53605eb17e730} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___c_m3___core_debug_ga98d51538e645c2c1a422279cd85a0a25} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1ul $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___c_m3___core_debug_ga349ccea33accc705595624c2d334fbcb} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga164238adbad56f07c7dd4e912af748dd}\label{group___c_m_s_i_s___c_m3___core_debug_ga164238adbad56f07c7dd4e912af748dd} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!InterruptType@{InterruptType}}
\index{InterruptType@{InterruptType}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{InterruptType}{InterruptType}}
{\footnotesize\ttfamily \#define Interrupt\+Type~((\mbox{\hyperlink{struct_interrupt_type___type}{Interrupt\+Type\+\_\+\+Type}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}})}

Interrupt Type Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gabae7cdf882def602cb787bb039ff6a43}\label{group___c_m_s_i_s___c_m3___core_debug_gabae7cdf882def602cb787bb039ff6a43} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ITM@{ITM}}
\index{ITM@{ITM}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM}{ITM}}
{\footnotesize\ttfamily \#define ITM~((\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})           \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}})}

ITM configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gadd76251e412a195ec0a8f47227a8359e}\label{group___c_m_s_i_s___c_m3___core_debug_gadd76251e412a195ec0a8f47227a8359e} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_BASE}{ITM\_BASE}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000)}

ITM Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group___c_m_s_i_s___c_m3___core_debug_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac8e97e8ce56ae9f57da1363a937f8a17}\label{group___c_m_s_i_s___c_m3___core_debug_gac8e97e8ce56ae9f57da1363a937f8a17} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{NVIC}{NVIC}}
{\footnotesize\ttfamily \#define NVIC~((\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})          \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}})}

NVIC configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaa0288691785a5f868238e0468b39523d}\label{group___c_m_s_i_s___c_m3___core_debug_gaa0288691785a5f868238e0468b39523d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{NVIC\_BASE}{NVIC\_BASE}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100)}

NVIC Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaaaf6477c2bde2f00f99e3c2fd1060b01}\label{group___c_m_s_i_s___c_m3___core_debug_gaaaf6477c2bde2f00f99e3c2fd1060b01} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SCB@{SCB}}
\index{SCB@{SCB}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCB}{SCB}}
{\footnotesize\ttfamily \#define SCB~((\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})           \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}})}

SCB configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}\label{group___c_m_s_i_s___c_m3___core_debug_gad55a7ddb8d4b2398b0c1cfec76c0d9fd} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCB\_BASE}{SCB\_BASE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00)}

System Control Block Base Address \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}\label{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCS\_BASE}{SCS\_BASE}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000)}

System Control Space Base Address \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gacd96c53beeaff8f603fcda425eb295de}\label{group___c_m_s_i_s___c_m3___core_debug_gacd96c53beeaff8f603fcda425eb295de} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SysTick}{SysTick}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})       \mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}})}

Sys\+Tick configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga58effaac0b93006b756d33209e814646}\label{group___c_m_s_i_s___c_m3___core_debug_ga58effaac0b93006b756d33209e814646} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SysTick\_BASE}{SysTick\_BASE}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s___c_m3___core_debug_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010)}

Sys\+Tick Base Address ~\newline
 

\doxysubsubsubsubsubsubsubsubsection{Variable Documentation}
\Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaaedf846e435ed05c68784b40d3db2bf2}\label{group___c_m_s_i_s___c_m3___core_debug_gaaedf846e435ed05c68784b40d3db2bf2} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ADR@{ADR}}
\index{ADR@{ADR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ADR}

Offset\+: 0x4C Auxiliary Feature Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaeb77053c84f49c261ab5b8374e8958ef}\label{group___c_m_s_i_s___c_m3___core_debug_gaeb77053c84f49c261ab5b8374e8958ef} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+AFSR}

Offset\+: 0x3C Auxiliary Fault Status Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6ed3c9064013343ea9fd0a73a734f29d}\label{group___c_m_s_i_s___c_m3___core_debug_ga6ed3c9064013343ea9fd0a73a734f29d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+AIRCR}

Offset\+: 0x0C Application Interrupt / Reset Control Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga31f79afe86c949c9862e7d5fce077c3a}\label{group___c_m_s_i_s___c_m3___core_debug_ga31f79afe86c949c9862e7d5fce077c3a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+BFAR}

Offset\+: 0x38 Bus Fault Address Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9c9eda0ea6f6a7c904d2d75a6963e238}\label{group___c_m_s_i_s___c_m3___core_debug_ga9c9eda0ea6f6a7c904d2d75a6963e238} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CALIB}{CALIB}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+CALIB}

Offset\+: 0x0C Sys\+Tick Calibration Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6d273c6b90bad15c91dfbbad0f6e92d8}\label{group___c_m_s_i_s___c_m3___core_debug_ga6d273c6b90bad15c91dfbbad0f6e92d8} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CCR@{CCR}}
\index{CCR@{CCR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CCR}

Offset\+: 0x14 Configuration Control Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2f94bf549b16fdeb172352e22309e3c4}\label{group___c_m_s_i_s___c_m3___core_debug_ga2f94bf549b16fdeb172352e22309e3c4} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CFSR}

Offset\+: 0x28 Configurable Fault Status Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga413f3bb0a15222e5f38fca4baeef14f6}\label{group___c_m_s_i_s___c_m3___core_debug_ga413f3bb0a15222e5f38fca4baeef14f6} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CID0@{CID0}}
\index{CID0@{CID0}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID0}

Offset\+: ITM Component Identification Register \#0 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga5f7d524b71f49e444ff0d1d52b3c3565}\label{group___c_m_s_i_s___c_m3___core_debug_ga5f7d524b71f49e444ff0d1d52b3c3565} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CID1@{CID1}}
\index{CID1@{CID1}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID1}

Offset\+: ITM Component Identification Register \#1 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gadee4ccce1429db8b5db3809c4539f876}\label{group___c_m_s_i_s___c_m3___core_debug_gadee4ccce1429db8b5db3809c4539f876} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CID2@{CID2}}
\index{CID2@{CID2}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID2}

Offset\+: ITM Component Identification Register \#2 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0e7aa199619cc7ac6baddff9600aa52e}\label{group___c_m_s_i_s___c_m3___core_debug_ga0e7aa199619cc7ac6baddff9600aa52e} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CID3@{CID3}}
\index{CID3@{CID3}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID3}

Offset\+: ITM Component Identification Register \#3 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gafa7a9ee34dfa1da0b60b4525da285032}\label{group___c_m_s_i_s___c_m3___core_debug_gafa7a9ee34dfa1da0b60b4525da285032} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CPUID}

Offset\+: 0x00 CPU ID Base Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaf2ad94ac83e5d40fc6e34884bc1bec5f}\label{group___c_m_s_i_s___c_m3___core_debug_gaf2ad94ac83e5d40fc6e34884bc1bec5f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+CTRL}

Offset\+: 0x00 Sys\+Tick Control and Status Register \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab8f4bb076402b61f7be6308075a789c9}\label{group___c_m_s_i_s___c_m3___core_debug_gab8f4bb076402b61f7be6308075a789c9} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DCRDR}

Offset\+: 0x08 Debug Core Register Data Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gafefa84bce7497652353a1b76d405d983}\label{group___c_m_s_i_s___c_m3___core_debug_gafefa84bce7497652353a1b76d405d983} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DCRSR}

Offset\+: 0x04 Debug Core Register Selector Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga5cdd51dbe3ebb7041880714430edd52d}\label{group___c_m_s_i_s___c_m3___core_debug_ga5cdd51dbe3ebb7041880714430edd52d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DEMCR}

Offset\+: 0x0C Debug Exception and Monitor Control Register \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga586a5225467262b378c0f231ccc77f86}\label{group___c_m_s_i_s___c_m3___core_debug_ga586a5225467262b378c0f231ccc77f86} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!DFR@{DFR}}
\index{DFR@{DFR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+DFR}

Offset\+: 0x48 Debug Feature Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gad7d61d9525fa9162579c3da0b87bff8d}\label{group___c_m_s_i_s___c_m3___core_debug_gad7d61d9525fa9162579c3da0b87bff8d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+DFSR}

Offset\+: 0x30 Debug Fault Status Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga25c14c022c73a725a1736e903431095d}\label{group___c_m_s_i_s___c_m3___core_debug_ga25c14c022c73a725a1736e903431095d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DHCSR}

Offset\+: 0x00 Debug Halting Control and Status Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga7bed53391da4f66d8a2a236a839d4c3d}\label{group___c_m_s_i_s___c_m3___core_debug_ga7bed53391da4f66d8a2a236a839d4c3d} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+HFSR}

Offset\+: 0x2C Hard Fault Status Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga33e917b381e08dabe4aa5eb2881a7c11}\label{group___c_m_s_i_s___c_m3___core_debug_ga33e917b381e08dabe4aa5eb2881a7c11} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!IABR@{IABR}}
\index{IABR@{IABR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+IABR\mbox{[}8\mbox{]}}

Offset\+: 0x200 Interrupt Active bit Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga1965a2e68b61d2e2009621f6949211a5}\label{group___c_m_s_i_s___c_m3___core_debug_ga1965a2e68b61d2e2009621f6949211a5} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ICER@{ICER}}
\index{ICER@{ICER}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICER\mbox{[}8\mbox{]}}

Offset\+: 0x080 Interrupt Clear Enable Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga46241be64208436d35c9a4f8552575c5}\label{group___c_m_s_i_s___c_m3___core_debug_ga46241be64208436d35c9a4f8552575c5} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICPR\mbox{[}8\mbox{]}}

Offset\+: 0x180 Interrupt Clear Pending Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga3e66570ab689d28aebefa7e84e85dc4a}\label{group___c_m_s_i_s___c_m3___core_debug_ga3e66570ab689d28aebefa7e84e85dc4a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ICSR}

Offset\+: 0x04 Interrupt Control State Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga2b10f6d37363a6b798ac97f4c4db1e63}\label{group___c_m_s_i_s___c_m3___core_debug_ga2b10f6d37363a6b798ac97f4c4db1e63} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICTR}{ICTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t Interrupt\+Type\+\_\+\+Type\+::\+ICTR}

Offset\+: 0x04 Interrupt Control Type Register \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}\label{group___c_m_s_i_s___c_m3___core_debug_gab2e87d8bb0e3ce9b8e0e4a6a6695228a} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IMCR}{IMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IMCR}

Offset\+: ITM Integration Mode Control Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6524789fedb94623822c3e0a47f3d06c}\label{group___c_m_s_i_s___c_m3___core_debug_ga6524789fedb94623822c3e0a47f3d06c} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!IP@{IP}}
\index{IP@{IP}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t NVIC\+\_\+\+Type\+::\+IP\mbox{[}240\mbox{]}}

Offset\+: 0x300 Interrupt Priority Register (8Bit wide) \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae43a66174b8ab182ff595e5f5da9f235}\label{group___c_m_s_i_s___c_m3___core_debug_gae43a66174b8ab182ff595e5f5da9f235} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!IRR@{IRR}}
\index{IRR@{IRR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IRR}{IRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IRR}

Offset\+: ITM Integration Read Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gacee8e458f054aac964268f4fe647ea4f}\label{group___c_m_s_i_s___c_m3___core_debug_gacee8e458f054aac964268f4fe647ea4f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ISAR\mbox{[}5\mbox{]}}

Offset\+: 0x60 ISA Feature Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaf90c80b7c2b48e248780b3781e0df80f}\label{group___c_m_s_i_s___c_m3___core_debug_gaf90c80b7c2b48e248780b3781e0df80f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ISER@{ISER}}
\index{ISER@{ISER}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISER\mbox{[}8\mbox{]}}

Offset\+: 0x000 Interrupt Set Enable Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gacf8e38fc2e97316242ddeb7ea959ab90}\label{group___c_m_s_i_s___c_m3___core_debug_gacf8e38fc2e97316242ddeb7ea959ab90} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISPR\mbox{[}8\mbox{]}}

Offset\+: 0x100 Interrupt Set Pending Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gacf1fe3063cedf11b6e6f7cb0dd7c1a51}\label{group___c_m_s_i_s___c_m3___core_debug_gacf1fe3063cedf11b6e6f7cb0dd7c1a51} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}}
{\footnotesize\ttfamily volatile int ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

variable to receive characters ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaf53499fc94cda629afb2fec858d2ad1c}\label{group___c_m_s_i_s___c_m3___core_debug_gaf53499fc94cda629afb2fec858d2ad1c} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!IWR@{IWR}}
\index{IWR@{IWR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IWR}{IWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IWR}

Offset\+: ITM Integration Write Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga33025af19748bd3ca5cf9d6b14150001}\label{group___c_m_s_i_s___c_m3___core_debug_ga33025af19748bd3ca5cf9d6b14150001} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!LAR@{LAR}}
\index{LAR@{LAR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+LAR}

Offset\+: ITM Lock Access Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae7bc9d3eac1147f3bba8d73a8395644f}\label{group___c_m_s_i_s___c_m3___core_debug_gae7bc9d3eac1147f3bba8d73a8395644f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LOAD}{LOAD}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+LOAD}

Offset\+: 0x04 Sys\+Tick Reload Value Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga56f607260c4175c5f37a28e47ab3d1e5}\label{group___c_m_s_i_s___c_m3___core_debug_ga56f607260c4175c5f37a28e47ab3d1e5} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!LSR@{LSR}}
\index{LSR@{LSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+LSR}

Offset\+: ITM Lock Status Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gac49b24b3f222508464f111772f2c44dd}\label{group___c_m_s_i_s___c_m3___core_debug_gac49b24b3f222508464f111772f2c44dd} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+MMFAR}

Offset\+: 0x34 Mem Manage Address Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaec2f8283d2737c6897188568a4214976}\label{group___c_m_s_i_s___c_m3___core_debug_gaec2f8283d2737c6897188568a4214976} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+MMFR\mbox{[}4\mbox{]}}

Offset\+: 0x50 Memory Model Feature Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga3f51c43f952f3799951d0c54e76b0cb7}\label{group___c_m_s_i_s___c_m3___core_debug_ga3f51c43f952f3799951d0c54e76b0cb7} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PFR@{PFR}}
\index{PFR@{PFR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+PFR\mbox{[}2\mbox{]}}

Offset\+: 0x40 Processor Feature Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab69ade751350a7758affdfe396517535}\label{group___c_m_s_i_s___c_m3___core_debug_gab69ade751350a7758affdfe396517535} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID0@{PID0}}
\index{PID0@{PID0}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID0}

Offset\+: ITM Peripheral Identification Register \#0 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga30e87ec6f93ecc9fe4f135ca8b068990}\label{group___c_m_s_i_s___c_m3___core_debug_ga30e87ec6f93ecc9fe4f135ca8b068990} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID1@{PID1}}
\index{PID1@{PID1}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID1}

Offset\+: ITM Peripheral Identification Register \#1 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae139d2e588bb382573ffcce3625a88cd}\label{group___c_m_s_i_s___c_m3___core_debug_gae139d2e588bb382573ffcce3625a88cd} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID2@{PID2}}
\index{PID2@{PID2}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID2}

Offset\+: ITM Peripheral Identification Register \#2 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaf006ee26c7e61c9a3712a80ac74a6cf3}\label{group___c_m_s_i_s___c_m3___core_debug_gaf006ee26c7e61c9a3712a80ac74a6cf3} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID3@{PID3}}
\index{PID3@{PID3}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID3}

Offset\+: ITM Peripheral Identification Register \#3 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaccfc7de00b0eaba0301e8f4553f70512}\label{group___c_m_s_i_s___c_m3___core_debug_gaccfc7de00b0eaba0301e8f4553f70512} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID4@{PID4}}
\index{PID4@{PID4}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID4}

Offset\+: ITM Peripheral Identification Register \#4 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga9353055ceb7024e07d59248e54502cb9}\label{group___c_m_s_i_s___c_m3___core_debug_ga9353055ceb7024e07d59248e54502cb9} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID5@{PID5}}
\index{PID5@{PID5}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID5}

Offset\+: ITM Peripheral Identification Register \#5 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga755c0ec919e7dbb5f7ff05c8b56a3383}\label{group___c_m_s_i_s___c_m3___core_debug_ga755c0ec919e7dbb5f7ff05c8b56a3383} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID6@{PID6}}
\index{PID6@{PID6}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID6}

Offset\+: ITM Peripheral Identification Register \#6 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaa31ca6bb4b749201321b23d0dbbe0704}\label{group___c_m_s_i_s___c_m3___core_debug_gaa31ca6bb4b749201321b23d0dbbe0704} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PID7@{PID7}}
\index{PID7@{PID7}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID7}

Offset\+: ITM Peripheral Identification Register \#7 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gad080b7a09654c893c9e15a0da412fb9c}\label{group___c_m_s_i_s___c_m3___core_debug_gad080b7a09654c893c9e15a0da412fb9c} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!PORT@{PORT}}
\index{PORT@{PORT}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O union  \{ ... \}  ITM\+\_\+\+Type\+::\+PORT\mbox{[}32\mbox{]}}

Offset\+: 0x00 ITM Stimulus Port Registers ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gabfad14e7b4534d73d329819625d77a16}\label{group___c_m_s_i_s___c_m3___core_debug_gabfad14e7b4534d73d329819625d77a16} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SCR@{SCR}}
\index{SCR@{SCR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+SCR}

Offset\+: 0x10 System Control Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gae9891a59abbe51b0b2067ca507ca212f}\label{group___c_m_s_i_s___c_m3___core_debug_gae9891a59abbe51b0b2067ca507ca212f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+SHCSR}

Offset\+: 0x24 System Handler Control and State Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gaf6336103f8be0cab29de51daed5a65f4}\label{group___c_m_s_i_s___c_m3___core_debug_gaf6336103f8be0cab29de51daed5a65f4} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!SHP@{SHP}}
\index{SHP@{SHP}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SCB\+\_\+\+Type\+::\+SHP\mbox{[}12\mbox{]}}

Offset\+: 0x18 System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0b0d7f3131da89c659a2580249432749}\label{group___c_m_s_i_s___c_m3___core_debug_ga0b0d7f3131da89c659a2580249432749} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!STIR@{STIR}}
\index{STIR@{STIR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+STIR}

Offset\+: 0x\+E00 Software Trigger Interrupt Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga58f169e1aa40a9b8afb6296677c3bb45}\label{group___c_m_s_i_s___c_m3___core_debug_ga58f169e1aa40a9b8afb6296677c3bb45} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!TCR@{TCR}}
\index{TCR@{TCR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TCR}

Offset\+: ITM Trace Control Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga91a040e1b162e1128ac1e852b4a0e589}\label{group___c_m_s_i_s___c_m3___core_debug_ga91a040e1b162e1128ac1e852b4a0e589} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!TER@{TER}}
\index{TER@{TER}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TER}

Offset\+: ITM Trace Enable Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga93b480aac6da620bbb611212186d47fa}\label{group___c_m_s_i_s___c_m3___core_debug_ga93b480aac6da620bbb611212186d47fa} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!TPR@{TPR}}
\index{TPR@{TPR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TPR}

Offset\+: ITM Trace Privilege Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gab559b23985d09b46444f88e448d76784}\label{group___c_m_s_i_s___c_m3___core_debug_gab559b23985d09b46444f88e448d76784} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!u16@{u16}}
\index{u16@{u16}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O uint16\+\_\+t  \{ ... \} \+::u16}

Offset\+: ITM Stimulus Port 16-\/bit ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga12aa4eb4d9dcb589a5d953c836f4e8f4}\label{group___c_m_s_i_s___c_m3___core_debug_ga12aa4eb4d9dcb589a5d953c836f4e8f4} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!u16@{u16}}
\index{u16@{u16}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t ITM\+\_\+\+Type\+::u16}

Offset\+: ITM Stimulus Port 16-\/bit ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga6882fa5af67ef5c5dfb433b3b68939df}\label{group___c_m_s_i_s___c_m3___core_debug_ga6882fa5af67ef5c5dfb433b3b68939df} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!u32@{u32}}
\index{u32@{u32}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ITM\+\_\+\+Type\+::u32}

Offset\+: ITM Stimulus Port 32-\/bit ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga8f64e1f821ef427198b74879e4970eac}\label{group___c_m_s_i_s___c_m3___core_debug_ga8f64e1f821ef427198b74879e4970eac} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!u32@{u32}}
\index{u32@{u32}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O uint32\+\_\+t  \{ ... \} \+::u32}

Offset\+: ITM Stimulus Port 32-\/bit ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_gabea77b06775d325e5f6f46203f582433}\label{group___c_m_s_i_s___c_m3___core_debug_gabea77b06775d325e5f6f46203f582433} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!u8@{u8}}
\index{u8@{u8}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t ITM\+\_\+\+Type\+::u8}

Offset\+: ITM Stimulus Port 8-\/bit ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0ccfde78782d39c9354defeb001d88d0}\label{group___c_m_s_i_s___c_m3___core_debug_ga0ccfde78782d39c9354defeb001d88d0} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!u8@{u8}}
\index{u8@{u8}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O uint8\+\_\+t  \{ ... \} \+::u8}

Offset\+: ITM Stimulus Port 8-\/bit ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0997ff20f11817f8246e8f0edac6f4e4}\label{group___c_m_s_i_s___c_m3___core_debug_ga0997ff20f11817f8246e8f0edac6f4e4} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!VAL@{VAL}}
\index{VAL@{VAL}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VAL}{VAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+VAL}

Offset\+: 0x08 Sys\+Tick Current Value Register ~\newline
 \Hypertarget{group___c_m_s_i_s___c_m3___core_debug_ga0faf96f964931cadfb71cfa54e051f6f}\label{group___c_m_s_i_s___c_m3___core_debug_ga0faf96f964931cadfb71cfa54e051f6f} 
\index{CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!CMSIS CM3 Core Debug@{CMSIS CM3 Core Debug}}
\doxysubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+VTOR}

Offset\+: 0x08 Vector Table Offset Register ~\newline
 \input{group___c_m_s_i_s___c_m3___core___function_interface}
\input{group___c_m_s_i_s___c_m3___core_debug_interface}
