/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [4:0] _04_;
  reg [8:0] _05_;
  wire [15:0] _06_;
  wire [17:0] _07_;
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [15:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [12:0] celloutsig_0_64z;
  wire [6:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_80z;
  wire [6:0] celloutsig_0_82z;
  wire [15:0] celloutsig_0_88z;
  wire [21:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = _00_ ? celloutsig_0_27z : celloutsig_0_3z[4];
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_0z[18] : celloutsig_0_5z[0];
  assign celloutsig_0_69z = celloutsig_0_64z[9] ? celloutsig_0_61z : celloutsig_0_45z[7];
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_5z[0];
  assign celloutsig_1_11z = celloutsig_1_4z[1] ? celloutsig_1_8z : celloutsig_1_6z;
  assign celloutsig_0_22z = celloutsig_0_4z ? _01_ : celloutsig_0_17z[4];
  assign celloutsig_0_30z = celloutsig_0_2z ? celloutsig_0_18z[0] : celloutsig_0_28z;
  assign celloutsig_0_8z = ~(celloutsig_0_4z | celloutsig_0_6z);
  assign celloutsig_1_1z = ~(in_data[156] | celloutsig_1_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_6z | celloutsig_1_3z) & (in_data[183] | celloutsig_1_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_9z[10]) & (celloutsig_0_2z | celloutsig_0_0z[6]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_0z[8]) & (celloutsig_0_0z[18] | celloutsig_0_0z[13]));
  assign celloutsig_0_24z = ~((celloutsig_0_6z | in_data[89]) & (celloutsig_0_1z | celloutsig_0_18z[0]));
  assign celloutsig_0_27z = ~((celloutsig_0_0z[6] | celloutsig_0_12z) & (celloutsig_0_11z | celloutsig_0_0z[19]));
  assign celloutsig_0_31z = ~((celloutsig_0_22z | _02_) & (celloutsig_0_10z | celloutsig_0_8z));
  assign celloutsig_0_42z = celloutsig_0_36z[7] | ~(celloutsig_0_33z);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(in_data[157]);
  assign celloutsig_0_11z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_33z = ~(celloutsig_0_28z ^ celloutsig_0_8z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 5'h00;
    else _04_ <= { _03_[4:1], celloutsig_0_12z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_75z, celloutsig_0_13z, celloutsig_0_53z, celloutsig_0_47z };
  reg [15:0] _29_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _29_ <= 16'h0000;
    else _29_ <= { celloutsig_0_19z[4:1], celloutsig_0_17z };
  assign { _06_[15:8], _00_, _06_[6:4], _03_[4:1] } = _29_;
  reg [17:0] _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 18'h00000;
    else _30_ <= { celloutsig_0_18z[3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z };
  assign { _07_[17:14], _02_, _07_[12:1], _01_ } = _30_;
  assign celloutsig_0_64z = { _04_[4:1], celloutsig_0_59z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_7z } & { _04_, celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_31z };
  assign celloutsig_1_5z = { in_data[185:184], celloutsig_1_3z } & celloutsig_1_4z[6:4];
  assign celloutsig_0_45z = { _06_[15:8], _00_, _06_[6:4], _03_[4:2], celloutsig_0_43z } / { 1'h1, in_data[69:62], celloutsig_0_11z, _04_, celloutsig_0_34z };
  assign celloutsig_0_17z = { celloutsig_0_9z[11:1], celloutsig_0_8z } / { 1'h1, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_34z = { _03_[3:2], celloutsig_0_14z } === celloutsig_0_9z[10:8];
  assign celloutsig_0_46z = celloutsig_0_25z[3:1] === in_data[71:69];
  assign celloutsig_0_75z = { celloutsig_0_45z[9:4], celloutsig_0_43z, celloutsig_0_60z, celloutsig_0_62z, celloutsig_0_62z, celloutsig_0_50z } === { _06_[11:8], _00_, _06_[6:4], _03_[4:2] };
  assign celloutsig_1_9z = celloutsig_1_7z[9:2] === { celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:6] === celloutsig_0_0z[20:18];
  assign celloutsig_0_13z = celloutsig_0_9z[10:4] === in_data[51:45];
  assign celloutsig_1_12z = { celloutsig_1_4z[4], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z } >= { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_0z } >= { in_data[108:107], celloutsig_1_6z };
  assign celloutsig_0_39z = ! { celloutsig_0_29z[2:1], celloutsig_0_30z };
  assign celloutsig_0_57z = ! { celloutsig_0_17z[7:1], celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_1_8z = ! { celloutsig_1_7z[13:4], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_28z = ! { celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_47z = { celloutsig_0_0z[5:4], celloutsig_0_12z, celloutsig_0_29z } % { 1'h1, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_44z, celloutsig_0_38z, celloutsig_0_1z };
  assign celloutsig_0_67z = { celloutsig_0_3z[4:1], celloutsig_0_1z, celloutsig_0_44z, celloutsig_0_15z } % { 1'h1, _06_[9:8], _00_, _06_[6], celloutsig_0_53z, celloutsig_0_7z };
  assign celloutsig_0_80z = { celloutsig_0_33z, celloutsig_0_64z, celloutsig_0_57z } % { 1'h1, celloutsig_0_67z[2], _04_, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_62z, celloutsig_0_6z, celloutsig_0_61z, celloutsig_0_42z, celloutsig_0_38z };
  assign celloutsig_1_4z = in_data[154:147] % { 1'h1, in_data[158:152] };
  assign celloutsig_0_25z = { celloutsig_0_18z[3:1], celloutsig_0_15z } % { 1'h1, _00_, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_82z = { celloutsig_0_64z[10:5], celloutsig_0_10z } % { 1'h1, _05_[0], celloutsig_0_24z, celloutsig_0_48z, celloutsig_0_46z, celloutsig_0_76z, celloutsig_0_62z };
  assign celloutsig_0_19z = { celloutsig_0_0z[21:17], celloutsig_0_10z } % { 1'h1, in_data[79], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_27z } != celloutsig_0_3z[3:1];
  assign celloutsig_0_50z = { celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_39z, celloutsig_0_5z } != celloutsig_0_47z;
  assign celloutsig_0_7z = celloutsig_0_0z[20:18] != { in_data[29:28], celloutsig_0_1z };
  assign celloutsig_0_0z = - in_data[62:41];
  assign celloutsig_0_3z = - { in_data[25:22], celloutsig_0_1z };
  assign celloutsig_0_5z = - celloutsig_0_0z[17:15];
  assign celloutsig_0_89z = - { celloutsig_0_69z, celloutsig_0_69z, celloutsig_0_53z, celloutsig_0_80z, celloutsig_0_10z, celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_48z };
  assign celloutsig_0_26z = - celloutsig_0_18z[4:2];
  assign celloutsig_0_29z = - { celloutsig_0_18z[1:0], celloutsig_0_24z };
  assign celloutsig_0_4z = & celloutsig_0_3z;
  assign celloutsig_0_53z = & { celloutsig_0_41z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_14z };
  assign celloutsig_0_62z = & { celloutsig_0_47z, celloutsig_0_40z, celloutsig_0_0z[11:4] };
  assign celloutsig_1_0z = & in_data[102:100];
  assign celloutsig_1_2z = & in_data[125:121];
  assign celloutsig_1_19z = & { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z[2], celloutsig_1_3z };
  assign celloutsig_0_41z = | celloutsig_0_17z[7:0];
  assign celloutsig_0_43z = | { _04_[4], celloutsig_0_42z, celloutsig_0_33z };
  assign celloutsig_0_48z = | { celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_0_59z = | in_data[29:10];
  assign celloutsig_0_10z = | { celloutsig_0_3z[4:3], celloutsig_0_6z };
  assign celloutsig_0_14z = | { celloutsig_0_3z[4], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_15z = | { celloutsig_0_3z[0], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_16z = | { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_44z = celloutsig_0_3z[0] & celloutsig_0_18z[0];
  assign celloutsig_0_61z = celloutsig_0_11z & celloutsig_0_6z;
  assign celloutsig_1_18z = celloutsig_1_14z & celloutsig_1_0z;
  assign celloutsig_0_76z = ^ celloutsig_0_18z;
  assign celloutsig_0_23z = ^ { _06_[14:8], _00_, _06_[6:4], _03_[4:3], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_40z = { celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_6z } << { celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z[18:12], celloutsig_0_3z } << { in_data[28:24], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_88z = { celloutsig_0_34z, celloutsig_0_64z, celloutsig_0_7z, celloutsig_0_53z } >> { celloutsig_0_82z, _04_, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_0z[21:15], celloutsig_0_12z, celloutsig_0_1z } <<< { _07_[12:5], celloutsig_0_12z };
  assign celloutsig_1_7z = { celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } <<< { celloutsig_1_4z[5:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_5z[1:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z } <<< celloutsig_0_3z;
  assign celloutsig_0_60z = ~((celloutsig_0_11z & celloutsig_0_36z[5]) | celloutsig_0_52z);
  assign _03_[0] = celloutsig_0_12z;
  assign { _06_[7], _06_[3:0] } = { _00_, _03_[4:1] };
  assign { _07_[13], _07_[0] } = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[47:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
