|top_system
clk => clk.IN1
resetn => _.IN1
ser_tx <= system:system.ser_tx
ser_rx => ser_rx.IN1
trap <= system:system.trap


|top_system|system:system
clk => clk.IN5
reset => rst_cnt[0].ACLR
reset => rst_cnt[1].ACLR
reset => rst_cnt[2].ACLR
reset => rst_cnt[3].ACLR
reset => rst_cnt[4].ACLR
reset => rst_cnt[5].ACLR
reset => rst_cnt[6].ACLR
reset => rst_cnt[7].ACLR
reset => rst_cnt[8].ACLR
reset => rst_cnt[9].ACLR
reset => rst_cnt[10].ACLR
ser_tx <= simpleuart:simpleuart.ser_tx
ser_rx => ser_rx.IN1
trap <= picorv32:picorv32_core.trap
resetn_int_sys <= resetn_int.DB_MAX_OUTPUT_PORT_TYPE
s_sel[0] <= iob_native_interconnect:native_interconnect.slave_select
s_sel[1] <= iob_native_interconnect:native_interconnect.slave_select
sys_mem_sel <= mem_sel.DB_MAX_OUTPUT_PORT_TYPE
sys_s_axi_awvalid <= <GND>
sys_s_axi_awready => ~NO_FANOUT~
sys_s_axi_awaddr[0] <= <GND>
sys_s_axi_awaddr[1] <= <GND>
sys_s_axi_awaddr[2] <= <GND>
sys_s_axi_awaddr[3] <= <GND>
sys_s_axi_awaddr[4] <= <GND>
sys_s_axi_awaddr[5] <= <GND>
sys_s_axi_awaddr[6] <= <GND>
sys_s_axi_awaddr[7] <= <GND>
sys_s_axi_awaddr[8] <= <GND>
sys_s_axi_awaddr[9] <= <GND>
sys_s_axi_awaddr[10] <= <GND>
sys_s_axi_awaddr[11] <= <GND>
sys_s_axi_awaddr[12] <= <GND>
sys_s_axi_awaddr[13] <= <GND>
sys_s_axi_awaddr[14] <= <GND>
sys_s_axi_awaddr[15] <= <GND>
sys_s_axi_awaddr[16] <= <GND>
sys_s_axi_awaddr[17] <= <GND>
sys_s_axi_awaddr[18] <= <GND>
sys_s_axi_awaddr[19] <= <GND>
sys_s_axi_awaddr[20] <= <GND>
sys_s_axi_awaddr[21] <= <GND>
sys_s_axi_awaddr[22] <= <GND>
sys_s_axi_awaddr[23] <= <GND>
sys_s_axi_awaddr[24] <= <GND>
sys_s_axi_awaddr[25] <= <GND>
sys_s_axi_awaddr[26] <= <GND>
sys_s_axi_awaddr[27] <= <GND>
sys_s_axi_awaddr[28] <= <GND>
sys_s_axi_awaddr[29] <= <GND>
sys_s_axi_awaddr[30] <= <GND>
sys_s_axi_awaddr[31] <= <GND>
sys_s_axi_wvalid <= <GND>
sys_s_axi_wready => ~NO_FANOUT~
sys_s_axi_wdata[0] <= <GND>
sys_s_axi_wdata[1] <= <GND>
sys_s_axi_wdata[2] <= <GND>
sys_s_axi_wdata[3] <= <GND>
sys_s_axi_wdata[4] <= <GND>
sys_s_axi_wdata[5] <= <GND>
sys_s_axi_wdata[6] <= <GND>
sys_s_axi_wdata[7] <= <GND>
sys_s_axi_wdata[8] <= <GND>
sys_s_axi_wdata[9] <= <GND>
sys_s_axi_wdata[10] <= <GND>
sys_s_axi_wdata[11] <= <GND>
sys_s_axi_wdata[12] <= <GND>
sys_s_axi_wdata[13] <= <GND>
sys_s_axi_wdata[14] <= <GND>
sys_s_axi_wdata[15] <= <GND>
sys_s_axi_wdata[16] <= <GND>
sys_s_axi_wdata[17] <= <GND>
sys_s_axi_wdata[18] <= <GND>
sys_s_axi_wdata[19] <= <GND>
sys_s_axi_wdata[20] <= <GND>
sys_s_axi_wdata[21] <= <GND>
sys_s_axi_wdata[22] <= <GND>
sys_s_axi_wdata[23] <= <GND>
sys_s_axi_wdata[24] <= <GND>
sys_s_axi_wdata[25] <= <GND>
sys_s_axi_wdata[26] <= <GND>
sys_s_axi_wdata[27] <= <GND>
sys_s_axi_wdata[28] <= <GND>
sys_s_axi_wdata[29] <= <GND>
sys_s_axi_wdata[30] <= <GND>
sys_s_axi_wdata[31] <= <GND>
sys_s_axi_wstrb[0] <= <GND>
sys_s_axi_wstrb[1] <= <GND>
sys_s_axi_wstrb[2] <= <GND>
sys_s_axi_wstrb[3] <= <GND>
sys_s_axi_bvalid => ~NO_FANOUT~
sys_s_axi_bready <= <GND>
sys_s_axi_arvalid <= <GND>
sys_s_axi_arready => ~NO_FANOUT~
sys_s_axi_araddr[0] <= <GND>
sys_s_axi_araddr[1] <= <GND>
sys_s_axi_araddr[2] <= <GND>
sys_s_axi_araddr[3] <= <GND>
sys_s_axi_araddr[4] <= <GND>
sys_s_axi_araddr[5] <= <GND>
sys_s_axi_araddr[6] <= <GND>
sys_s_axi_araddr[7] <= <GND>
sys_s_axi_araddr[8] <= <GND>
sys_s_axi_araddr[9] <= <GND>
sys_s_axi_araddr[10] <= <GND>
sys_s_axi_araddr[11] <= <GND>
sys_s_axi_araddr[12] <= <GND>
sys_s_axi_araddr[13] <= <GND>
sys_s_axi_araddr[14] <= <GND>
sys_s_axi_araddr[15] <= <GND>
sys_s_axi_araddr[16] <= <GND>
sys_s_axi_araddr[17] <= <GND>
sys_s_axi_araddr[18] <= <GND>
sys_s_axi_araddr[19] <= <GND>
sys_s_axi_araddr[20] <= <GND>
sys_s_axi_araddr[21] <= <GND>
sys_s_axi_araddr[22] <= <GND>
sys_s_axi_araddr[23] <= <GND>
sys_s_axi_araddr[24] <= <GND>
sys_s_axi_araddr[25] <= <GND>
sys_s_axi_araddr[26] <= <GND>
sys_s_axi_araddr[27] <= <GND>
sys_s_axi_araddr[28] <= <GND>
sys_s_axi_araddr[29] <= <GND>
sys_s_axi_araddr[30] <= <GND>
sys_s_axi_araddr[31] <= <GND>
sys_s_axi_arlen[0] <= <GND>
sys_s_axi_arlen[1] <= <GND>
sys_s_axi_arlen[2] <= <GND>
sys_s_axi_arlen[3] <= <GND>
sys_s_axi_arlen[4] <= <GND>
sys_s_axi_arlen[5] <= <GND>
sys_s_axi_arlen[6] <= <GND>
sys_s_axi_arlen[7] <= <GND>
sys_s_axi_arsize[0] <= <GND>
sys_s_axi_arsize[1] <= <GND>
sys_s_axi_arsize[2] <= <GND>
sys_s_axi_arburst[0] <= <GND>
sys_s_axi_arburst[1] <= <GND>
sys_s_axi_rvalid => ~NO_FANOUT~
sys_s_axi_rready <= <GND>
sys_s_axi_rdata[0] => ~NO_FANOUT~
sys_s_axi_rdata[1] => ~NO_FANOUT~
sys_s_axi_rdata[2] => ~NO_FANOUT~
sys_s_axi_rdata[3] => ~NO_FANOUT~
sys_s_axi_rdata[4] => ~NO_FANOUT~
sys_s_axi_rdata[5] => ~NO_FANOUT~
sys_s_axi_rdata[6] => ~NO_FANOUT~
sys_s_axi_rdata[7] => ~NO_FANOUT~
sys_s_axi_rdata[8] => ~NO_FANOUT~
sys_s_axi_rdata[9] => ~NO_FANOUT~
sys_s_axi_rdata[10] => ~NO_FANOUT~
sys_s_axi_rdata[11] => ~NO_FANOUT~
sys_s_axi_rdata[12] => ~NO_FANOUT~
sys_s_axi_rdata[13] => ~NO_FANOUT~
sys_s_axi_rdata[14] => ~NO_FANOUT~
sys_s_axi_rdata[15] => ~NO_FANOUT~
sys_s_axi_rdata[16] => ~NO_FANOUT~
sys_s_axi_rdata[17] => ~NO_FANOUT~
sys_s_axi_rdata[18] => ~NO_FANOUT~
sys_s_axi_rdata[19] => ~NO_FANOUT~
sys_s_axi_rdata[20] => ~NO_FANOUT~
sys_s_axi_rdata[21] => ~NO_FANOUT~
sys_s_axi_rdata[22] => ~NO_FANOUT~
sys_s_axi_rdata[23] => ~NO_FANOUT~
sys_s_axi_rdata[24] => ~NO_FANOUT~
sys_s_axi_rdata[25] => ~NO_FANOUT~
sys_s_axi_rdata[26] => ~NO_FANOUT~
sys_s_axi_rdata[27] => ~NO_FANOUT~
sys_s_axi_rdata[28] => ~NO_FANOUT~
sys_s_axi_rdata[29] => ~NO_FANOUT~
sys_s_axi_rdata[30] => ~NO_FANOUT~
sys_s_axi_rdata[31] => ~NO_FANOUT~
sys_s_axi_rlast => ~NO_FANOUT~


|top_system|system:system|picorv32:picorv32_core
clk => cpuregs.we_a.CLK
clk => cpuregs.waddr_a[4].CLK
clk => cpuregs.waddr_a[3].CLK
clk => cpuregs.waddr_a[2].CLK
clk => cpuregs.waddr_a[1].CLK
clk => cpuregs.waddr_a[0].CLK
clk => cpuregs.data_a[31].CLK
clk => cpuregs.data_a[30].CLK
clk => cpuregs.data_a[29].CLK
clk => cpuregs.data_a[28].CLK
clk => cpuregs.data_a[27].CLK
clk => cpuregs.data_a[26].CLK
clk => cpuregs.data_a[25].CLK
clk => cpuregs.data_a[24].CLK
clk => cpuregs.data_a[23].CLK
clk => cpuregs.data_a[22].CLK
clk => cpuregs.data_a[21].CLK
clk => cpuregs.data_a[20].CLK
clk => cpuregs.data_a[19].CLK
clk => cpuregs.data_a[18].CLK
clk => cpuregs.data_a[17].CLK
clk => cpuregs.data_a[16].CLK
clk => cpuregs.data_a[15].CLK
clk => cpuregs.data_a[14].CLK
clk => cpuregs.data_a[13].CLK
clk => cpuregs.data_a[12].CLK
clk => cpuregs.data_a[11].CLK
clk => cpuregs.data_a[10].CLK
clk => cpuregs.data_a[9].CLK
clk => cpuregs.data_a[8].CLK
clk => cpuregs.data_a[7].CLK
clk => cpuregs.data_a[6].CLK
clk => cpuregs.data_a[5].CLK
clk => cpuregs.data_a[4].CLK
clk => cpuregs.data_a[3].CLK
clk => cpuregs.data_a[2].CLK
clk => cpuregs.data_a[1].CLK
clk => cpuregs.data_a[0].CLK
clk => mem_do_wdata.CLK
clk => mem_do_rdata.CLK
clk => reg_op2[0].CLK
clk => reg_op2[1].CLK
clk => reg_op2[2].CLK
clk => reg_op2[3].CLK
clk => reg_op2[4].CLK
clk => reg_op2[5].CLK
clk => reg_op2[6].CLK
clk => reg_op2[7].CLK
clk => reg_op2[8].CLK
clk => reg_op2[9].CLK
clk => reg_op2[10].CLK
clk => reg_op2[11].CLK
clk => reg_op2[12].CLK
clk => reg_op2[13].CLK
clk => reg_op2[14].CLK
clk => reg_op2[15].CLK
clk => reg_op2[16].CLK
clk => reg_op2[17].CLK
clk => reg_op2[18].CLK
clk => reg_op2[19].CLK
clk => reg_op2[20].CLK
clk => reg_op2[21].CLK
clk => reg_op2[22].CLK
clk => reg_op2[23].CLK
clk => reg_op2[24].CLK
clk => reg_op2[25].CLK
clk => reg_op2[26].CLK
clk => reg_op2[27].CLK
clk => reg_op2[28].CLK
clk => reg_op2[29].CLK
clk => reg_op2[30].CLK
clk => reg_op2[31].CLK
clk => reg_op1[0].CLK
clk => reg_op1[1].CLK
clk => reg_op1[2].CLK
clk => reg_op1[3].CLK
clk => reg_op1[4].CLK
clk => reg_op1[5].CLK
clk => reg_op1[6].CLK
clk => reg_op1[7].CLK
clk => reg_op1[8].CLK
clk => reg_op1[9].CLK
clk => reg_op1[10].CLK
clk => reg_op1[11].CLK
clk => reg_op1[12].CLK
clk => reg_op1[13].CLK
clk => reg_op1[14].CLK
clk => reg_op1[15].CLK
clk => reg_op1[16].CLK
clk => reg_op1[17].CLK
clk => reg_op1[18].CLK
clk => reg_op1[19].CLK
clk => reg_op1[20].CLK
clk => reg_op1[21].CLK
clk => reg_op1[22].CLK
clk => reg_op1[23].CLK
clk => reg_op1[24].CLK
clk => reg_op1[25].CLK
clk => reg_op1[26].CLK
clk => reg_op1[27].CLK
clk => reg_op1[28].CLK
clk => reg_op1[29].CLK
clk => reg_op1[30].CLK
clk => reg_op1[31].CLK
clk => mem_do_prefetch.CLK
clk => latched_compr.CLK
clk => latched_rd[0].CLK
clk => latched_rd[1].CLK
clk => latched_rd[2].CLK
clk => latched_rd[3].CLK
clk => latched_rd[4].CLK
clk => mem_do_rinst.CLK
clk => eoi[0]~reg0.CLK
clk => eoi[1]~reg0.CLK
clk => eoi[2]~reg0.CLK
clk => eoi[3]~reg0.CLK
clk => eoi[4]~reg0.CLK
clk => eoi[5]~reg0.CLK
clk => eoi[6]~reg0.CLK
clk => eoi[7]~reg0.CLK
clk => eoi[8]~reg0.CLK
clk => eoi[9]~reg0.CLK
clk => eoi[10]~reg0.CLK
clk => eoi[11]~reg0.CLK
clk => eoi[12]~reg0.CLK
clk => eoi[13]~reg0.CLK
clk => eoi[14]~reg0.CLK
clk => eoi[15]~reg0.CLK
clk => eoi[16]~reg0.CLK
clk => eoi[17]~reg0.CLK
clk => eoi[18]~reg0.CLK
clk => eoi[19]~reg0.CLK
clk => eoi[20]~reg0.CLK
clk => eoi[21]~reg0.CLK
clk => eoi[22]~reg0.CLK
clk => eoi[23]~reg0.CLK
clk => eoi[24]~reg0.CLK
clk => eoi[25]~reg0.CLK
clk => eoi[26]~reg0.CLK
clk => eoi[27]~reg0.CLK
clk => eoi[28]~reg0.CLK
clk => eoi[29]~reg0.CLK
clk => eoi[30]~reg0.CLK
clk => eoi[31]~reg0.CLK
clk => pcpi_valid~reg0.CLK
clk => latched_is_lh.CLK
clk => latched_is_lu.CLK
clk => latched_branch.CLK
clk => latched_stalu.CLK
clk => latched_store.CLK
clk => count_instr[0].CLK
clk => count_instr[1].CLK
clk => count_instr[2].CLK
clk => count_instr[3].CLK
clk => count_instr[4].CLK
clk => count_instr[5].CLK
clk => count_instr[6].CLK
clk => count_instr[7].CLK
clk => count_instr[8].CLK
clk => count_instr[9].CLK
clk => count_instr[10].CLK
clk => count_instr[11].CLK
clk => count_instr[12].CLK
clk => count_instr[13].CLK
clk => count_instr[14].CLK
clk => count_instr[15].CLK
clk => count_instr[16].CLK
clk => count_instr[17].CLK
clk => count_instr[18].CLK
clk => count_instr[19].CLK
clk => count_instr[20].CLK
clk => count_instr[21].CLK
clk => count_instr[22].CLK
clk => count_instr[23].CLK
clk => count_instr[24].CLK
clk => count_instr[25].CLK
clk => count_instr[26].CLK
clk => count_instr[27].CLK
clk => count_instr[28].CLK
clk => count_instr[29].CLK
clk => count_instr[30].CLK
clk => count_instr[31].CLK
clk => count_instr[32].CLK
clk => count_instr[33].CLK
clk => count_instr[34].CLK
clk => count_instr[35].CLK
clk => count_instr[36].CLK
clk => count_instr[37].CLK
clk => count_instr[38].CLK
clk => count_instr[39].CLK
clk => count_instr[40].CLK
clk => count_instr[41].CLK
clk => count_instr[42].CLK
clk => count_instr[43].CLK
clk => count_instr[44].CLK
clk => count_instr[45].CLK
clk => count_instr[46].CLK
clk => count_instr[47].CLK
clk => count_instr[48].CLK
clk => count_instr[49].CLK
clk => count_instr[50].CLK
clk => count_instr[51].CLK
clk => count_instr[52].CLK
clk => count_instr[53].CLK
clk => count_instr[54].CLK
clk => count_instr[55].CLK
clk => count_instr[56].CLK
clk => count_instr[57].CLK
clk => count_instr[58].CLK
clk => count_instr[59].CLK
clk => count_instr[60].CLK
clk => count_instr[61].CLK
clk => count_instr[62].CLK
clk => count_instr[63].CLK
clk => reg_next_pc[0].CLK
clk => reg_next_pc[1].CLK
clk => reg_next_pc[2].CLK
clk => reg_next_pc[3].CLK
clk => reg_next_pc[4].CLK
clk => reg_next_pc[5].CLK
clk => reg_next_pc[6].CLK
clk => reg_next_pc[7].CLK
clk => reg_next_pc[8].CLK
clk => reg_next_pc[9].CLK
clk => reg_next_pc[10].CLK
clk => reg_next_pc[11].CLK
clk => reg_next_pc[12].CLK
clk => reg_next_pc[13].CLK
clk => reg_next_pc[14].CLK
clk => reg_next_pc[15].CLK
clk => reg_next_pc[16].CLK
clk => reg_next_pc[17].CLK
clk => reg_next_pc[18].CLK
clk => reg_next_pc[19].CLK
clk => reg_next_pc[20].CLK
clk => reg_next_pc[21].CLK
clk => reg_next_pc[22].CLK
clk => reg_next_pc[23].CLK
clk => reg_next_pc[24].CLK
clk => reg_next_pc[25].CLK
clk => reg_next_pc[26].CLK
clk => reg_next_pc[27].CLK
clk => reg_next_pc[28].CLK
clk => reg_next_pc[29].CLK
clk => reg_next_pc[30].CLK
clk => reg_next_pc[31].CLK
clk => reg_pc[0].CLK
clk => reg_pc[1].CLK
clk => reg_pc[2].CLK
clk => reg_pc[3].CLK
clk => reg_pc[4].CLK
clk => reg_pc[5].CLK
clk => reg_pc[6].CLK
clk => reg_pc[7].CLK
clk => reg_pc[8].CLK
clk => reg_pc[9].CLK
clk => reg_pc[10].CLK
clk => reg_pc[11].CLK
clk => reg_pc[12].CLK
clk => reg_pc[13].CLK
clk => reg_pc[14].CLK
clk => reg_pc[15].CLK
clk => reg_pc[16].CLK
clk => reg_pc[17].CLK
clk => reg_pc[18].CLK
clk => reg_pc[19].CLK
clk => reg_pc[20].CLK
clk => reg_pc[21].CLK
clk => reg_pc[22].CLK
clk => reg_pc[23].CLK
clk => reg_pc[24].CLK
clk => reg_pc[25].CLK
clk => reg_pc[26].CLK
clk => reg_pc[27].CLK
clk => reg_pc[28].CLK
clk => reg_pc[29].CLK
clk => reg_pc[30].CLK
clk => reg_pc[31].CLK
clk => trace_data[0]~reg0.CLK
clk => trace_data[1]~reg0.CLK
clk => trace_data[2]~reg0.CLK
clk => trace_data[3]~reg0.CLK
clk => trace_data[4]~reg0.CLK
clk => trace_data[5]~reg0.CLK
clk => trace_data[6]~reg0.CLK
clk => trace_data[7]~reg0.CLK
clk => trace_data[8]~reg0.CLK
clk => trace_data[9]~reg0.CLK
clk => trace_data[10]~reg0.CLK
clk => trace_data[11]~reg0.CLK
clk => trace_data[12]~reg0.CLK
clk => trace_data[13]~reg0.CLK
clk => trace_data[14]~reg0.CLK
clk => trace_data[15]~reg0.CLK
clk => trace_data[16]~reg0.CLK
clk => trace_data[17]~reg0.CLK
clk => trace_data[18]~reg0.CLK
clk => trace_data[19]~reg0.CLK
clk => trace_data[20]~reg0.CLK
clk => trace_data[21]~reg0.CLK
clk => trace_data[22]~reg0.CLK
clk => trace_data[23]~reg0.CLK
clk => trace_data[24]~reg0.CLK
clk => trace_data[25]~reg0.CLK
clk => trace_data[26]~reg0.CLK
clk => trace_data[27]~reg0.CLK
clk => trace_data[28]~reg0.CLK
clk => trace_data[29]~reg0.CLK
clk => trace_data[30]~reg0.CLK
clk => trace_data[31]~reg0.CLK
clk => trace_data[32]~reg0.CLK
clk => trace_data[33]~reg0.CLK
clk => trace_data[34]~reg0.CLK
clk => trace_data[35]~reg0.CLK
clk => trace_valid~reg0.CLK
clk => do_waitirq.CLK
clk => decoder_pseudo_trigger.CLK
clk => decoder_trigger.CLK
clk => count_cycle[0].CLK
clk => count_cycle[1].CLK
clk => count_cycle[2].CLK
clk => count_cycle[3].CLK
clk => count_cycle[4].CLK
clk => count_cycle[5].CLK
clk => count_cycle[6].CLK
clk => count_cycle[7].CLK
clk => count_cycle[8].CLK
clk => count_cycle[9].CLK
clk => count_cycle[10].CLK
clk => count_cycle[11].CLK
clk => count_cycle[12].CLK
clk => count_cycle[13].CLK
clk => count_cycle[14].CLK
clk => count_cycle[15].CLK
clk => count_cycle[16].CLK
clk => count_cycle[17].CLK
clk => count_cycle[18].CLK
clk => count_cycle[19].CLK
clk => count_cycle[20].CLK
clk => count_cycle[21].CLK
clk => count_cycle[22].CLK
clk => count_cycle[23].CLK
clk => count_cycle[24].CLK
clk => count_cycle[25].CLK
clk => count_cycle[26].CLK
clk => count_cycle[27].CLK
clk => count_cycle[28].CLK
clk => count_cycle[29].CLK
clk => count_cycle[30].CLK
clk => count_cycle[31].CLK
clk => count_cycle[32].CLK
clk => count_cycle[33].CLK
clk => count_cycle[34].CLK
clk => count_cycle[35].CLK
clk => count_cycle[36].CLK
clk => count_cycle[37].CLK
clk => count_cycle[38].CLK
clk => count_cycle[39].CLK
clk => count_cycle[40].CLK
clk => count_cycle[41].CLK
clk => count_cycle[42].CLK
clk => count_cycle[43].CLK
clk => count_cycle[44].CLK
clk => count_cycle[45].CLK
clk => count_cycle[46].CLK
clk => count_cycle[47].CLK
clk => count_cycle[48].CLK
clk => count_cycle[49].CLK
clk => count_cycle[50].CLK
clk => count_cycle[51].CLK
clk => count_cycle[52].CLK
clk => count_cycle[53].CLK
clk => count_cycle[54].CLK
clk => count_cycle[55].CLK
clk => count_cycle[56].CLK
clk => count_cycle[57].CLK
clk => count_cycle[58].CLK
clk => count_cycle[59].CLK
clk => count_cycle[60].CLK
clk => count_cycle[61].CLK
clk => count_cycle[62].CLK
clk => count_cycle[63].CLK
clk => alu_out_q[0].CLK
clk => alu_out_q[1].CLK
clk => alu_out_q[2].CLK
clk => alu_out_q[3].CLK
clk => alu_out_q[4].CLK
clk => alu_out_q[5].CLK
clk => alu_out_q[6].CLK
clk => alu_out_q[7].CLK
clk => alu_out_q[8].CLK
clk => alu_out_q[9].CLK
clk => alu_out_q[10].CLK
clk => alu_out_q[11].CLK
clk => alu_out_q[12].CLK
clk => alu_out_q[13].CLK
clk => alu_out_q[14].CLK
clk => alu_out_q[15].CLK
clk => alu_out_q[16].CLK
clk => alu_out_q[17].CLK
clk => alu_out_q[18].CLK
clk => alu_out_q[19].CLK
clk => alu_out_q[20].CLK
clk => alu_out_q[21].CLK
clk => alu_out_q[22].CLK
clk => alu_out_q[23].CLK
clk => alu_out_q[24].CLK
clk => alu_out_q[25].CLK
clk => alu_out_q[26].CLK
clk => alu_out_q[27].CLK
clk => alu_out_q[28].CLK
clk => alu_out_q[29].CLK
clk => alu_out_q[30].CLK
clk => alu_out_q[31].CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => reg_sh[0].CLK
clk => reg_sh[1].CLK
clk => reg_sh[2].CLK
clk => reg_sh[3].CLK
clk => reg_sh[4].CLK
clk => trap~reg0.CLK
clk => decoded_imm[0].CLK
clk => decoded_imm[1].CLK
clk => decoded_imm[2].CLK
clk => decoded_imm[3].CLK
clk => decoded_imm[4].CLK
clk => decoded_imm[5].CLK
clk => decoded_imm[6].CLK
clk => decoded_imm[7].CLK
clk => decoded_imm[8].CLK
clk => decoded_imm[9].CLK
clk => decoded_imm[10].CLK
clk => decoded_imm[11].CLK
clk => decoded_imm[12].CLK
clk => decoded_imm[13].CLK
clk => decoded_imm[14].CLK
clk => decoded_imm[15].CLK
clk => decoded_imm[16].CLK
clk => decoded_imm[17].CLK
clk => decoded_imm[18].CLK
clk => decoded_imm[19].CLK
clk => decoded_imm[20].CLK
clk => decoded_imm[21].CLK
clk => decoded_imm[22].CLK
clk => decoded_imm[23].CLK
clk => decoded_imm[24].CLK
clk => decoded_imm[25].CLK
clk => decoded_imm[26].CLK
clk => decoded_imm[27].CLK
clk => decoded_imm[28].CLK
clk => decoded_imm[29].CLK
clk => decoded_imm[30].CLK
clk => decoded_imm[31].CLK
clk => is_sll_srl_sra.CLK
clk => is_jalr_addi_slti_sltiu_xori_ori_andi.CLK
clk => is_slli_srli_srai.CLK
clk => instr_timer.CLK
clk => instr_maskirq.CLK
clk => instr_setq.CLK
clk => instr_getq.CLK
clk => instr_rdinstrh.CLK
clk => instr_rdinstr.CLK
clk => instr_rdcycleh.CLK
clk => instr_rdcycle.CLK
clk => instr_and.CLK
clk => instr_or.CLK
clk => instr_sra.CLK
clk => instr_srl.CLK
clk => instr_xor.CLK
clk => instr_sltu.CLK
clk => instr_slt.CLK
clk => instr_sll.CLK
clk => instr_sub.CLK
clk => instr_add.CLK
clk => instr_srai.CLK
clk => instr_srli.CLK
clk => instr_slli.CLK
clk => instr_andi.CLK
clk => instr_ori.CLK
clk => instr_xori.CLK
clk => instr_sltiu.CLK
clk => instr_slti.CLK
clk => instr_addi.CLK
clk => instr_sw.CLK
clk => instr_sh.CLK
clk => instr_sb.CLK
clk => instr_lhu.CLK
clk => instr_lbu.CLK
clk => instr_lw.CLK
clk => instr_lh.CLK
clk => instr_lb.CLK
clk => instr_bgeu.CLK
clk => instr_bltu.CLK
clk => instr_bge.CLK
clk => instr_blt.CLK
clk => instr_bne.CLK
clk => instr_beq.CLK
clk => compressed_instr.CLK
clk => decoded_rs2[0].CLK
clk => decoded_rs2[1].CLK
clk => decoded_rs2[2].CLK
clk => decoded_rs2[3].CLK
clk => decoded_rs2[4].CLK
clk => decoded_rs1[0].CLK
clk => decoded_rs1[1].CLK
clk => decoded_rs1[2].CLK
clk => decoded_rs1[3].CLK
clk => decoded_rs1[4].CLK
clk => decoded_rd[0].CLK
clk => decoded_rd[1].CLK
clk => decoded_rd[2].CLK
clk => decoded_rd[3].CLK
clk => decoded_rd[4].CLK
clk => decoded_imm_uj[0].CLK
clk => decoded_imm_uj[1].CLK
clk => decoded_imm_uj[2].CLK
clk => decoded_imm_uj[3].CLK
clk => decoded_imm_uj[4].CLK
clk => decoded_imm_uj[5].CLK
clk => decoded_imm_uj[6].CLK
clk => decoded_imm_uj[7].CLK
clk => decoded_imm_uj[8].CLK
clk => decoded_imm_uj[9].CLK
clk => decoded_imm_uj[10].CLK
clk => decoded_imm_uj[11].CLK
clk => decoded_imm_uj[12].CLK
clk => decoded_imm_uj[13].CLK
clk => decoded_imm_uj[14].CLK
clk => decoded_imm_uj[15].CLK
clk => decoded_imm_uj[16].CLK
clk => decoded_imm_uj[17].CLK
clk => decoded_imm_uj[18].CLK
clk => decoded_imm_uj[19].CLK
clk => decoded_imm_uj[20].CLK
clk => decoded_imm_uj[21].CLK
clk => decoded_imm_uj[22].CLK
clk => decoded_imm_uj[23].CLK
clk => decoded_imm_uj[24].CLK
clk => decoded_imm_uj[25].CLK
clk => decoded_imm_uj[26].CLK
clk => decoded_imm_uj[27].CLK
clk => decoded_imm_uj[28].CLK
clk => decoded_imm_uj[29].CLK
clk => decoded_imm_uj[30].CLK
clk => decoded_imm_uj[31].CLK
clk => is_alu_reg_reg.CLK
clk => is_alu_reg_imm.CLK
clk => is_sb_sh_sw.CLK
clk => is_lb_lh_lw_lbu_lhu.CLK
clk => is_beq_bne_blt_bge_bltu_bgeu.CLK
clk => instr_waitirq.CLK
clk => instr_retirq.CLK
clk => instr_jalr.CLK
clk => instr_jal.CLK
clk => instr_auipc.CLK
clk => instr_lui.CLK
clk => is_compare.CLK
clk => is_lbu_lhu_lw.CLK
clk => is_sltiu_bltu_sltu.CLK
clk => is_slti_blt_slt.CLK
clk => is_lui_auipc_jal_jalr_addi_add_sub.CLK
clk => is_lui_auipc_jal.CLK
clk => mem_instr~reg0.CLK
clk => mem_wdata[0]~reg0.CLK
clk => mem_wdata[1]~reg0.CLK
clk => mem_wdata[2]~reg0.CLK
clk => mem_wdata[3]~reg0.CLK
clk => mem_wdata[4]~reg0.CLK
clk => mem_wdata[5]~reg0.CLK
clk => mem_wdata[6]~reg0.CLK
clk => mem_wdata[7]~reg0.CLK
clk => mem_wdata[8]~reg0.CLK
clk => mem_wdata[9]~reg0.CLK
clk => mem_wdata[10]~reg0.CLK
clk => mem_wdata[11]~reg0.CLK
clk => mem_wdata[12]~reg0.CLK
clk => mem_wdata[13]~reg0.CLK
clk => mem_wdata[14]~reg0.CLK
clk => mem_wdata[15]~reg0.CLK
clk => mem_wdata[16]~reg0.CLK
clk => mem_wdata[17]~reg0.CLK
clk => mem_wdata[18]~reg0.CLK
clk => mem_wdata[19]~reg0.CLK
clk => mem_wdata[20]~reg0.CLK
clk => mem_wdata[21]~reg0.CLK
clk => mem_wdata[22]~reg0.CLK
clk => mem_wdata[23]~reg0.CLK
clk => mem_wdata[24]~reg0.CLK
clk => mem_wdata[25]~reg0.CLK
clk => mem_wdata[26]~reg0.CLK
clk => mem_wdata[27]~reg0.CLK
clk => mem_wdata[28]~reg0.CLK
clk => mem_wdata[29]~reg0.CLK
clk => mem_wdata[30]~reg0.CLK
clk => mem_wdata[31]~reg0.CLK
clk => mem_wstrb[0]~reg0.CLK
clk => mem_wstrb[1]~reg0.CLK
clk => mem_wstrb[2]~reg0.CLK
clk => mem_wstrb[3]~reg0.CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_addr[16]~reg0.CLK
clk => mem_addr[17]~reg0.CLK
clk => mem_addr[18]~reg0.CLK
clk => mem_addr[19]~reg0.CLK
clk => mem_addr[20]~reg0.CLK
clk => mem_addr[21]~reg0.CLK
clk => mem_addr[22]~reg0.CLK
clk => mem_addr[23]~reg0.CLK
clk => mem_addr[24]~reg0.CLK
clk => mem_addr[25]~reg0.CLK
clk => mem_addr[26]~reg0.CLK
clk => mem_addr[27]~reg0.CLK
clk => mem_addr[28]~reg0.CLK
clk => mem_addr[29]~reg0.CLK
clk => mem_addr[30]~reg0.CLK
clk => mem_addr[31]~reg0.CLK
clk => mem_valid~reg0.CLK
clk => mem_state[0].CLK
clk => mem_state[1].CLK
clk => mem_rdata_q[0].CLK
clk => mem_rdata_q[1].CLK
clk => mem_rdata_q[2].CLK
clk => mem_rdata_q[3].CLK
clk => mem_rdata_q[4].CLK
clk => mem_rdata_q[5].CLK
clk => mem_rdata_q[6].CLK
clk => mem_rdata_q[7].CLK
clk => mem_rdata_q[8].CLK
clk => mem_rdata_q[9].CLK
clk => mem_rdata_q[10].CLK
clk => mem_rdata_q[11].CLK
clk => mem_rdata_q[12].CLK
clk => mem_rdata_q[13].CLK
clk => mem_rdata_q[14].CLK
clk => mem_rdata_q[15].CLK
clk => mem_rdata_q[16].CLK
clk => mem_rdata_q[17].CLK
clk => mem_rdata_q[18].CLK
clk => mem_rdata_q[19].CLK
clk => mem_rdata_q[20].CLK
clk => mem_rdata_q[21].CLK
clk => mem_rdata_q[22].CLK
clk => mem_rdata_q[23].CLK
clk => mem_rdata_q[24].CLK
clk => mem_rdata_q[25].CLK
clk => mem_rdata_q[26].CLK
clk => mem_rdata_q[27].CLK
clk => mem_rdata_q[28].CLK
clk => mem_rdata_q[29].CLK
clk => mem_rdata_q[30].CLK
clk => mem_rdata_q[31].CLK
clk => mem_wordsize~1.DATAIN
clk => cpu_state~8.DATAIN
clk => cpuregs.CLK0
resetn => comb.IN1
resetn => mem_la_write.IN1
resetn => mem_la_read.IN1
resetn => always16.IN1
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => always18.IN1
resetn => always18.IN1
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => latched_store.OUTPUTSELECT
resetn => latched_stalu.OUTPUTSELECT
resetn => latched_branch.OUTPUTSELECT
resetn => latched_is_lu.OUTPUTSELECT
resetn => latched_is_lh.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => trap.OUTPUTSELECT
resetn => mem_do_rinst.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_do_prefetch.OUTPUTSELECT
resetn => decoder_trigger.OUTPUTSELECT
resetn => set_mem_do_rinst.OUTPUTSELECT
resetn => set_mem_do_wdata.OUTPUTSELECT
resetn => decoder_pseudo_trigger.OUTPUTSELECT
resetn => set_mem_do_rdata.OUTPUTSELECT
resetn => always5.IN0
resetn => always5.IN1
resetn => mem_state.OUTPUTSELECT
resetn => mem_state.OUTPUTSELECT
resetn => is_beq_bne_blt_bge_bltu_bgeu.OUTPUTSELECT
resetn => is_compare.OUTPUTSELECT
resetn => instr_beq.OUTPUTSELECT
resetn => instr_bne.OUTPUTSELECT
resetn => instr_blt.OUTPUTSELECT
resetn => instr_bge.OUTPUTSELECT
resetn => instr_bltu.OUTPUTSELECT
resetn => instr_bgeu.OUTPUTSELECT
resetn => instr_addi.OUTPUTSELECT
resetn => instr_slti.OUTPUTSELECT
resetn => instr_sltiu.OUTPUTSELECT
resetn => instr_xori.OUTPUTSELECT
resetn => instr_ori.OUTPUTSELECT
resetn => instr_andi.OUTPUTSELECT
resetn => instr_add.OUTPUTSELECT
resetn => instr_sub.OUTPUTSELECT
resetn => instr_sll.OUTPUTSELECT
resetn => instr_slt.OUTPUTSELECT
resetn => instr_sltu.OUTPUTSELECT
resetn => instr_xor.OUTPUTSELECT
resetn => instr_srl.OUTPUTSELECT
resetn => instr_sra.OUTPUTSELECT
resetn => instr_or.OUTPUTSELECT
resetn => instr_and.OUTPUTSELECT
resetn => always18.IN1
resetn => pcpi_valid~reg0.ENA
resetn => eoi[31]~reg0.ENA
resetn => eoi[30]~reg0.ENA
resetn => eoi[29]~reg0.ENA
resetn => eoi[28]~reg0.ENA
resetn => eoi[27]~reg0.ENA
resetn => eoi[26]~reg0.ENA
resetn => eoi[25]~reg0.ENA
resetn => eoi[24]~reg0.ENA
resetn => eoi[23]~reg0.ENA
resetn => eoi[22]~reg0.ENA
resetn => eoi[21]~reg0.ENA
resetn => eoi[20]~reg0.ENA
resetn => eoi[19]~reg0.ENA
resetn => eoi[18]~reg0.ENA
resetn => eoi[17]~reg0.ENA
resetn => eoi[16]~reg0.ENA
resetn => eoi[15]~reg0.ENA
resetn => eoi[14]~reg0.ENA
resetn => eoi[13]~reg0.ENA
resetn => eoi[12]~reg0.ENA
resetn => eoi[11]~reg0.ENA
resetn => eoi[10]~reg0.ENA
resetn => eoi[9]~reg0.ENA
resetn => eoi[8]~reg0.ENA
resetn => eoi[7]~reg0.ENA
resetn => eoi[6]~reg0.ENA
resetn => eoi[5]~reg0.ENA
resetn => eoi[4]~reg0.ENA
resetn => eoi[3]~reg0.ENA
resetn => eoi[2]~reg0.ENA
resetn => eoi[1]~reg0.ENA
resetn => eoi[0]~reg0.ENA
resetn => latched_rd[4].ENA
resetn => latched_rd[3].ENA
resetn => latched_rd[2].ENA
resetn => latched_rd[1].ENA
resetn => latched_rd[0].ENA
resetn => latched_compr.ENA
resetn => reg_op1[31].ENA
resetn => reg_op1[30].ENA
resetn => reg_op1[29].ENA
resetn => reg_op1[28].ENA
resetn => reg_op1[27].ENA
resetn => reg_op1[26].ENA
resetn => reg_op1[25].ENA
resetn => reg_op1[24].ENA
resetn => reg_op1[23].ENA
resetn => reg_op1[22].ENA
resetn => reg_op1[21].ENA
resetn => reg_op1[20].ENA
resetn => reg_op1[19].ENA
resetn => reg_op1[18].ENA
resetn => reg_op1[17].ENA
resetn => reg_op1[16].ENA
resetn => reg_op1[15].ENA
resetn => reg_op1[14].ENA
resetn => reg_op1[13].ENA
resetn => reg_op1[12].ENA
resetn => reg_op1[11].ENA
resetn => reg_op1[10].ENA
resetn => reg_op1[9].ENA
resetn => reg_op1[8].ENA
resetn => reg_op1[7].ENA
resetn => reg_op1[6].ENA
resetn => reg_op1[5].ENA
resetn => reg_op1[4].ENA
resetn => reg_op1[3].ENA
resetn => reg_op1[2].ENA
resetn => reg_op1[1].ENA
resetn => reg_op1[0].ENA
resetn => reg_op2[31].ENA
resetn => reg_op2[30].ENA
resetn => reg_op2[29].ENA
resetn => reg_op2[28].ENA
resetn => reg_op2[27].ENA
resetn => reg_op2[26].ENA
resetn => reg_op2[25].ENA
resetn => reg_op2[24].ENA
resetn => reg_op2[23].ENA
resetn => reg_op2[22].ENA
resetn => reg_op2[21].ENA
resetn => reg_op2[20].ENA
resetn => reg_op2[19].ENA
resetn => reg_op2[18].ENA
resetn => reg_op2[17].ENA
resetn => reg_op2[16].ENA
resetn => reg_op2[15].ENA
resetn => reg_op2[14].ENA
resetn => reg_op2[13].ENA
resetn => reg_op2[12].ENA
resetn => reg_op2[11].ENA
resetn => reg_op2[10].ENA
resetn => reg_op2[9].ENA
resetn => reg_op2[8].ENA
resetn => reg_op2[7].ENA
resetn => reg_op2[6].ENA
resetn => reg_op2[5].ENA
resetn => reg_op2[4].ENA
resetn => reg_op2[3].ENA
resetn => reg_op2[2].ENA
resetn => reg_op2[1].ENA
resetn => reg_op2[0].ENA
trap <= trap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_valid <= mem_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_instr <= mem_instr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_xfer.IN1
mem_ready => always5.IN1
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[0] <= mem_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[1] <= mem_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[2] <= mem_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[3] <= mem_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => mem_rdata_word.DATAA
mem_rdata[0] => Mux7.IN3
mem_rdata[0] => Selector27.IN2
mem_rdata[0] => mem_rdata_latched_noshuffle[0].DATAB
mem_rdata[1] => mem_rdata_word.DATAA
mem_rdata[1] => Mux6.IN3
mem_rdata[1] => Selector26.IN2
mem_rdata[1] => mem_rdata_latched_noshuffle[1].DATAB
mem_rdata[2] => mem_rdata_word.DATAA
mem_rdata[2] => Mux5.IN3
mem_rdata[2] => Selector25.IN2
mem_rdata[2] => mem_rdata_latched_noshuffle[2].DATAB
mem_rdata[3] => mem_rdata_word.DATAA
mem_rdata[3] => Mux4.IN3
mem_rdata[3] => Selector24.IN2
mem_rdata[3] => mem_rdata_latched_noshuffle[3].DATAB
mem_rdata[4] => mem_rdata_word.DATAA
mem_rdata[4] => Mux3.IN3
mem_rdata[4] => Selector23.IN2
mem_rdata[4] => mem_rdata_latched_noshuffle[4].DATAB
mem_rdata[5] => mem_rdata_word.DATAA
mem_rdata[5] => Mux2.IN3
mem_rdata[5] => Selector22.IN2
mem_rdata[5] => mem_rdata_latched_noshuffle[5].DATAB
mem_rdata[6] => mem_rdata_word.DATAA
mem_rdata[6] => Mux1.IN3
mem_rdata[6] => Selector21.IN2
mem_rdata[6] => mem_rdata_latched_noshuffle[6].DATAB
mem_rdata[7] => mem_rdata_word.DATAA
mem_rdata[7] => Mux0.IN3
mem_rdata[7] => Selector20.IN2
mem_rdata[7] => mem_rdata_latched_noshuffle[7].DATAB
mem_rdata[8] => mem_rdata_word.DATAA
mem_rdata[8] => Mux7.IN2
mem_rdata[8] => Selector19.IN2
mem_rdata[8] => mem_rdata_latched_noshuffle[8].DATAB
mem_rdata[9] => mem_rdata_word.DATAA
mem_rdata[9] => Mux6.IN2
mem_rdata[9] => Selector18.IN2
mem_rdata[9] => mem_rdata_latched_noshuffle[9].DATAB
mem_rdata[10] => mem_rdata_word.DATAA
mem_rdata[10] => Mux5.IN2
mem_rdata[10] => Selector17.IN2
mem_rdata[10] => mem_rdata_latched_noshuffle[10].DATAB
mem_rdata[11] => mem_rdata_word.DATAA
mem_rdata[11] => Mux4.IN2
mem_rdata[11] => Selector16.IN2
mem_rdata[11] => mem_rdata_latched_noshuffle[11].DATAB
mem_rdata[12] => mem_rdata_word.DATAA
mem_rdata[12] => Mux3.IN2
mem_rdata[12] => Selector15.IN2
mem_rdata[12] => mem_rdata_latched_noshuffle[12].DATAB
mem_rdata[13] => mem_rdata_word.DATAA
mem_rdata[13] => Mux2.IN2
mem_rdata[13] => Selector14.IN2
mem_rdata[13] => mem_rdata_latched_noshuffle[13].DATAB
mem_rdata[14] => mem_rdata_word.DATAA
mem_rdata[14] => Mux1.IN2
mem_rdata[14] => Selector13.IN2
mem_rdata[14] => mem_rdata_latched_noshuffle[14].DATAB
mem_rdata[15] => mem_rdata_word.DATAA
mem_rdata[15] => Mux0.IN2
mem_rdata[15] => Selector12.IN2
mem_rdata[15] => mem_rdata_latched_noshuffle[15].DATAB
mem_rdata[16] => mem_rdata_word.DATAB
mem_rdata[16] => Mux7.IN1
mem_rdata[16] => mem_rdata_word[16].DATAB
mem_rdata[16] => mem_rdata_latched_noshuffle[16].DATAB
mem_rdata[17] => mem_rdata_word.DATAB
mem_rdata[17] => Mux6.IN1
mem_rdata[17] => mem_rdata_word[17].DATAB
mem_rdata[17] => mem_rdata_latched_noshuffle[17].DATAB
mem_rdata[18] => mem_rdata_word.DATAB
mem_rdata[18] => Mux5.IN1
mem_rdata[18] => mem_rdata_word[18].DATAB
mem_rdata[18] => mem_rdata_latched_noshuffle[18].DATAB
mem_rdata[19] => mem_rdata_word.DATAB
mem_rdata[19] => Mux4.IN1
mem_rdata[19] => mem_rdata_word[19].DATAB
mem_rdata[19] => mem_rdata_latched_noshuffle[19].DATAB
mem_rdata[20] => mem_rdata_word.DATAB
mem_rdata[20] => Mux3.IN1
mem_rdata[20] => mem_rdata_word[20].DATAB
mem_rdata[20] => mem_rdata_latched_noshuffle[20].DATAB
mem_rdata[21] => mem_rdata_word.DATAB
mem_rdata[21] => Mux2.IN1
mem_rdata[21] => mem_rdata_word[21].DATAB
mem_rdata[21] => mem_rdata_latched_noshuffle[21].DATAB
mem_rdata[22] => mem_rdata_word.DATAB
mem_rdata[22] => Mux1.IN1
mem_rdata[22] => mem_rdata_word[22].DATAB
mem_rdata[22] => mem_rdata_latched_noshuffle[22].DATAB
mem_rdata[23] => mem_rdata_word.DATAB
mem_rdata[23] => Mux0.IN1
mem_rdata[23] => mem_rdata_word[23].DATAB
mem_rdata[23] => mem_rdata_latched_noshuffle[23].DATAB
mem_rdata[24] => mem_rdata_word.DATAB
mem_rdata[24] => Mux7.IN0
mem_rdata[24] => mem_rdata_word[24].DATAB
mem_rdata[24] => mem_rdata_latched_noshuffle[24].DATAB
mem_rdata[25] => mem_rdata_word.DATAB
mem_rdata[25] => Mux6.IN0
mem_rdata[25] => mem_rdata_word[25].DATAB
mem_rdata[25] => mem_rdata_latched_noshuffle[25].DATAB
mem_rdata[26] => mem_rdata_word.DATAB
mem_rdata[26] => Mux5.IN0
mem_rdata[26] => mem_rdata_word[26].DATAB
mem_rdata[26] => mem_rdata_latched_noshuffle[26].DATAB
mem_rdata[27] => mem_rdata_word.DATAB
mem_rdata[27] => Mux4.IN0
mem_rdata[27] => mem_rdata_word[27].DATAB
mem_rdata[27] => mem_rdata_latched_noshuffle[27].DATAB
mem_rdata[28] => mem_rdata_word.DATAB
mem_rdata[28] => Mux3.IN0
mem_rdata[28] => mem_rdata_word[28].DATAB
mem_rdata[28] => mem_rdata_latched_noshuffle[28].DATAB
mem_rdata[29] => mem_rdata_word.DATAB
mem_rdata[29] => Mux2.IN0
mem_rdata[29] => mem_rdata_word[29].DATAB
mem_rdata[29] => mem_rdata_latched_noshuffle[29].DATAB
mem_rdata[30] => mem_rdata_word.DATAB
mem_rdata[30] => Mux1.IN0
mem_rdata[30] => mem_rdata_word[30].DATAB
mem_rdata[30] => mem_rdata_latched_noshuffle[30].DATAB
mem_rdata[31] => mem_rdata_word.DATAB
mem_rdata[31] => Mux0.IN0
mem_rdata[31] => mem_rdata_word[31].DATAB
mem_rdata[31] => mem_rdata_latched_noshuffle[31].DATAB
mem_la_read <= mem_la_read.DB_MAX_OUTPUT_PORT_TYPE
mem_la_write <= mem_la_write.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[0] <= <GND>
mem_la_addr[1] <= <GND>
mem_la_addr[2] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[3] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[4] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[5] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[6] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[7] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[8] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[9] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[10] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[11] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[12] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[13] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[14] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[15] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[16] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[17] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[18] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[19] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[20] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[21] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[22] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[23] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[24] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[25] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[26] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[27] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[28] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[29] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[30] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[31] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[0] <= reg_op2[0].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[1] <= reg_op2[1].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[2] <= reg_op2[2].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[3] <= reg_op2[3].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[4] <= reg_op2[4].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[5] <= reg_op2[5].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[6] <= reg_op2[6].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[7] <= reg_op2[7].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[8] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[9] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[10] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[11] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[12] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[13] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[14] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[15] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[16] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[17] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[18] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[19] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[20] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[21] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[22] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[23] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[0] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[1] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[2] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[3] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= pcpi_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[0] <= <GND>
pcpi_insn[1] <= <GND>
pcpi_insn[2] <= <GND>
pcpi_insn[3] <= <GND>
pcpi_insn[4] <= <GND>
pcpi_insn[5] <= <GND>
pcpi_insn[6] <= <GND>
pcpi_insn[7] <= <GND>
pcpi_insn[8] <= <GND>
pcpi_insn[9] <= <GND>
pcpi_insn[10] <= <GND>
pcpi_insn[11] <= <GND>
pcpi_insn[12] <= <GND>
pcpi_insn[13] <= <GND>
pcpi_insn[14] <= <GND>
pcpi_insn[15] <= <GND>
pcpi_insn[16] <= <GND>
pcpi_insn[17] <= <GND>
pcpi_insn[18] <= <GND>
pcpi_insn[19] <= <GND>
pcpi_insn[20] <= <GND>
pcpi_insn[21] <= <GND>
pcpi_insn[22] <= <GND>
pcpi_insn[23] <= <GND>
pcpi_insn[24] <= <GND>
pcpi_insn[25] <= <GND>
pcpi_insn[26] <= <GND>
pcpi_insn[27] <= <GND>
pcpi_insn[28] <= <GND>
pcpi_insn[29] <= <GND>
pcpi_insn[30] <= <GND>
pcpi_insn[31] <= <GND>
pcpi_rs1[0] <= reg_op1[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[1] <= reg_op1[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[2] <= reg_op1[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[3] <= reg_op1[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[4] <= reg_op1[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[5] <= reg_op1[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[6] <= reg_op1[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[7] <= reg_op1[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[8] <= reg_op1[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[9] <= reg_op1[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[10] <= reg_op1[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[11] <= reg_op1[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[12] <= reg_op1[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[13] <= reg_op1[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[14] <= reg_op1[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[15] <= reg_op1[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[16] <= reg_op1[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[17] <= reg_op1[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[18] <= reg_op1[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[19] <= reg_op1[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[20] <= reg_op1[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[21] <= reg_op1[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[22] <= reg_op1[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[23] <= reg_op1[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[24] <= reg_op1[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[25] <= reg_op1[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[26] <= reg_op1[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[27] <= reg_op1[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[28] <= reg_op1[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[29] <= reg_op1[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[30] <= reg_op1[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[31] <= reg_op1[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[0] <= reg_op2[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[1] <= reg_op2[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[2] <= reg_op2[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[3] <= reg_op2[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[4] <= reg_op2[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[5] <= reg_op2[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[6] <= reg_op2[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[7] <= reg_op2[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[8] <= reg_op2[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[9] <= reg_op2[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[10] <= reg_op2[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[11] <= reg_op2[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[12] <= reg_op2[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[13] <= reg_op2[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[14] <= reg_op2[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[15] <= reg_op2[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[16] <= reg_op2[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[17] <= reg_op2[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[18] <= reg_op2[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[19] <= reg_op2[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[20] <= reg_op2[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[21] <= reg_op2[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[22] <= reg_op2[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[23] <= reg_op2[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[24] <= reg_op2[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[25] <= reg_op2[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[26] <= reg_op2[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[27] <= reg_op2[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[28] <= reg_op2[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[29] <= reg_op2[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[30] <= reg_op2[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[31] <= reg_op2[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_wr => ~NO_FANOUT~
pcpi_rd[0] => ~NO_FANOUT~
pcpi_rd[1] => ~NO_FANOUT~
pcpi_rd[2] => ~NO_FANOUT~
pcpi_rd[3] => ~NO_FANOUT~
pcpi_rd[4] => ~NO_FANOUT~
pcpi_rd[5] => ~NO_FANOUT~
pcpi_rd[6] => ~NO_FANOUT~
pcpi_rd[7] => ~NO_FANOUT~
pcpi_rd[8] => ~NO_FANOUT~
pcpi_rd[9] => ~NO_FANOUT~
pcpi_rd[10] => ~NO_FANOUT~
pcpi_rd[11] => ~NO_FANOUT~
pcpi_rd[12] => ~NO_FANOUT~
pcpi_rd[13] => ~NO_FANOUT~
pcpi_rd[14] => ~NO_FANOUT~
pcpi_rd[15] => ~NO_FANOUT~
pcpi_rd[16] => ~NO_FANOUT~
pcpi_rd[17] => ~NO_FANOUT~
pcpi_rd[18] => ~NO_FANOUT~
pcpi_rd[19] => ~NO_FANOUT~
pcpi_rd[20] => ~NO_FANOUT~
pcpi_rd[21] => ~NO_FANOUT~
pcpi_rd[22] => ~NO_FANOUT~
pcpi_rd[23] => ~NO_FANOUT~
pcpi_rd[24] => ~NO_FANOUT~
pcpi_rd[25] => ~NO_FANOUT~
pcpi_rd[26] => ~NO_FANOUT~
pcpi_rd[27] => ~NO_FANOUT~
pcpi_rd[28] => ~NO_FANOUT~
pcpi_rd[29] => ~NO_FANOUT~
pcpi_rd[30] => ~NO_FANOUT~
pcpi_rd[31] => ~NO_FANOUT~
pcpi_wait => ~NO_FANOUT~
pcpi_ready => ~NO_FANOUT~
irq[0] => ~NO_FANOUT~
irq[1] => ~NO_FANOUT~
irq[2] => ~NO_FANOUT~
irq[3] => ~NO_FANOUT~
irq[4] => ~NO_FANOUT~
irq[5] => ~NO_FANOUT~
irq[6] => ~NO_FANOUT~
irq[7] => ~NO_FANOUT~
irq[8] => ~NO_FANOUT~
irq[9] => ~NO_FANOUT~
irq[10] => ~NO_FANOUT~
irq[11] => ~NO_FANOUT~
irq[12] => ~NO_FANOUT~
irq[13] => ~NO_FANOUT~
irq[14] => ~NO_FANOUT~
irq[15] => ~NO_FANOUT~
irq[16] => ~NO_FANOUT~
irq[17] => ~NO_FANOUT~
irq[18] => ~NO_FANOUT~
irq[19] => ~NO_FANOUT~
irq[20] => ~NO_FANOUT~
irq[21] => ~NO_FANOUT~
irq[22] => ~NO_FANOUT~
irq[23] => ~NO_FANOUT~
irq[24] => ~NO_FANOUT~
irq[25] => ~NO_FANOUT~
irq[26] => ~NO_FANOUT~
irq[27] => ~NO_FANOUT~
irq[28] => ~NO_FANOUT~
irq[29] => ~NO_FANOUT~
irq[30] => ~NO_FANOUT~
irq[31] => ~NO_FANOUT~
eoi[0] <= eoi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[1] <= eoi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[2] <= eoi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[3] <= eoi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[4] <= eoi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[5] <= eoi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[6] <= eoi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[7] <= eoi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[8] <= eoi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[9] <= eoi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[10] <= eoi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[11] <= eoi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[12] <= eoi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[13] <= eoi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[14] <= eoi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[15] <= eoi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[16] <= eoi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[17] <= eoi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[18] <= eoi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[19] <= eoi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[20] <= eoi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[21] <= eoi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[22] <= eoi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[23] <= eoi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[24] <= eoi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[25] <= eoi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[26] <= eoi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[27] <= eoi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[28] <= eoi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[29] <= eoi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[30] <= eoi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[31] <= eoi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_valid <= trace_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[0] <= trace_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[1] <= trace_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[2] <= trace_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[3] <= trace_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[4] <= trace_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[5] <= trace_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[6] <= trace_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[7] <= trace_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[8] <= trace_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[9] <= trace_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[10] <= trace_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[11] <= trace_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[12] <= trace_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[13] <= trace_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[14] <= trace_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[15] <= trace_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[16] <= trace_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[17] <= trace_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[18] <= trace_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[19] <= trace_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[20] <= trace_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[21] <= trace_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[22] <= trace_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[23] <= trace_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[24] <= trace_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[25] <= trace_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[26] <= trace_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[27] <= trace_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[28] <= trace_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[29] <= trace_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[30] <= trace_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[31] <= trace_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[32] <= trace_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[33] <= trace_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[34] <= trace_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[35] <= trace_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|iob_native_interconnect:native_interconnect
slave_select[0] <= iob_native_memory_mapped_decoder:native_mm_dec.s_sel
slave_select[1] <= iob_native_memory_mapped_decoder:native_mm_dec.s_sel
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => s_valid_0.OUTPUTSELECT
mem_select => m_ready.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_addr_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wdata_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => s_wstrb_0.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => m_rdata.OUTPUTSELECT
mem_select => s_valid_0.OUTPUTSELECT
mem_select => m_ready.OUTPUTSELECT
clk => ~NO_FANOUT~
m_addr[0] => m_addr[0].IN1
m_addr[1] => m_addr[1].IN1
m_addr[2] => m_addr[2].IN1
m_addr[3] => m_addr[3].IN1
m_addr[4] => m_addr[4].IN1
m_addr[5] => m_addr[5].IN1
m_addr[6] => m_addr[6].IN1
m_addr[7] => m_addr[7].IN1
m_addr[8] => m_addr[8].IN1
m_addr[9] => m_addr[9].IN1
m_addr[10] => m_addr[10].IN1
m_addr[11] => m_addr[11].IN1
m_addr[12] => m_addr[12].IN1
m_addr[13] => m_addr[13].IN1
m_addr[14] => m_addr[14].IN1
m_addr[15] => m_addr[15].IN1
m_addr[16] => m_addr[16].IN1
m_addr[17] => m_addr[17].IN1
m_addr[18] => m_addr[18].IN1
m_addr[19] => m_addr[19].IN1
m_addr[20] => m_addr[20].IN1
m_addr[21] => m_addr[21].IN1
m_addr[22] => m_addr[22].IN1
m_addr[23] => m_addr[23].IN1
m_addr[24] => m_addr[24].IN1
m_addr[25] => m_addr[25].IN1
m_addr[26] => m_addr[26].IN1
m_addr[27] => m_addr[27].IN1
m_addr[28] => m_addr[28].IN1
m_addr[29] => m_addr[29].IN1
m_addr[30] => m_addr[30].IN1
m_addr[31] => m_addr[31].IN1
m_wdata[0] => s_wdata_0.DATAB
m_wdata[0] => s_wdata_0.DATAA
m_wdata[0] => s_wdata_2.DATAB
m_wdata[0] => s_wdata_3.DATAB
m_wdata[1] => s_wdata_0.DATAB
m_wdata[1] => s_wdata_0.DATAA
m_wdata[1] => s_wdata_2.DATAB
m_wdata[1] => s_wdata_3.DATAB
m_wdata[2] => s_wdata_0.DATAB
m_wdata[2] => s_wdata_0.DATAA
m_wdata[2] => s_wdata_2.DATAB
m_wdata[2] => s_wdata_3.DATAB
m_wdata[3] => s_wdata_0.DATAB
m_wdata[3] => s_wdata_0.DATAA
m_wdata[3] => s_wdata_2.DATAB
m_wdata[3] => s_wdata_3.DATAB
m_wdata[4] => s_wdata_0.DATAB
m_wdata[4] => s_wdata_0.DATAA
m_wdata[4] => s_wdata_2.DATAB
m_wdata[4] => s_wdata_3.DATAB
m_wdata[5] => s_wdata_0.DATAB
m_wdata[5] => s_wdata_0.DATAA
m_wdata[5] => s_wdata_2.DATAB
m_wdata[5] => s_wdata_3.DATAB
m_wdata[6] => s_wdata_0.DATAB
m_wdata[6] => s_wdata_0.DATAA
m_wdata[6] => s_wdata_2.DATAB
m_wdata[6] => s_wdata_3.DATAB
m_wdata[7] => s_wdata_0.DATAB
m_wdata[7] => s_wdata_0.DATAA
m_wdata[7] => s_wdata_2.DATAB
m_wdata[7] => s_wdata_3.DATAB
m_wdata[8] => s_wdata_0.DATAB
m_wdata[8] => s_wdata_0.DATAA
m_wdata[8] => s_wdata_2.DATAB
m_wdata[8] => s_wdata_3.DATAB
m_wdata[9] => s_wdata_0.DATAB
m_wdata[9] => s_wdata_0.DATAA
m_wdata[9] => s_wdata_2.DATAB
m_wdata[9] => s_wdata_3.DATAB
m_wdata[10] => s_wdata_0.DATAB
m_wdata[10] => s_wdata_0.DATAA
m_wdata[10] => s_wdata_2.DATAB
m_wdata[10] => s_wdata_3.DATAB
m_wdata[11] => s_wdata_0.DATAB
m_wdata[11] => s_wdata_0.DATAA
m_wdata[11] => s_wdata_2.DATAB
m_wdata[11] => s_wdata_3.DATAB
m_wdata[12] => s_wdata_0.DATAB
m_wdata[12] => s_wdata_0.DATAA
m_wdata[12] => s_wdata_2.DATAB
m_wdata[12] => s_wdata_3.DATAB
m_wdata[13] => s_wdata_0.DATAB
m_wdata[13] => s_wdata_0.DATAA
m_wdata[13] => s_wdata_2.DATAB
m_wdata[13] => s_wdata_3.DATAB
m_wdata[14] => s_wdata_0.DATAB
m_wdata[14] => s_wdata_0.DATAA
m_wdata[14] => s_wdata_2.DATAB
m_wdata[14] => s_wdata_3.DATAB
m_wdata[15] => s_wdata_0.DATAB
m_wdata[15] => s_wdata_0.DATAA
m_wdata[15] => s_wdata_2.DATAB
m_wdata[15] => s_wdata_3.DATAB
m_wdata[16] => s_wdata_0.DATAB
m_wdata[16] => s_wdata_0.DATAA
m_wdata[16] => s_wdata_2.DATAB
m_wdata[16] => s_wdata_3.DATAB
m_wdata[17] => s_wdata_0.DATAB
m_wdata[17] => s_wdata_0.DATAA
m_wdata[17] => s_wdata_2.DATAB
m_wdata[17] => s_wdata_3.DATAB
m_wdata[18] => s_wdata_0.DATAB
m_wdata[18] => s_wdata_0.DATAA
m_wdata[18] => s_wdata_2.DATAB
m_wdata[18] => s_wdata_3.DATAB
m_wdata[19] => s_wdata_0.DATAB
m_wdata[19] => s_wdata_0.DATAA
m_wdata[19] => s_wdata_2.DATAB
m_wdata[19] => s_wdata_3.DATAB
m_wdata[20] => s_wdata_0.DATAB
m_wdata[20] => s_wdata_0.DATAA
m_wdata[20] => s_wdata_2.DATAB
m_wdata[20] => s_wdata_3.DATAB
m_wdata[21] => s_wdata_0.DATAB
m_wdata[21] => s_wdata_0.DATAA
m_wdata[21] => s_wdata_2.DATAB
m_wdata[21] => s_wdata_3.DATAB
m_wdata[22] => s_wdata_0.DATAB
m_wdata[22] => s_wdata_0.DATAA
m_wdata[22] => s_wdata_2.DATAB
m_wdata[22] => s_wdata_3.DATAB
m_wdata[23] => s_wdata_0.DATAB
m_wdata[23] => s_wdata_0.DATAA
m_wdata[23] => s_wdata_2.DATAB
m_wdata[23] => s_wdata_3.DATAB
m_wdata[24] => s_wdata_0.DATAB
m_wdata[24] => s_wdata_0.DATAA
m_wdata[24] => s_wdata_2.DATAB
m_wdata[24] => s_wdata_3.DATAB
m_wdata[25] => s_wdata_0.DATAB
m_wdata[25] => s_wdata_0.DATAA
m_wdata[25] => s_wdata_2.DATAB
m_wdata[25] => s_wdata_3.DATAB
m_wdata[26] => s_wdata_0.DATAB
m_wdata[26] => s_wdata_0.DATAA
m_wdata[26] => s_wdata_2.DATAB
m_wdata[26] => s_wdata_3.DATAB
m_wdata[27] => s_wdata_0.DATAB
m_wdata[27] => s_wdata_0.DATAA
m_wdata[27] => s_wdata_2.DATAB
m_wdata[27] => s_wdata_3.DATAB
m_wdata[28] => s_wdata_0.DATAB
m_wdata[28] => s_wdata_0.DATAA
m_wdata[28] => s_wdata_2.DATAB
m_wdata[28] => s_wdata_3.DATAB
m_wdata[29] => s_wdata_0.DATAB
m_wdata[29] => s_wdata_0.DATAA
m_wdata[29] => s_wdata_2.DATAB
m_wdata[29] => s_wdata_3.DATAB
m_wdata[30] => s_wdata_0.DATAB
m_wdata[30] => s_wdata_0.DATAA
m_wdata[30] => s_wdata_2.DATAB
m_wdata[30] => s_wdata_3.DATAB
m_wdata[31] => s_wdata_0.DATAB
m_wdata[31] => s_wdata_0.DATAA
m_wdata[31] => s_wdata_2.DATAB
m_wdata[31] => s_wdata_3.DATAB
m_wstrb[0] => s_wstrb_0.DATAB
m_wstrb[0] => s_wstrb_0.DATAA
m_wstrb[0] => s_wstrb_2.DATAB
m_wstrb[0] => s_wstrb_3.DATAB
m_wstrb[1] => s_wstrb_0.DATAB
m_wstrb[1] => s_wstrb_0.DATAA
m_wstrb[1] => s_wstrb_2.DATAB
m_wstrb[1] => s_wstrb_3.DATAB
m_wstrb[2] => s_wstrb_0.DATAB
m_wstrb[2] => s_wstrb_0.DATAA
m_wstrb[2] => s_wstrb_2.DATAB
m_wstrb[2] => s_wstrb_3.DATAB
m_wstrb[3] => s_wstrb_0.DATAB
m_wstrb[3] => s_wstrb_0.DATAA
m_wstrb[3] => s_wstrb_2.DATAB
m_wstrb[3] => s_wstrb_3.DATAB
m_rdata[0] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[1] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[2] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[3] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[4] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[5] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[6] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[7] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[8] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[9] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[10] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[11] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[12] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[13] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[14] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[15] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[16] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[17] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[18] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[19] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[20] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[21] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[22] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[23] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[24] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[25] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[26] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[27] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[28] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[29] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[30] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
m_rdata[31] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
m_valid => s_valid_0.DATAB
m_valid => s_valid_0.DATAA
m_valid => s_valid_2.DATAB
m_valid => s_valid_3.DATAB
m_ready <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s_addr_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_0[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_0[0] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_0[1] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_0[2] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_0[3] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
s_rdata_0[0] => m_rdata.DATAB
s_rdata_0[0] => m_rdata.DATAA
s_rdata_0[1] => m_rdata.DATAB
s_rdata_0[1] => m_rdata.DATAA
s_rdata_0[2] => m_rdata.DATAB
s_rdata_0[2] => m_rdata.DATAA
s_rdata_0[3] => m_rdata.DATAB
s_rdata_0[3] => m_rdata.DATAA
s_rdata_0[4] => m_rdata.DATAB
s_rdata_0[4] => m_rdata.DATAA
s_rdata_0[5] => m_rdata.DATAB
s_rdata_0[5] => m_rdata.DATAA
s_rdata_0[6] => m_rdata.DATAB
s_rdata_0[6] => m_rdata.DATAA
s_rdata_0[7] => m_rdata.DATAB
s_rdata_0[7] => m_rdata.DATAA
s_rdata_0[8] => m_rdata.DATAB
s_rdata_0[8] => m_rdata.DATAA
s_rdata_0[9] => m_rdata.DATAB
s_rdata_0[9] => m_rdata.DATAA
s_rdata_0[10] => m_rdata.DATAB
s_rdata_0[10] => m_rdata.DATAA
s_rdata_0[11] => m_rdata.DATAB
s_rdata_0[11] => m_rdata.DATAA
s_rdata_0[12] => m_rdata.DATAB
s_rdata_0[12] => m_rdata.DATAA
s_rdata_0[13] => m_rdata.DATAB
s_rdata_0[13] => m_rdata.DATAA
s_rdata_0[14] => m_rdata.DATAB
s_rdata_0[14] => m_rdata.DATAA
s_rdata_0[15] => m_rdata.DATAB
s_rdata_0[15] => m_rdata.DATAA
s_rdata_0[16] => m_rdata.DATAB
s_rdata_0[16] => m_rdata.DATAA
s_rdata_0[17] => m_rdata.DATAB
s_rdata_0[17] => m_rdata.DATAA
s_rdata_0[18] => m_rdata.DATAB
s_rdata_0[18] => m_rdata.DATAA
s_rdata_0[19] => m_rdata.DATAB
s_rdata_0[19] => m_rdata.DATAA
s_rdata_0[20] => m_rdata.DATAB
s_rdata_0[20] => m_rdata.DATAA
s_rdata_0[21] => m_rdata.DATAB
s_rdata_0[21] => m_rdata.DATAA
s_rdata_0[22] => m_rdata.DATAB
s_rdata_0[22] => m_rdata.DATAA
s_rdata_0[23] => m_rdata.DATAB
s_rdata_0[23] => m_rdata.DATAA
s_rdata_0[24] => m_rdata.DATAB
s_rdata_0[24] => m_rdata.DATAA
s_rdata_0[25] => m_rdata.DATAB
s_rdata_0[25] => m_rdata.DATAA
s_rdata_0[26] => m_rdata.DATAB
s_rdata_0[26] => m_rdata.DATAA
s_rdata_0[27] => m_rdata.DATAB
s_rdata_0[27] => m_rdata.DATAA
s_rdata_0[28] => m_rdata.DATAB
s_rdata_0[28] => m_rdata.DATAA
s_rdata_0[29] => m_rdata.DATAB
s_rdata_0[29] => m_rdata.DATAA
s_rdata_0[30] => m_rdata.DATAB
s_rdata_0[30] => m_rdata.DATAA
s_rdata_0[31] => m_rdata.DATAB
s_rdata_0[31] => m_rdata.DATAA
s_valid_0 <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
s_ready_0 => m_ready.DATAB
s_ready_0 => m_ready.DATAA
s_addr_1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
s_addr_1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[16] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[17] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[18] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[19] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[20] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[21] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[22] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[23] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[24] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[25] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[26] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[27] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[28] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[29] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[30] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_1[31] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_1[0] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_1[1] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_1[2] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_1[3] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
s_rdata_1[0] => m_rdata.DATAA
s_rdata_1[0] => m_rdata.DATAB
s_rdata_1[1] => m_rdata.DATAA
s_rdata_1[1] => m_rdata.DATAB
s_rdata_1[2] => m_rdata.DATAA
s_rdata_1[2] => m_rdata.DATAB
s_rdata_1[3] => m_rdata.DATAA
s_rdata_1[3] => m_rdata.DATAB
s_rdata_1[4] => m_rdata.DATAA
s_rdata_1[4] => m_rdata.DATAB
s_rdata_1[5] => m_rdata.DATAA
s_rdata_1[5] => m_rdata.DATAB
s_rdata_1[6] => m_rdata.DATAA
s_rdata_1[6] => m_rdata.DATAB
s_rdata_1[7] => m_rdata.DATAA
s_rdata_1[7] => m_rdata.DATAB
s_rdata_1[8] => m_rdata.DATAA
s_rdata_1[8] => m_rdata.DATAB
s_rdata_1[9] => m_rdata.DATAA
s_rdata_1[9] => m_rdata.DATAB
s_rdata_1[10] => m_rdata.DATAA
s_rdata_1[10] => m_rdata.DATAB
s_rdata_1[11] => m_rdata.DATAA
s_rdata_1[11] => m_rdata.DATAB
s_rdata_1[12] => m_rdata.DATAA
s_rdata_1[12] => m_rdata.DATAB
s_rdata_1[13] => m_rdata.DATAA
s_rdata_1[13] => m_rdata.DATAB
s_rdata_1[14] => m_rdata.DATAA
s_rdata_1[14] => m_rdata.DATAB
s_rdata_1[15] => m_rdata.DATAA
s_rdata_1[15] => m_rdata.DATAB
s_rdata_1[16] => m_rdata.DATAA
s_rdata_1[16] => m_rdata.DATAB
s_rdata_1[17] => m_rdata.DATAA
s_rdata_1[17] => m_rdata.DATAB
s_rdata_1[18] => m_rdata.DATAA
s_rdata_1[18] => m_rdata.DATAB
s_rdata_1[19] => m_rdata.DATAA
s_rdata_1[19] => m_rdata.DATAB
s_rdata_1[20] => m_rdata.DATAA
s_rdata_1[20] => m_rdata.DATAB
s_rdata_1[21] => m_rdata.DATAA
s_rdata_1[21] => m_rdata.DATAB
s_rdata_1[22] => m_rdata.DATAA
s_rdata_1[22] => m_rdata.DATAB
s_rdata_1[23] => m_rdata.DATAA
s_rdata_1[23] => m_rdata.DATAB
s_rdata_1[24] => m_rdata.DATAA
s_rdata_1[24] => m_rdata.DATAB
s_rdata_1[25] => m_rdata.DATAA
s_rdata_1[25] => m_rdata.DATAB
s_rdata_1[26] => m_rdata.DATAA
s_rdata_1[26] => m_rdata.DATAB
s_rdata_1[27] => m_rdata.DATAA
s_rdata_1[27] => m_rdata.DATAB
s_rdata_1[28] => m_rdata.DATAA
s_rdata_1[28] => m_rdata.DATAB
s_rdata_1[29] => m_rdata.DATAA
s_rdata_1[29] => m_rdata.DATAB
s_rdata_1[30] => m_rdata.DATAA
s_rdata_1[30] => m_rdata.DATAB
s_rdata_1[31] => m_rdata.DATAA
s_rdata_1[31] => m_rdata.DATAB
s_valid_1 <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
s_ready_1 => m_ready.DATAA
s_ready_1 => m_ready.DATAB
s_addr_2[0] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[1] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[2] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[3] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[4] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[5] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[6] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[7] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[8] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[9] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[10] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[11] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[12] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[13] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[14] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[15] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[16] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[17] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[18] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[19] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[20] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[21] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[22] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[23] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[24] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[25] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[26] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[27] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[28] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[29] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[30] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_addr_2[31] <= s_addr_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[0] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[1] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[2] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[3] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[4] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[5] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[6] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[7] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[8] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[9] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[10] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[11] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[12] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[13] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[14] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[15] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[16] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[17] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[18] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[19] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[20] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[21] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[22] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[23] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[24] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[25] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[26] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[27] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[28] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[29] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[30] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_2[31] <= s_wdata_2.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_2[0] <= s_wstrb_2.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_2[1] <= s_wstrb_2.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_2[2] <= s_wstrb_2.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_2[3] <= s_wstrb_2.DB_MAX_OUTPUT_PORT_TYPE
s_rdata_2[0] => Mux167.IN2
s_rdata_2[1] => Mux166.IN2
s_rdata_2[2] => Mux165.IN2
s_rdata_2[3] => Mux164.IN2
s_rdata_2[4] => Mux163.IN2
s_rdata_2[5] => Mux162.IN2
s_rdata_2[6] => Mux161.IN2
s_rdata_2[7] => Mux160.IN2
s_rdata_2[8] => Mux159.IN2
s_rdata_2[9] => Mux158.IN2
s_rdata_2[10] => Mux157.IN2
s_rdata_2[11] => Mux156.IN2
s_rdata_2[12] => Mux155.IN2
s_rdata_2[13] => Mux154.IN2
s_rdata_2[14] => Mux153.IN2
s_rdata_2[15] => Mux152.IN2
s_rdata_2[16] => Mux151.IN2
s_rdata_2[17] => Mux150.IN2
s_rdata_2[18] => Mux149.IN2
s_rdata_2[19] => Mux148.IN2
s_rdata_2[20] => Mux147.IN2
s_rdata_2[21] => Mux146.IN2
s_rdata_2[22] => Mux145.IN2
s_rdata_2[23] => Mux144.IN2
s_rdata_2[24] => Mux143.IN2
s_rdata_2[25] => Mux142.IN2
s_rdata_2[26] => Mux141.IN2
s_rdata_2[27] => Mux140.IN2
s_rdata_2[28] => Mux139.IN2
s_rdata_2[29] => Mux138.IN2
s_rdata_2[30] => Mux137.IN2
s_rdata_2[31] => Mux136.IN2
s_valid_2 <= s_valid_2.DB_MAX_OUTPUT_PORT_TYPE
s_ready_2 => Mux170.IN2
s_addr_3[0] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[1] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[2] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[3] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[4] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[5] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[6] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[7] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[8] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[9] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[10] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[11] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[12] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[13] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[14] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[15] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[16] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[17] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[18] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[19] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[20] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[21] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[22] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[23] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[24] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[25] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[26] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[27] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[28] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[29] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[30] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_addr_3[31] <= s_addr_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[0] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[1] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[2] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[3] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[4] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[5] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[6] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[7] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[8] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[9] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[10] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[11] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[12] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[13] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[14] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[15] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[16] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[17] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[18] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[19] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[20] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[21] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[22] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[23] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[24] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[25] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[26] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[27] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[28] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[29] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[30] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wdata_3[31] <= s_wdata_3.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_3[0] <= s_wstrb_3.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_3[1] <= s_wstrb_3.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_3[2] <= s_wstrb_3.DB_MAX_OUTPUT_PORT_TYPE
s_wstrb_3[3] <= s_wstrb_3.DB_MAX_OUTPUT_PORT_TYPE
s_rdata_3[0] => Mux167.IN3
s_rdata_3[1] => Mux166.IN3
s_rdata_3[2] => Mux165.IN3
s_rdata_3[3] => Mux164.IN3
s_rdata_3[4] => Mux163.IN3
s_rdata_3[5] => Mux162.IN3
s_rdata_3[6] => Mux161.IN3
s_rdata_3[7] => Mux160.IN3
s_rdata_3[8] => Mux159.IN3
s_rdata_3[9] => Mux158.IN3
s_rdata_3[10] => Mux157.IN3
s_rdata_3[11] => Mux156.IN3
s_rdata_3[12] => Mux155.IN3
s_rdata_3[13] => Mux154.IN3
s_rdata_3[14] => Mux153.IN3
s_rdata_3[15] => Mux152.IN3
s_rdata_3[16] => Mux151.IN3
s_rdata_3[17] => Mux150.IN3
s_rdata_3[18] => Mux149.IN3
s_rdata_3[19] => Mux148.IN3
s_rdata_3[20] => Mux147.IN3
s_rdata_3[21] => Mux146.IN3
s_rdata_3[22] => Mux145.IN3
s_rdata_3[23] => Mux144.IN3
s_rdata_3[24] => Mux143.IN3
s_rdata_3[25] => Mux142.IN3
s_rdata_3[26] => Mux141.IN3
s_rdata_3[27] => Mux140.IN3
s_rdata_3[28] => Mux139.IN3
s_rdata_3[29] => Mux138.IN3
s_rdata_3[30] => Mux137.IN3
s_rdata_3[31] => Mux136.IN3
s_valid_3 <= s_valid_3.DB_MAX_OUTPUT_PORT_TYPE
s_ready_3 => Mux170.IN3


|top_system|system:system|iob_native_interconnect:native_interconnect|iob_native_memory_mapped_decoder:native_mm_dec
mem_addr[0] => LessThan0.IN64
mem_addr[0] => LessThan1.IN64
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN31
mem_addr[0] => Equal2.IN31
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN31
mem_addr[1] => LessThan0.IN63
mem_addr[1] => LessThan1.IN63
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN30
mem_addr[1] => Equal2.IN30
mem_addr[1] => Equal3.IN30
mem_addr[1] => Equal4.IN30
mem_addr[2] => LessThan0.IN62
mem_addr[2] => LessThan1.IN62
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN3
mem_addr[2] => Equal2.IN29
mem_addr[2] => Equal3.IN4
mem_addr[2] => Equal4.IN29
mem_addr[3] => LessThan0.IN61
mem_addr[3] => LessThan1.IN61
mem_addr[3] => Equal0.IN28
mem_addr[3] => Equal1.IN29
mem_addr[3] => Equal2.IN3
mem_addr[3] => Equal3.IN3
mem_addr[3] => Equal4.IN28
mem_addr[4] => LessThan0.IN60
mem_addr[4] => LessThan1.IN60
mem_addr[4] => Equal0.IN27
mem_addr[4] => Equal1.IN28
mem_addr[4] => Equal2.IN28
mem_addr[4] => Equal3.IN29
mem_addr[4] => Equal4.IN3
mem_addr[5] => LessThan0.IN59
mem_addr[5] => LessThan1.IN59
mem_addr[5] => Equal0.IN26
mem_addr[5] => Equal1.IN27
mem_addr[5] => Equal2.IN27
mem_addr[5] => Equal3.IN28
mem_addr[5] => Equal4.IN27
mem_addr[6] => LessThan0.IN58
mem_addr[6] => LessThan1.IN58
mem_addr[6] => Equal0.IN25
mem_addr[6] => Equal1.IN26
mem_addr[6] => Equal2.IN26
mem_addr[6] => Equal3.IN27
mem_addr[6] => Equal4.IN26
mem_addr[7] => LessThan0.IN57
mem_addr[7] => LessThan1.IN57
mem_addr[7] => Equal0.IN24
mem_addr[7] => Equal1.IN25
mem_addr[7] => Equal2.IN25
mem_addr[7] => Equal3.IN26
mem_addr[7] => Equal4.IN25
mem_addr[8] => LessThan0.IN56
mem_addr[8] => LessThan1.IN56
mem_addr[8] => Equal0.IN23
mem_addr[8] => Equal1.IN24
mem_addr[8] => Equal2.IN24
mem_addr[8] => Equal3.IN25
mem_addr[8] => Equal4.IN24
mem_addr[9] => LessThan0.IN55
mem_addr[9] => LessThan1.IN55
mem_addr[9] => Equal0.IN22
mem_addr[9] => Equal1.IN23
mem_addr[9] => Equal2.IN23
mem_addr[9] => Equal3.IN24
mem_addr[9] => Equal4.IN23
mem_addr[10] => LessThan0.IN54
mem_addr[10] => LessThan1.IN54
mem_addr[10] => Equal0.IN21
mem_addr[10] => Equal1.IN22
mem_addr[10] => Equal2.IN22
mem_addr[10] => Equal3.IN23
mem_addr[10] => Equal4.IN22
mem_addr[11] => LessThan0.IN53
mem_addr[11] => LessThan1.IN53
mem_addr[11] => Equal0.IN20
mem_addr[11] => Equal1.IN21
mem_addr[11] => Equal2.IN21
mem_addr[11] => Equal3.IN22
mem_addr[11] => Equal4.IN21
mem_addr[12] => LessThan0.IN52
mem_addr[12] => LessThan1.IN52
mem_addr[12] => Equal0.IN19
mem_addr[12] => Equal1.IN20
mem_addr[12] => Equal2.IN20
mem_addr[12] => Equal3.IN21
mem_addr[12] => Equal4.IN20
mem_addr[13] => LessThan0.IN51
mem_addr[13] => LessThan1.IN51
mem_addr[13] => Equal0.IN18
mem_addr[13] => Equal1.IN19
mem_addr[13] => Equal2.IN19
mem_addr[13] => Equal3.IN20
mem_addr[13] => Equal4.IN19
mem_addr[14] => LessThan0.IN50
mem_addr[14] => LessThan1.IN50
mem_addr[14] => Equal0.IN17
mem_addr[14] => Equal1.IN18
mem_addr[14] => Equal2.IN18
mem_addr[14] => Equal3.IN19
mem_addr[14] => Equal4.IN18
mem_addr[15] => LessThan0.IN49
mem_addr[15] => LessThan1.IN49
mem_addr[15] => Equal0.IN16
mem_addr[15] => Equal1.IN17
mem_addr[15] => Equal2.IN17
mem_addr[15] => Equal3.IN18
mem_addr[15] => Equal4.IN17
mem_addr[16] => LessThan0.IN48
mem_addr[16] => LessThan1.IN48
mem_addr[16] => Equal0.IN15
mem_addr[16] => Equal1.IN16
mem_addr[16] => Equal2.IN16
mem_addr[16] => Equal3.IN17
mem_addr[16] => Equal4.IN16
mem_addr[17] => LessThan0.IN47
mem_addr[17] => LessThan1.IN47
mem_addr[17] => Equal0.IN14
mem_addr[17] => Equal1.IN15
mem_addr[17] => Equal2.IN15
mem_addr[17] => Equal3.IN16
mem_addr[17] => Equal4.IN15
mem_addr[18] => LessThan0.IN46
mem_addr[18] => LessThan1.IN46
mem_addr[18] => Equal0.IN13
mem_addr[18] => Equal1.IN14
mem_addr[18] => Equal2.IN14
mem_addr[18] => Equal3.IN15
mem_addr[18] => Equal4.IN14
mem_addr[19] => LessThan0.IN45
mem_addr[19] => LessThan1.IN45
mem_addr[19] => Equal0.IN12
mem_addr[19] => Equal1.IN13
mem_addr[19] => Equal2.IN13
mem_addr[19] => Equal3.IN14
mem_addr[19] => Equal4.IN13
mem_addr[20] => LessThan0.IN44
mem_addr[20] => LessThan1.IN44
mem_addr[20] => Equal0.IN11
mem_addr[20] => Equal1.IN12
mem_addr[20] => Equal2.IN12
mem_addr[20] => Equal3.IN13
mem_addr[20] => Equal4.IN12
mem_addr[21] => LessThan0.IN43
mem_addr[21] => LessThan1.IN43
mem_addr[21] => Equal0.IN10
mem_addr[21] => Equal1.IN11
mem_addr[21] => Equal2.IN11
mem_addr[21] => Equal3.IN12
mem_addr[21] => Equal4.IN11
mem_addr[22] => LessThan0.IN42
mem_addr[22] => LessThan1.IN42
mem_addr[22] => Equal0.IN9
mem_addr[22] => Equal1.IN10
mem_addr[22] => Equal2.IN10
mem_addr[22] => Equal3.IN11
mem_addr[22] => Equal4.IN10
mem_addr[23] => LessThan0.IN41
mem_addr[23] => LessThan1.IN41
mem_addr[23] => Equal0.IN8
mem_addr[23] => Equal1.IN9
mem_addr[23] => Equal2.IN9
mem_addr[23] => Equal3.IN10
mem_addr[23] => Equal4.IN9
mem_addr[24] => LessThan0.IN40
mem_addr[24] => LessThan1.IN40
mem_addr[24] => Equal0.IN7
mem_addr[24] => Equal1.IN8
mem_addr[24] => Equal2.IN8
mem_addr[24] => Equal3.IN9
mem_addr[24] => Equal4.IN8
mem_addr[25] => LessThan0.IN39
mem_addr[25] => LessThan1.IN39
mem_addr[25] => Equal0.IN6
mem_addr[25] => Equal1.IN7
mem_addr[25] => Equal2.IN7
mem_addr[25] => Equal3.IN8
mem_addr[25] => Equal4.IN7
mem_addr[26] => LessThan0.IN38
mem_addr[26] => LessThan1.IN38
mem_addr[26] => Equal0.IN5
mem_addr[26] => Equal1.IN6
mem_addr[26] => Equal2.IN6
mem_addr[26] => Equal3.IN7
mem_addr[26] => Equal4.IN6
mem_addr[27] => LessThan0.IN37
mem_addr[27] => LessThan1.IN37
mem_addr[27] => Equal0.IN4
mem_addr[27] => Equal1.IN5
mem_addr[27] => Equal2.IN5
mem_addr[27] => Equal3.IN6
mem_addr[27] => Equal4.IN5
mem_addr[28] => LessThan0.IN36
mem_addr[28] => LessThan1.IN36
mem_addr[28] => Equal0.IN2
mem_addr[28] => Equal1.IN2
mem_addr[28] => Equal2.IN2
mem_addr[28] => Equal3.IN2
mem_addr[28] => Equal4.IN2
mem_addr[29] => LessThan0.IN35
mem_addr[29] => LessThan1.IN35
mem_addr[29] => Equal0.IN1
mem_addr[29] => Equal1.IN1
mem_addr[29] => Equal2.IN1
mem_addr[29] => Equal3.IN1
mem_addr[29] => Equal4.IN1
mem_addr[30] => LessThan0.IN34
mem_addr[30] => LessThan1.IN34
mem_addr[30] => Equal0.IN0
mem_addr[30] => Equal1.IN0
mem_addr[30] => Equal2.IN0
mem_addr[30] => Equal3.IN0
mem_addr[30] => Equal4.IN0
mem_addr[31] => LessThan0.IN33
mem_addr[31] => LessThan1.IN33
mem_addr[31] => Equal0.IN3
mem_addr[31] => Equal1.IN4
mem_addr[31] => Equal2.IN4
mem_addr[31] => Equal3.IN5
mem_addr[31] => Equal4.IN4
s_sel[0] <= s_sel.DB_MAX_OUTPUT_PORT_TYPE
s_sel[1] <= s_sel.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|simpleuart:simpleuart
ser_tx <= send_pattern[0].DB_MAX_OUTPUT_PORT_TYPE
ser_rx => recv_pattern.DATAB
ser_rx => recv_state.OUTPUTSELECT
ser_rx => recv_state.OUTPUTSELECT
ser_rx => recv_state.OUTPUTSELECT
ser_rx => recv_state.OUTPUTSELECT
clk => send_pattern[0].CLK
clk => send_pattern[1].CLK
clk => send_pattern[2].CLK
clk => send_pattern[3].CLK
clk => send_pattern[4].CLK
clk => send_pattern[5].CLK
clk => send_pattern[6].CLK
clk => send_pattern[7].CLK
clk => send_pattern[8].CLK
clk => send_pattern[9].CLK
clk => send_bitcnt[0].CLK
clk => send_bitcnt[1].CLK
clk => send_bitcnt[2].CLK
clk => send_bitcnt[3].CLK
clk => send_divcnt[0].CLK
clk => send_divcnt[1].CLK
clk => send_divcnt[2].CLK
clk => send_divcnt[3].CLK
clk => send_divcnt[4].CLK
clk => send_divcnt[5].CLK
clk => send_divcnt[6].CLK
clk => send_divcnt[7].CLK
clk => send_divcnt[8].CLK
clk => send_divcnt[9].CLK
clk => send_divcnt[10].CLK
clk => send_divcnt[11].CLK
clk => send_divcnt[12].CLK
clk => send_divcnt[13].CLK
clk => send_divcnt[14].CLK
clk => send_divcnt[15].CLK
clk => recv_buf_valid.CLK
clk => recv_buf_data[0].CLK
clk => recv_buf_data[1].CLK
clk => recv_buf_data[2].CLK
clk => recv_buf_data[3].CLK
clk => recv_buf_data[4].CLK
clk => recv_buf_data[5].CLK
clk => recv_buf_data[6].CLK
clk => recv_buf_data[7].CLK
clk => recv_pattern[0].CLK
clk => recv_pattern[1].CLK
clk => recv_pattern[2].CLK
clk => recv_pattern[3].CLK
clk => recv_pattern[4].CLK
clk => recv_pattern[5].CLK
clk => recv_pattern[6].CLK
clk => recv_pattern[7].CLK
clk => recv_divcnt[0].CLK
clk => recv_divcnt[1].CLK
clk => recv_divcnt[2].CLK
clk => recv_divcnt[3].CLK
clk => recv_divcnt[4].CLK
clk => recv_divcnt[5].CLK
clk => recv_divcnt[6].CLK
clk => recv_divcnt[7].CLK
clk => recv_divcnt[8].CLK
clk => recv_divcnt[9].CLK
clk => recv_divcnt[10].CLK
clk => recv_divcnt[11].CLK
clk => recv_divcnt[12].CLK
clk => recv_divcnt[13].CLK
clk => recv_divcnt[14].CLK
clk => recv_divcnt[15].CLK
clk => recv_divcnt[16].CLK
clk => recv_divcnt[17].CLK
clk => recv_divcnt[18].CLK
clk => recv_divcnt[19].CLK
clk => recv_divcnt[20].CLK
clk => recv_divcnt[21].CLK
clk => recv_divcnt[22].CLK
clk => recv_divcnt[23].CLK
clk => recv_divcnt[24].CLK
clk => recv_divcnt[25].CLK
clk => recv_divcnt[26].CLK
clk => recv_divcnt[27].CLK
clk => recv_divcnt[28].CLK
clk => recv_divcnt[29].CLK
clk => recv_divcnt[30].CLK
clk => recv_divcnt[31].CLK
clk => recv_state[0].CLK
clk => recv_state[1].CLK
clk => recv_state[2].CLK
clk => recv_state[3].CLK
clk => cfg_divider[0].CLK
clk => cfg_divider[1].CLK
clk => cfg_divider[2].CLK
clk => cfg_divider[3].CLK
clk => cfg_divider[4].CLK
clk => cfg_divider[5].CLK
clk => cfg_divider[6].CLK
clk => cfg_divider[7].CLK
clk => cfg_divider[8].CLK
clk => cfg_divider[9].CLK
clk => cfg_divider[10].CLK
clk => cfg_divider[11].CLK
clk => cfg_divider[12].CLK
clk => cfg_divider[13].CLK
clk => cfg_divider[14].CLK
clk => cfg_divider[15].CLK
clk => cfg_divider[16].CLK
clk => cfg_divider[17].CLK
clk => cfg_divider[18].CLK
clk => cfg_divider[19].CLK
clk => cfg_divider[20].CLK
clk => cfg_divider[21].CLK
clk => cfg_divider[22].CLK
clk => cfg_divider[23].CLK
clk => cfg_divider[24].CLK
clk => cfg_divider[25].CLK
clk => cfg_divider[26].CLK
clk => cfg_divider[27].CLK
clk => cfg_divider[28].CLK
clk => cfg_divider[29].CLK
clk => cfg_divider[30].CLK
clk => cfg_divider[31].CLK
resetn => rst_int.IN1
address[0] => Decoder0.IN2
address[0] => Mux0.IN9
address[0] => Mux1.IN9
address[0] => Mux2.IN9
address[0] => Mux3.IN9
address[0] => Mux4.IN9
address[0] => Mux5.IN9
address[0] => Mux6.IN9
address[0] => Mux7.IN9
address[0] => Mux8.IN9
address[0] => Mux9.IN9
address[0] => Mux10.IN9
address[0] => Mux11.IN9
address[0] => Mux12.IN9
address[0] => Mux13.IN9
address[0] => Mux14.IN9
address[0] => Mux15.IN9
address[0] => Mux16.IN9
address[0] => Mux17.IN9
address[0] => Mux18.IN9
address[0] => Mux19.IN9
address[0] => Mux20.IN9
address[0] => Mux21.IN9
address[0] => Mux22.IN9
address[0] => Mux23.IN9
address[0] => Mux24.IN8
address[0] => Mux25.IN8
address[0] => Mux26.IN8
address[0] => Mux27.IN8
address[0] => Mux28.IN8
address[0] => Mux29.IN8
address[0] => Mux30.IN8
address[0] => Mux31.IN6
address[1] => Decoder0.IN1
address[1] => Mux0.IN8
address[1] => Mux1.IN8
address[1] => Mux2.IN8
address[1] => Mux3.IN8
address[1] => Mux4.IN8
address[1] => Mux5.IN8
address[1] => Mux6.IN8
address[1] => Mux7.IN8
address[1] => Mux8.IN8
address[1] => Mux9.IN8
address[1] => Mux10.IN8
address[1] => Mux11.IN8
address[1] => Mux12.IN8
address[1] => Mux13.IN8
address[1] => Mux14.IN8
address[1] => Mux15.IN8
address[1] => Mux16.IN8
address[1] => Mux17.IN8
address[1] => Mux18.IN8
address[1] => Mux19.IN8
address[1] => Mux20.IN8
address[1] => Mux21.IN8
address[1] => Mux22.IN8
address[1] => Mux23.IN8
address[1] => Mux24.IN7
address[1] => Mux25.IN7
address[1] => Mux26.IN7
address[1] => Mux27.IN7
address[1] => Mux28.IN7
address[1] => Mux29.IN7
address[1] => Mux30.IN7
address[1] => Mux31.IN5
address[2] => Decoder0.IN0
address[2] => Mux0.IN7
address[2] => Mux1.IN7
address[2] => Mux2.IN7
address[2] => Mux3.IN7
address[2] => Mux4.IN7
address[2] => Mux5.IN7
address[2] => Mux6.IN7
address[2] => Mux7.IN7
address[2] => Mux8.IN7
address[2] => Mux9.IN7
address[2] => Mux10.IN7
address[2] => Mux11.IN7
address[2] => Mux12.IN7
address[2] => Mux13.IN7
address[2] => Mux14.IN7
address[2] => Mux15.IN7
address[2] => Mux16.IN7
address[2] => Mux17.IN7
address[2] => Mux18.IN7
address[2] => Mux19.IN7
address[2] => Mux20.IN7
address[2] => Mux21.IN7
address[2] => Mux22.IN7
address[2] => Mux23.IN7
address[2] => Mux24.IN6
address[2] => Mux25.IN6
address[2] => Mux26.IN6
address[2] => Mux27.IN6
address[2] => Mux28.IN6
address[2] => Mux29.IN6
address[2] => Mux30.IN6
address[2] => Mux31.IN4
sel => rst_soft.DATAB
sel => dat_sel.DATAB
sel => div_sel.DATAB
we => always6.IN1
we => always3.IN1
dat_di[0] => cfg_divider.DATAB
dat_di[0] => send_pattern.DATAB
dat_di[1] => cfg_divider.DATAB
dat_di[1] => send_pattern.DATAB
dat_di[2] => cfg_divider.DATAB
dat_di[2] => send_pattern.DATAB
dat_di[3] => cfg_divider.DATAB
dat_di[3] => send_pattern.DATAB
dat_di[4] => cfg_divider.DATAB
dat_di[4] => send_pattern.DATAB
dat_di[5] => cfg_divider.DATAB
dat_di[5] => send_pattern.DATAB
dat_di[6] => cfg_divider.DATAB
dat_di[6] => send_pattern.DATAB
dat_di[7] => cfg_divider.DATAB
dat_di[7] => send_pattern.DATAB
dat_di[8] => cfg_divider.DATAB
dat_di[9] => cfg_divider.DATAB
dat_di[10] => cfg_divider.DATAB
dat_di[11] => cfg_divider.DATAB
dat_di[12] => cfg_divider.DATAB
dat_di[13] => cfg_divider.DATAB
dat_di[14] => cfg_divider.DATAB
dat_di[15] => cfg_divider.DATAB
dat_di[16] => cfg_divider.DATAB
dat_di[17] => cfg_divider.DATAB
dat_di[18] => cfg_divider.DATAB
dat_di[19] => cfg_divider.DATAB
dat_di[20] => cfg_divider.DATAB
dat_di[21] => cfg_divider.DATAB
dat_di[22] => cfg_divider.DATAB
dat_di[23] => cfg_divider.DATAB
dat_di[24] => cfg_divider.DATAB
dat_di[25] => cfg_divider.DATAB
dat_di[26] => cfg_divider.DATAB
dat_di[27] => cfg_divider.DATAB
dat_di[28] => cfg_divider.DATAB
dat_di[29] => cfg_divider.DATAB
dat_di[30] => cfg_divider.DATAB
dat_di[31] => cfg_divider.DATAB
dat_do[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dat_do[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dat_do[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dat_do[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dat_do[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dat_do[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dat_do[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dat_do[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dat_do[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dat_do[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dat_do[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dat_do[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dat_do[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dat_do[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dat_do[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dat_do[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dat_do[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dat_do[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dat_do[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dat_do[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dat_do[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dat_do[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dat_do[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dat_do[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dat_do[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dat_do[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dat_do[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dat_do[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dat_do[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dat_do[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dat_do[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dat_do[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|boot_memory:boot_memory
clk => clk.IN4
boot_write_data[0] => boot_write_data[0].IN1
boot_write_data[1] => boot_write_data[1].IN1
boot_write_data[2] => boot_write_data[2].IN1
boot_write_data[3] => boot_write_data[3].IN1
boot_write_data[4] => boot_write_data[4].IN1
boot_write_data[5] => boot_write_data[5].IN1
boot_write_data[6] => boot_write_data[6].IN1
boot_write_data[7] => boot_write_data[7].IN1
boot_write_data[8] => boot_write_data[8].IN1
boot_write_data[9] => boot_write_data[9].IN1
boot_write_data[10] => boot_write_data[10].IN1
boot_write_data[11] => boot_write_data[11].IN1
boot_write_data[12] => boot_write_data[12].IN1
boot_write_data[13] => boot_write_data[13].IN1
boot_write_data[14] => boot_write_data[14].IN1
boot_write_data[15] => boot_write_data[15].IN1
boot_write_data[16] => boot_write_data[16].IN1
boot_write_data[17] => boot_write_data[17].IN1
boot_write_data[18] => boot_write_data[18].IN1
boot_write_data[19] => boot_write_data[19].IN1
boot_write_data[20] => boot_write_data[20].IN1
boot_write_data[21] => boot_write_data[21].IN1
boot_write_data[22] => boot_write_data[22].IN1
boot_write_data[23] => boot_write_data[23].IN1
boot_write_data[24] => boot_write_data[24].IN1
boot_write_data[25] => boot_write_data[25].IN1
boot_write_data[26] => boot_write_data[26].IN1
boot_write_data[27] => boot_write_data[27].IN1
boot_write_data[28] => boot_write_data[28].IN1
boot_write_data[29] => boot_write_data[29].IN1
boot_write_data[30] => boot_write_data[30].IN1
boot_write_data[31] => boot_write_data[31].IN1
boot_addr[0] => boot_addr[0].IN4
boot_addr[1] => boot_addr[1].IN4
boot_addr[2] => boot_addr[2].IN4
boot_addr[3] => boot_addr[3].IN4
boot_addr[4] => boot_addr[4].IN4
boot_addr[5] => boot_addr[5].IN4
boot_addr[6] => boot_addr[6].IN4
boot_addr[7] => boot_addr[7].IN4
boot_addr[8] => boot_addr[8].IN4
boot_addr[9] => boot_addr[9].IN4
boot_addr[10] => boot_addr[10].IN4
boot_addr[11] => boot_addr[11].IN4
boot_en[0] => boot_en[0].IN1
boot_en[1] => boot_en[1].IN1
boot_en[2] => boot_en[2].IN1
boot_en[3] => boot_en[3].IN1
boot_read_data[0] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[1] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[2] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[3] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[4] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[5] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[6] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[7] <= xalt_1p_mem:boot_byte0.q_a
boot_read_data[8] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[9] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[10] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[11] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[12] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[13] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[14] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[15] <= xalt_1p_mem:boot_byte1.q_a
boot_read_data[16] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[17] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[18] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[19] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[20] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[21] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[22] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[23] <= xalt_1p_mem:boot_byte2.q_a
boot_read_data[24] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[25] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[26] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[27] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[28] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[29] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[30] <= xalt_1p_mem:boot_byte3.q_a
boot_read_data[31] <= xalt_1p_mem:boot_byte3.q_a


|top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|main_memory:main_memory
clk => clk.IN4
main_mem_write_data[0] => main_mem_write_data[0].IN1
main_mem_write_data[1] => main_mem_write_data[1].IN1
main_mem_write_data[2] => main_mem_write_data[2].IN1
main_mem_write_data[3] => main_mem_write_data[3].IN1
main_mem_write_data[4] => main_mem_write_data[4].IN1
main_mem_write_data[5] => main_mem_write_data[5].IN1
main_mem_write_data[6] => main_mem_write_data[6].IN1
main_mem_write_data[7] => main_mem_write_data[7].IN1
main_mem_write_data[8] => main_mem_write_data[8].IN1
main_mem_write_data[9] => main_mem_write_data[9].IN1
main_mem_write_data[10] => main_mem_write_data[10].IN1
main_mem_write_data[11] => main_mem_write_data[11].IN1
main_mem_write_data[12] => main_mem_write_data[12].IN1
main_mem_write_data[13] => main_mem_write_data[13].IN1
main_mem_write_data[14] => main_mem_write_data[14].IN1
main_mem_write_data[15] => main_mem_write_data[15].IN1
main_mem_write_data[16] => main_mem_write_data[16].IN1
main_mem_write_data[17] => main_mem_write_data[17].IN1
main_mem_write_data[18] => main_mem_write_data[18].IN1
main_mem_write_data[19] => main_mem_write_data[19].IN1
main_mem_write_data[20] => main_mem_write_data[20].IN1
main_mem_write_data[21] => main_mem_write_data[21].IN1
main_mem_write_data[22] => main_mem_write_data[22].IN1
main_mem_write_data[23] => main_mem_write_data[23].IN1
main_mem_write_data[24] => main_mem_write_data[24].IN1
main_mem_write_data[25] => main_mem_write_data[25].IN1
main_mem_write_data[26] => main_mem_write_data[26].IN1
main_mem_write_data[27] => main_mem_write_data[27].IN1
main_mem_write_data[28] => main_mem_write_data[28].IN1
main_mem_write_data[29] => main_mem_write_data[29].IN1
main_mem_write_data[30] => main_mem_write_data[30].IN1
main_mem_write_data[31] => main_mem_write_data[31].IN1
main_mem_addr[0] => main_mem_addr[0].IN4
main_mem_addr[1] => main_mem_addr[1].IN4
main_mem_addr[2] => main_mem_addr[2].IN4
main_mem_addr[3] => main_mem_addr[3].IN4
main_mem_addr[4] => main_mem_addr[4].IN4
main_mem_addr[5] => main_mem_addr[5].IN4
main_mem_addr[6] => main_mem_addr[6].IN4
main_mem_addr[7] => main_mem_addr[7].IN4
main_mem_addr[8] => main_mem_addr[8].IN4
main_mem_addr[9] => main_mem_addr[9].IN4
main_mem_addr[10] => main_mem_addr[10].IN4
main_mem_addr[11] => main_mem_addr[11].IN4
main_mem_en[0] => main_mem_en[0].IN1
main_mem_en[1] => main_mem_en[1].IN1
main_mem_en[2] => main_mem_en[2].IN1
main_mem_en[3] => main_mem_en[3].IN1
main_mem_read_data[0] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[1] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[2] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[3] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[4] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[5] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[6] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[7] <= xalt_1p_mem:main_mem_byte0.q_a
main_mem_read_data[8] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[9] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[10] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[11] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[12] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[13] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[14] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[15] <= xalt_1p_mem:main_mem_byte1.q_a
main_mem_read_data[16] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[17] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[18] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[19] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[20] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[21] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[22] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[23] <= xalt_1p_mem:main_mem_byte2.q_a
main_mem_read_data[24] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[25] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[26] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[27] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[28] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[29] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[30] <= xalt_1p_mem:main_mem_byte3.q_a
main_mem_read_data[31] <= xalt_1p_mem:main_mem_byte3.q_a


|top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
we_a => ram.we_a.DATAIN
we_a => q_a[0]~reg0.ENA
we_a => q_a[1]~reg0.ENA
we_a => q_a[2]~reg0.ENA
we_a => q_a[3]~reg0.ENA
we_a => q_a[4]~reg0.ENA
we_a => q_a[5]~reg0.ENA
we_a => q_a[6]~reg0.ENA
we_a => q_a[7]~reg0.ENA
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


