/*	$NetBSD$	*/

#ifndef ARM_RZA1_REG_H
#define ARM_RZA1_REG_H

#define RZA1_IOREG_SIZE		(RZA1_SPI_SIZE + \
				 RZA1_IO0_SIZE + \
				 RZA1_IO1_SIZE + \
				 RZA1_IO2_SIZE + \
				 RZA1_IO3_SIZE + \
				 RZA1_IO4_SIZE)

#define RZA1_IO_SIZE		(RZA1_IOREG_SIZE + RZA1_ARMCORE_SIZE)

#define RZA1_SPI_BASE		RZA1_SPI0_BASE
#define RZA1_SPI_SIZE		(RZA1_SPI0_SIZE +RZA1_SPI1_SIZE)

#define RZA1_SPI0_BASE		0x18000000
#define RZA1_SPI0_SIZE		0x04000000

#define RZA1_SPI1_BASE		0x1c000000
#define RZA1_SPI1_SIZE		0x04000000

#define RZA1_IO0_BASE		0x3fe00000
#define RZA1_IO0_SIZE		0x00200000

#define RZA1_IO1_BASE		0xe8000000
#define RZA1_IO1_SIZE  		0x00300000

#define RZA1_ARMCORE_BASE	0xf0000000
#define RZA1_ARMCORE_SIZE	0x00100000

#define RZA1_IO2_BASE		0xfc000000
#define RZA1_IO2_SIZE		0x00100000

#define RZA1_IO3_BASE		0xfcf00000
#define RZA1_IO3_SIZE		0x00100000

#define RZA1_IO4_BASE		0xfff00000
#define RZA1_IO4_SIZE		0x00100000

#endif	/* !ARM_RZA1_REG_H */
