Source Block: oh/emesh/dv/ememory.v@49:59@HdlIdDef
   wire 	    write_in;   
   wire [1:0] 	    datamode_in;
   wire [3:0] 	    ctrlmode_in;   
   wire [AW-1:0]    dstaddr_in;
   wire [DW-1:0]    data_in;   
   wire [AW-1:0]    srcaddr_in;   

   
   packet2emesh #(.PW(PW))
   p2e (
	.write_out	(write_in),

Diff Content:
+ 54    wire [DW-1:0]    data_align;

Clone Blocks:
Clone Blocks 1:
oh/emesh/dv/ememory.v@48:58

   wire 	    write_in;   
   wire [1:0] 	    datamode_in;
   wire [3:0] 	    ctrlmode_in;   
   wire [AW-1:0]    dstaddr_in;
   wire [DW-1:0]    data_in;   
   wire [AW-1:0]    srcaddr_in;   

   
   packet2emesh #(.PW(PW))
   p2e (

Clone Blocks 2:
oh/emesh/dv/ememory.v@46:56
   wire [AW-1:0]    data_out;   
   reg 		    hilo_sel;

   wire 	    write_in;   
   wire [1:0] 	    datamode_in;
   wire [3:0] 	    ctrlmode_in;   
   wire [AW-1:0]    dstaddr_in;
   wire [DW-1:0]    data_in;   
   wire [AW-1:0]    srcaddr_in;   

   

Clone Blocks 3:
oh/emesh/dv/ememory.v@47:57
   reg 		    hilo_sel;

   wire 	    write_in;   
   wire [1:0] 	    datamode_in;
   wire [3:0] 	    ctrlmode_in;   
   wire [AW-1:0]    dstaddr_in;
   wire [DW-1:0]    data_in;   
   wire [AW-1:0]    srcaddr_in;   

   
   packet2emesh #(.PW(PW))

