\t (00:00:01) allegro 17.4 S011 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Wed May 22 10:16:51 2024
\t (00:00:01)         Host=ELWE4 User=hastingsp Pid=19304 CPUs=32
\t (00:00:01) CmdLine= allegro -proj \\ppfs6.physics.ox.ac.uk\CEG\Central Electronics\Projects\Hastingsp\DUNE\uob-hep-pc065\design_files\pc065c_fibv2_toplevel.cpm -product PCB_librarian_expert -mpssession hastingsp_ProjectMgr3731 -mpshost ELWE4
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:04) Opening existing design...
\i (00:00:04) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "pc065c_fibv2_toplevel_27"
\d (00:00:04) Design opened: //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/physical/pc065c_fibv2_toplevel_27.brd
\i (00:00:04) trapsize 313
\i (00:00:04) trapsize 322
\i (00:00:04) trapsize 313
\i (00:00:04) trapsize 255
\i (00:00:04) trapsize 260
\i (00:00:04) trapsize 270
\i (00:00:04) trapsize 191
\i (00:00:05) generaledit 
\i (00:00:08) opencd '//ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Foster/MalariaLED/worklib/top/physical/board1pete.brd' 
\t (00:00:08) Opening existing design...
\i (00:00:08) trapsize 19
\t (00:00:08)     Journal end - Wed May 22 10:16:58 2024
