// Seed: 3543118090
module module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    inout wand id_2,
    output uwire id_3,
    input uwire id_4,
    output logic id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wand id_9,
    output uwire id_10,
    input wand id_11,
    output wand id_12,
    input wire id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    input tri id_17
);
  wire id_19, id_20, id_21;
  module_0 modCall_1 (id_21);
  always @(posedge 1 + 1 or posedge id_6 or -1) id_5 = -1;
  logic id_22 = 1'h0;
  xnor primCall (
      id_2, id_19, id_7, id_17, id_16, id_14, id_20, id_4, id_6, id_11, id_15, id_1, id_8, id_13
  );
endmodule
