Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Apr 30 10:48:36 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 70 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   amc_port_rx_in<17>_IBUF
   amc_port_rx_in<18>_IBUF
   amc_port_rx_in<19>_IBUF
   amc_port_rx_in<20>_IBUF
   amc_port_rx_n<12>_IBUF
   amc_port_rx_n<13>_IBUF
   amc_port_rx_n<14>_IBUF
   amc_port_rx_n<15>_IBUF
   amc_port_rx_n<2>_IBUF
   amc_port_rx_n<3>_IBUF
   amc_port_rx_p<12>_IBUF
   amc_port_rx_p<13>_IBUF
   amc_port_rx_p<14>_IBUF
   amc_port_rx_p<15>_IBUF
   amc_port_rx_p<2>_IBUF
   amc_port_rx_p<3>_IBUF
   amc_port_tx_in<17>_IBUF
   amc_port_tx_in<18>_IBUF
   amc_port_tx_in<19>_IBUF
   amc_port_tx_in<20>_IBUF
   sn<0>_IBUF
   sn<1>_IBUF
   sn<2>_IBUF
   sn<3>_IBUF
   sn<4>_IBUF
   sn<5>_IBUF
   sn<6>_IBUF
   sn<7>_IBUF
   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O
   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O
   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1_O
   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O
   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O
   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O
   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O
   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O
   usr/chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[24].SYNC_OUT_CELL/out_temp
   usr/chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[25].SYNC_OUT_CELL/out_temp
   usr/chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[51].UPDATE_CELL/out_temp
   usr/chipscope_vio_inst/U0/I_VIO/RESET
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<0>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<10>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<11>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<12>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<13>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<14>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<15>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<16>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<17>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<18>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<19>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<1>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<20>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<21>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<22>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<23>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<2>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<3>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<4>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<5>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<6>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<7>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<8>
   usr/chipscope_vio_inst/U0/I_VIO/UPDATE<9>


