HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:HC85
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(11);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(15);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module HC85 in library work.||HC85.srr(27);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/27||HC85.v(1);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\hdl\HC85.v'/linenumber/1
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(39);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/39||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/60||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||HC85.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/84||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||HC85.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/85||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.sap.||HC85.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/106||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||HC85.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/133||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||HC85.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/134||null;null
Implementation;Synthesis|| MF179 ||@N: Found 4 by 4 bit less-than operator ('<') O8 (in view: work.HC85(verilog))||HC85.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/152||hc85.v(9);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\111\74hc85\hc85\hdl\hc85.v'/linenumber/9
Implementation;Synthesis|| MF179 ||@N: Found 4 by 4 bit less-than operator ('<') O10 (in view: work.HC85(verilog))||HC85.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/153||hc85.v(9);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\111\74hc85\hc85\hdl\hc85.v'/linenumber/9
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||HC85.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/241||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||HC85.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\111\74HC85\HC85\synthesis\HC85.srr'/linenumber/243||null;null
Implementation;Compile;RootName:HC85
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||HC85_compile_log.rpt;liberoaction://open_report/file/HC85_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:HC85
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||HC85_placeroute_log.rpt;liberoaction://open_report/file/HC85_placeroute_log.rpt||(null);(null)
