{
 "Files" : [
  {
   "Path" : "C:/Program D/kyber/RSA_GOWIN/RSA/src/RSA_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Program D/kyber/RSA_GOWIN/RSA/src/tb_RSA.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Program D/kyber/RSA_GOWIN/RSA/src/gowin_mult/gowin_mult.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Program D/kyber/RSA_GOWIN/RSA/src/multi_mod.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Program D/kyber/RSA_GOWIN/RSA/src/key_gen.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Program D/kyber/RSA_GOWIN/RSA/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}