
UART_basic_printing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a8c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c14  08000c14  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000c14  08000c14  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000c14  08000c14  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000c14  08000c14  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c14  08000c14  00001c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c18  08000c18  00001c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000c1c  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012a2  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000672  00000000  00000000  000032d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000168  00000000  00000000  00003948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000ec  00000000  00000000  00003ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001866  00000000  00000000  00003b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000026ce  00000000  00000000  00005402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00005123  00000000  00000000  00007ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000cbf3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000003f4  00000000  00000000  0000cc38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0000d02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000bfc 	.word	0x08000bfc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000bfc 	.word	0x08000bfc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_d2uiz>:
 8000540:	004a      	lsls	r2, r1, #1
 8000542:	d211      	bcs.n	8000568 <__aeabi_d2uiz+0x28>
 8000544:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000548:	d211      	bcs.n	800056e <__aeabi_d2uiz+0x2e>
 800054a:	d50d      	bpl.n	8000568 <__aeabi_d2uiz+0x28>
 800054c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000550:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000554:	d40e      	bmi.n	8000574 <__aeabi_d2uiz+0x34>
 8000556:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800055a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800055e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000562:	fa23 f002 	lsr.w	r0, r3, r2
 8000566:	4770      	bx	lr
 8000568:	f04f 0000 	mov.w	r0, #0
 800056c:	4770      	bx	lr
 800056e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000572:	d102      	bne.n	800057a <__aeabi_d2uiz+0x3a>
 8000574:	f04f 30ff 	mov.w	r0, #4294967295
 8000578:	4770      	bx	lr
 800057a:	f04f 0000 	mov.w	r0, #0
 800057e:	4770      	bx	lr

08000580 <fade_led_program>:


volatile uint8_t upcounter = 1;

void fade_led_program(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
    if (upcounter == 1)    // increasing brightness
 8000584:	4b1d      	ldr	r3, [pc, #116]	@ (80005fc <fade_led_program+0x7c>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	b2db      	uxtb	r3, r3
 800058a:	2b01      	cmp	r3, #1
 800058c:	d119      	bne.n	80005c2 <fade_led_program+0x42>
    {
        gpt4_ptr->TIMx_CCR1++;
 800058e:	4b1c      	ldr	r3, [pc, #112]	@ (8000600 <fade_led_program+0x80>)
 8000590:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000592:	3201      	adds	r2, #1
 8000594:	635a      	str	r2, [r3, #52]	@ 0x34
        gpt4_ptr->TIMx_CCR2++;
 8000596:	4b1a      	ldr	r3, [pc, #104]	@ (8000600 <fade_led_program+0x80>)
 8000598:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800059a:	3201      	adds	r2, #1
 800059c:	639a      	str	r2, [r3, #56]	@ 0x38
        gpt4_ptr->TIMx_CCR3++;
 800059e:	4b18      	ldr	r3, [pc, #96]	@ (8000600 <fade_led_program+0x80>)
 80005a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005a2:	3201      	adds	r2, #1
 80005a4:	63da      	str	r2, [r3, #60]	@ 0x3c
        gpt4_ptr->TIMx_CCR4++;
 80005a6:	4b16      	ldr	r3, [pc, #88]	@ (8000600 <fade_led_program+0x80>)
 80005a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005aa:	3201      	adds	r2, #1
 80005ac:	641a      	str	r2, [r3, #64]	@ 0x40

        if (gpt4_ptr->TIMx_CCR1 >= gpt4_ptr->TIMx_ARR)
 80005ae:	4b14      	ldr	r3, [pc, #80]	@ (8000600 <fade_led_program+0x80>)
 80005b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005b2:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <fade_led_program+0x80>)
 80005b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d31a      	bcc.n	80005f0 <fade_led_program+0x70>
        {
            upcounter = 0; // switch direction at MAX
 80005ba:	4b10      	ldr	r3, [pc, #64]	@ (80005fc <fade_led_program+0x7c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	701a      	strb	r2, [r3, #0]
        if (gpt4_ptr->TIMx_CCR1 == 0)
        {
            upcounter = 1; // switch direction at MIN
        }
    }
}
 80005c0:	e016      	b.n	80005f0 <fade_led_program+0x70>
        gpt4_ptr->TIMx_CCR1--;
 80005c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <fade_led_program+0x80>)
 80005c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005c6:	3a01      	subs	r2, #1
 80005c8:	635a      	str	r2, [r3, #52]	@ 0x34
        gpt4_ptr->TIMx_CCR2--;
 80005ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000600 <fade_led_program+0x80>)
 80005cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80005ce:	3a01      	subs	r2, #1
 80005d0:	639a      	str	r2, [r3, #56]	@ 0x38
        gpt4_ptr->TIMx_CCR3--;
 80005d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000600 <fade_led_program+0x80>)
 80005d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005d6:	3a01      	subs	r2, #1
 80005d8:	63da      	str	r2, [r3, #60]	@ 0x3c
        gpt4_ptr->TIMx_CCR4--;
 80005da:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <fade_led_program+0x80>)
 80005dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005de:	3a01      	subs	r2, #1
 80005e0:	641a      	str	r2, [r3, #64]	@ 0x40
        if (gpt4_ptr->TIMx_CCR1 == 0)
 80005e2:	4b07      	ldr	r3, [pc, #28]	@ (8000600 <fade_led_program+0x80>)
 80005e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d102      	bne.n	80005f0 <fade_led_program+0x70>
            upcounter = 1; // switch direction at MIN
 80005ea:	4b04      	ldr	r3, [pc, #16]	@ (80005fc <fade_led_program+0x7c>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	20000000 	.word	0x20000000
 8000600:	40000800 	.word	0x40000800

08000604 <service_init>:
#endif



void service_init()
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	FPU_Enable();
 8000608:	f000 f81a 	bl	8000640 <FPU_Enable>
	uart2_init();
 800060c:	f000 f9a8 	bl	8000960 <uart2_init>
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}

08000614 <app_init>:

void app_init()
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
    // empty for now
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <main>:

int main(void)
{
 8000622:	b580      	push	{r7, lr}
 8000624:	af00      	add	r7, sp, #0
    service_init();
 8000626:	f7ff ffed 	bl	8000604 <service_init>
    app_init();
 800062a:	f7ff fff3 	bl	8000614 <app_init>

    while (1)
    {
    	uart2_write_char('A');
 800062e:	2041      	movs	r0, #65	@ 0x41
 8000630:	f000 fa7e 	bl	8000b30 <uart2_write_char>
    	uart2_write_char('B');
 8000634:	2042      	movs	r0, #66	@ 0x42
 8000636:	f000 fa7b 	bl	8000b30 <uart2_write_char>
    	uart2_write_char('A');
 800063a:	bf00      	nop
 800063c:	e7f7      	b.n	800062e <main+0xc>
	...

08000640 <FPU_Enable>:

#include "M4_FPU.h"


void FPU_Enable(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
	scb_ptr->CPACR |= (0xF << 20);   // enable full access to CP10 and CP11 (FPU)
 8000644:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <FPU_Enable+0x20>)
 8000646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800064a:	4a05      	ldr	r2, [pc, #20]	@ (8000660 <FPU_Enable+0x20>)
 800064c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000650:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <pin_init>:
#include <STM32_GPIO.h>



void pin_init(uint8_t pin , uint8_t mode , uint8_t port)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
 800066e:	460b      	mov	r3, r1
 8000670:	71bb      	strb	r3, [r7, #6]
 8000672:	4613      	mov	r3, r2
 8000674:	717b      	strb	r3, [r7, #5]
	rcc_ptr->AHB1ENR |= SET_GPTIO_CLOCK_ENABLE;					/// enabled the clock for GPIOs
 8000676:	4b5e      	ldr	r3, [pc, #376]	@ (80007f0 <pin_init+0x18c>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	4a5d      	ldr	r2, [pc, #372]	@ (80007f0 <pin_init+0x18c>)
 800067c:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8000680:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 8000684:	6313      	str	r3, [r2, #48]	@ 0x30
	if( port == PORTD )
 8000686:	797b      	ldrb	r3, [r7, #5]
 8000688:	2b04      	cmp	r3, #4
 800068a:	d152      	bne.n	8000732 <pin_init+0xce>
	{
		switch(mode)
 800068c:	79bb      	ldrb	r3, [r7, #6]
 800068e:	2b03      	cmp	r3, #3
 8000690:	d037      	beq.n	8000702 <pin_init+0x9e>
 8000692:	2b03      	cmp	r3, #3
 8000694:	f300 80a2 	bgt.w	80007dc <pin_init+0x178>
 8000698:	2b01      	cmp	r3, #1
 800069a:	d002      	beq.n	80006a2 <pin_init+0x3e>
 800069c:	2b02      	cmp	r3, #2
 800069e:	d018      	beq.n	80006d2 <pin_init+0x6e>
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
				gpiod_ptr->MODER |= (0x02 << (pin*2));		/// setting the mode bits as alternate function mode for the LED
				break;

			default:
				break;
 80006a0:	e09c      	b.n	80007dc <pin_init+0x178>
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 80006a2:	4b54      	ldr	r3, [pc, #336]	@ (80007f4 <pin_init+0x190>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	79fa      	ldrb	r2, [r7, #7]
 80006a8:	0052      	lsls	r2, r2, #1
 80006aa:	2103      	movs	r1, #3
 80006ac:	fa01 f202 	lsl.w	r2, r1, r2
 80006b0:	43d2      	mvns	r2, r2
 80006b2:	4611      	mov	r1, r2
 80006b4:	4a4f      	ldr	r2, [pc, #316]	@ (80007f4 <pin_init+0x190>)
 80006b6:	400b      	ands	r3, r1
 80006b8:	6013      	str	r3, [r2, #0]
				gpiod_ptr->MODER |= (0x01 << (pin*2));		/// setting the mode bits as output for the LED
 80006ba:	4b4e      	ldr	r3, [pc, #312]	@ (80007f4 <pin_init+0x190>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	79fa      	ldrb	r2, [r7, #7]
 80006c0:	0052      	lsls	r2, r2, #1
 80006c2:	2101      	movs	r1, #1
 80006c4:	fa01 f202 	lsl.w	r2, r1, r2
 80006c8:	4611      	mov	r1, r2
 80006ca:	4a4a      	ldr	r2, [pc, #296]	@ (80007f4 <pin_init+0x190>)
 80006cc:	430b      	orrs	r3, r1
 80006ce:	6013      	str	r3, [r2, #0]
				break;
 80006d0:	e087      	b.n	80007e2 <pin_init+0x17e>
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the input
 80006d2:	4b48      	ldr	r3, [pc, #288]	@ (80007f4 <pin_init+0x190>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	79fa      	ldrb	r2, [r7, #7]
 80006d8:	0052      	lsls	r2, r2, #1
 80006da:	2103      	movs	r1, #3
 80006dc:	fa01 f202 	lsl.w	r2, r1, r2
 80006e0:	43d2      	mvns	r2, r2
 80006e2:	4611      	mov	r1, r2
 80006e4:	4a43      	ldr	r2, [pc, #268]	@ (80007f4 <pin_init+0x190>)
 80006e6:	400b      	ands	r3, r1
 80006e8:	6013      	str	r3, [r2, #0]
				gpiod_ptr->MODER |= (0x03 << (pin*2));		/// setting the mode bits to analog input mode
 80006ea:	4b42      	ldr	r3, [pc, #264]	@ (80007f4 <pin_init+0x190>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	79fa      	ldrb	r2, [r7, #7]
 80006f0:	0052      	lsls	r2, r2, #1
 80006f2:	2103      	movs	r1, #3
 80006f4:	fa01 f202 	lsl.w	r2, r1, r2
 80006f8:	4611      	mov	r1, r2
 80006fa:	4a3e      	ldr	r2, [pc, #248]	@ (80007f4 <pin_init+0x190>)
 80006fc:	430b      	orrs	r3, r1
 80006fe:	6013      	str	r3, [r2, #0]
				break;
 8000700:	e06f      	b.n	80007e2 <pin_init+0x17e>
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 8000702:	4b3c      	ldr	r3, [pc, #240]	@ (80007f4 <pin_init+0x190>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	79fa      	ldrb	r2, [r7, #7]
 8000708:	0052      	lsls	r2, r2, #1
 800070a:	2103      	movs	r1, #3
 800070c:	fa01 f202 	lsl.w	r2, r1, r2
 8000710:	43d2      	mvns	r2, r2
 8000712:	4611      	mov	r1, r2
 8000714:	4a37      	ldr	r2, [pc, #220]	@ (80007f4 <pin_init+0x190>)
 8000716:	400b      	ands	r3, r1
 8000718:	6013      	str	r3, [r2, #0]
				gpiod_ptr->MODER |= (0x02 << (pin*2));		/// setting the mode bits as alternate function mode for the LED
 800071a:	4b36      	ldr	r3, [pc, #216]	@ (80007f4 <pin_init+0x190>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	79fa      	ldrb	r2, [r7, #7]
 8000720:	0052      	lsls	r2, r2, #1
 8000722:	2102      	movs	r1, #2
 8000724:	fa01 f202 	lsl.w	r2, r1, r2
 8000728:	4611      	mov	r1, r2
 800072a:	4a32      	ldr	r2, [pc, #200]	@ (80007f4 <pin_init+0x190>)
 800072c:	430b      	orrs	r3, r1
 800072e:	6013      	str	r3, [r2, #0]
				break;
 8000730:	e057      	b.n	80007e2 <pin_init+0x17e>
		}
	}
	else if( port == PORTA )
 8000732:	797b      	ldrb	r3, [r7, #5]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d154      	bne.n	80007e2 <pin_init+0x17e>
	{
		switch(mode)
 8000738:	79bb      	ldrb	r3, [r7, #6]
 800073a:	2b03      	cmp	r3, #3
 800073c:	d036      	beq.n	80007ac <pin_init+0x148>
 800073e:	2b03      	cmp	r3, #3
 8000740:	dc4e      	bgt.n	80007e0 <pin_init+0x17c>
 8000742:	2b01      	cmp	r3, #1
 8000744:	d002      	beq.n	800074c <pin_init+0xe8>
 8000746:	2b02      	cmp	r3, #2
 8000748:	d018      	beq.n	800077c <pin_init+0x118>
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
				gpioa_ptr->MODER |= (0x02 << (pin*2));		/// setting the mode bits as alternate function mode for the LED
				break;

			default:
				break;
 800074a:	e049      	b.n	80007e0 <pin_init+0x17c>
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <pin_init+0x194>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	79fa      	ldrb	r2, [r7, #7]
 8000752:	0052      	lsls	r2, r2, #1
 8000754:	2103      	movs	r1, #3
 8000756:	fa01 f202 	lsl.w	r2, r1, r2
 800075a:	43d2      	mvns	r2, r2
 800075c:	4611      	mov	r1, r2
 800075e:	4a26      	ldr	r2, [pc, #152]	@ (80007f8 <pin_init+0x194>)
 8000760:	400b      	ands	r3, r1
 8000762:	6013      	str	r3, [r2, #0]
				gpioa_ptr->MODER |= (0x01 << (pin*2));		/// setting the mode bits as output for the LED
 8000764:	4b24      	ldr	r3, [pc, #144]	@ (80007f8 <pin_init+0x194>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	79fa      	ldrb	r2, [r7, #7]
 800076a:	0052      	lsls	r2, r2, #1
 800076c:	2101      	movs	r1, #1
 800076e:	fa01 f202 	lsl.w	r2, r1, r2
 8000772:	4611      	mov	r1, r2
 8000774:	4a20      	ldr	r2, [pc, #128]	@ (80007f8 <pin_init+0x194>)
 8000776:	430b      	orrs	r3, r1
 8000778:	6013      	str	r3, [r2, #0]
				break;
 800077a:	e032      	b.n	80007e2 <pin_init+0x17e>
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the input
 800077c:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <pin_init+0x194>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	0052      	lsls	r2, r2, #1
 8000784:	2103      	movs	r1, #3
 8000786:	fa01 f202 	lsl.w	r2, r1, r2
 800078a:	43d2      	mvns	r2, r2
 800078c:	4611      	mov	r1, r2
 800078e:	4a1a      	ldr	r2, [pc, #104]	@ (80007f8 <pin_init+0x194>)
 8000790:	400b      	ands	r3, r1
 8000792:	6013      	str	r3, [r2, #0]
				gpioa_ptr->MODER |= (0x03 << (pin*2));		/// setting the mode bits to analog input mode
 8000794:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <pin_init+0x194>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	79fa      	ldrb	r2, [r7, #7]
 800079a:	0052      	lsls	r2, r2, #1
 800079c:	2103      	movs	r1, #3
 800079e:	fa01 f202 	lsl.w	r2, r1, r2
 80007a2:	4611      	mov	r1, r2
 80007a4:	4a14      	ldr	r2, [pc, #80]	@ (80007f8 <pin_init+0x194>)
 80007a6:	430b      	orrs	r3, r1
 80007a8:	6013      	str	r3, [r2, #0]
				break;
 80007aa:	e01a      	b.n	80007e2 <pin_init+0x17e>
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 80007ac:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <pin_init+0x194>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	79fa      	ldrb	r2, [r7, #7]
 80007b2:	0052      	lsls	r2, r2, #1
 80007b4:	2103      	movs	r1, #3
 80007b6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ba:	43d2      	mvns	r2, r2
 80007bc:	4611      	mov	r1, r2
 80007be:	4a0e      	ldr	r2, [pc, #56]	@ (80007f8 <pin_init+0x194>)
 80007c0:	400b      	ands	r3, r1
 80007c2:	6013      	str	r3, [r2, #0]
				gpioa_ptr->MODER |= (0x02 << (pin*2));		/// setting the mode bits as alternate function mode for the LED
 80007c4:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <pin_init+0x194>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	79fa      	ldrb	r2, [r7, #7]
 80007ca:	0052      	lsls	r2, r2, #1
 80007cc:	2102      	movs	r1, #2
 80007ce:	fa01 f202 	lsl.w	r2, r1, r2
 80007d2:	4611      	mov	r1, r2
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <pin_init+0x194>)
 80007d6:	430b      	orrs	r3, r1
 80007d8:	6013      	str	r3, [r2, #0]
				break;
 80007da:	e002      	b.n	80007e2 <pin_init+0x17e>
				break;
 80007dc:	bf00      	nop
 80007de:	e000      	b.n	80007e2 <pin_init+0x17e>
				break;
 80007e0:	bf00      	nop
		}
	}
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40020c00 	.word	0x40020c00
 80007f8:	40020000 	.word	0x40020000

080007fc <pin_operations>:


void pin_operations (uint8_t pin , uint8_t state)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	460a      	mov	r2, r1
 8000806:	71fb      	strb	r3, [r7, #7]
 8000808:	4613      	mov	r3, r2
 800080a:	71bb      	strb	r3, [r7, #6]
	if(state == TOGGLE)
 800080c:	79bb      	ldrb	r3, [r7, #6]
 800080e:	2b02      	cmp	r3, #2
 8000810:	d10a      	bne.n	8000828 <pin_operations+0x2c>
	{
		gpiod_ptr->ODR ^= (1<<pin);					/// toggling the LED
 8000812:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <pin_operations+0x6c>)
 8000814:	695b      	ldr	r3, [r3, #20]
 8000816:	79fa      	ldrb	r2, [r7, #7]
 8000818:	2101      	movs	r1, #1
 800081a:	fa01 f202 	lsl.w	r2, r1, r2
 800081e:	4611      	mov	r1, r2
 8000820:	4a11      	ldr	r2, [pc, #68]	@ (8000868 <pin_operations+0x6c>)
 8000822:	404b      	eors	r3, r1
 8000824:	6153      	str	r3, [r2, #20]
	}
	else
	{
		gpiod_ptr->ODR &= ~(1<<pin);				/// Turn off the LED
	}
}
 8000826:	e018      	b.n	800085a <pin_operations+0x5e>
	else if (state == ON)
 8000828:	79bb      	ldrb	r3, [r7, #6]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d10a      	bne.n	8000844 <pin_operations+0x48>
		gpiod_ptr->ODR |= (1<<pin);				/// Turn on the LED
 800082e:	4b0e      	ldr	r3, [pc, #56]	@ (8000868 <pin_operations+0x6c>)
 8000830:	695b      	ldr	r3, [r3, #20]
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	2101      	movs	r1, #1
 8000836:	fa01 f202 	lsl.w	r2, r1, r2
 800083a:	4611      	mov	r1, r2
 800083c:	4a0a      	ldr	r2, [pc, #40]	@ (8000868 <pin_operations+0x6c>)
 800083e:	430b      	orrs	r3, r1
 8000840:	6153      	str	r3, [r2, #20]
}
 8000842:	e00a      	b.n	800085a <pin_operations+0x5e>
		gpiod_ptr->ODR &= ~(1<<pin);				/// Turn off the LED
 8000844:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <pin_operations+0x6c>)
 8000846:	695b      	ldr	r3, [r3, #20]
 8000848:	79fa      	ldrb	r2, [r7, #7]
 800084a:	2101      	movs	r1, #1
 800084c:	fa01 f202 	lsl.w	r2, r1, r2
 8000850:	43d2      	mvns	r2, r2
 8000852:	4611      	mov	r1, r2
 8000854:	4a04      	ldr	r2, [pc, #16]	@ (8000868 <pin_operations+0x6c>)
 8000856:	400b      	ands	r3, r1
 8000858:	6153      	str	r3, [r2, #20]
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40020c00 	.word	0x40020c00

0800086c <TIM2_IRQHandler>:

	}
}

void TIM2_IRQHandler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	if (gpt2_ptr->TIMx_SR & 1U) 			/// Last bit in the SR is 1 indicating there is an interrupt happened
 8000870:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000874:	691b      	ldr	r3, [r3, #16]
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	2b00      	cmp	r3, #0
 800087c:	d03e      	beq.n	80008fc <TIM2_IRQHandler+0x90>
	{
		gpt2_ptr->TIMx_SR &= ~(1U << 0);
 800087e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000882:	691b      	ldr	r3, [r3, #16]
 8000884:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000888:	f023 0301 	bic.w	r3, r3, #1
 800088c:	6113      	str	r3, [r2, #16]
		pin_operations(GREEN_LED_PIN, TOGGLE);
 800088e:	2102      	movs	r1, #2
 8000890:	200c      	movs	r0, #12
 8000892:	f7ff ffb3 	bl	80007fc <pin_operations>

		four_s_delay++;
 8000896:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <TIM2_IRQHandler+0x94>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	3301      	adds	r3, #1
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4b18      	ldr	r3, [pc, #96]	@ (8000900 <TIM2_IRQHandler+0x94>)
 80008a0:	701a      	strb	r2, [r3, #0]
		eight_s_delay++;
 80008a2:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <TIM2_IRQHandler+0x98>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4b16      	ldr	r3, [pc, #88]	@ (8000904 <TIM2_IRQHandler+0x98>)
 80008ac:	701a      	strb	r2, [r3, #0]
		twelve_s_delay++;
 80008ae:	4b16      	ldr	r3, [pc, #88]	@ (8000908 <TIM2_IRQHandler+0x9c>)
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	3301      	adds	r3, #1
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <TIM2_IRQHandler+0x9c>)
 80008b8:	701a      	strb	r2, [r3, #0]

		if(four_s_delay == 4)
 80008ba:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <TIM2_IRQHandler+0x94>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b04      	cmp	r3, #4
 80008c0:	d106      	bne.n	80008d0 <TIM2_IRQHandler+0x64>
		{
			pin_operations(BLUE_LED_PIN, ON);
 80008c2:	2101      	movs	r1, #1
 80008c4:	200f      	movs	r0, #15
 80008c6:	f7ff ff99 	bl	80007fc <pin_operations>
			four_s_delay = 0 ;
 80008ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <TIM2_IRQHandler+0x94>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	701a      	strb	r2, [r3, #0]
		}

		if(eight_s_delay == 8)
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <TIM2_IRQHandler+0x98>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b08      	cmp	r3, #8
 80008d6:	d106      	bne.n	80008e6 <TIM2_IRQHandler+0x7a>
		{
			pin_operations(RED_LED_PIN, TOGGLE);
 80008d8:	2102      	movs	r1, #2
 80008da:	200e      	movs	r0, #14
 80008dc:	f7ff ff8e 	bl	80007fc <pin_operations>
			eight_s_delay = 0 ;
 80008e0:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <TIM2_IRQHandler+0x98>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
		}

		if(twelve_s_delay == 12)
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <TIM2_IRQHandler+0x9c>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b0c      	cmp	r3, #12
 80008ec:	d106      	bne.n	80008fc <TIM2_IRQHandler+0x90>
		{
			pin_operations(ORANGE_LED_PIN, TOGGLE);
 80008ee:	2102      	movs	r1, #2
 80008f0:	200d      	movs	r0, #13
 80008f2:	f7ff ff83 	bl	80007fc <pin_operations>
			twelve_s_delay = 0 ;
 80008f6:	4b04      	ldr	r3, [pc, #16]	@ (8000908 <TIM2_IRQHandler+0x9c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000020 	.word	0x20000020
 8000904:	20000021 	.word	0x20000021
 8000908:	20000022 	.word	0x20000022

0800090c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
	if(gpt4_ptr->TIMx_SR &1u)
 8000910:	4b07      	ldr	r3, [pc, #28]	@ (8000930 <TIM4_IRQHandler+0x24>)
 8000912:	691b      	ldr	r3, [r3, #16]
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	2b00      	cmp	r3, #0
 800091a:	d007      	beq.n	800092c <TIM4_IRQHandler+0x20>
	{
		gpt4_ptr->TIMx_SR &= ~(1U << 0);
 800091c:	4b04      	ldr	r3, [pc, #16]	@ (8000930 <TIM4_IRQHandler+0x24>)
 800091e:	691b      	ldr	r3, [r3, #16]
 8000920:	4a03      	ldr	r2, [pc, #12]	@ (8000930 <TIM4_IRQHandler+0x24>)
 8000922:	f023 0301 	bic.w	r3, r3, #1
 8000926:	6113      	str	r3, [r2, #16]

		fade_led_program();
 8000928:	f7ff fe2a 	bl	8000580 <fade_led_program>
	}
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40000800 	.word	0x40000800

08000934 <usart2_clock_enable>:
}


// Function to enable the clock for UART 2 module . We need to enable the clock of USART2 module and GPIOA module
void usart2_clock_enable(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
	rcc_ptr->APB1ENR |= 1<<17;				/// Set the USART2 clock enable bit
 8000938:	4b08      	ldr	r3, [pc, #32]	@ (800095c <usart2_clock_enable+0x28>)
 800093a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093c:	4a07      	ldr	r2, [pc, #28]	@ (800095c <usart2_clock_enable+0x28>)
 800093e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000942:	6413      	str	r3, [r2, #64]	@ 0x40
	rcc_ptr->AHB1ENR |= 1<<0;				/// Set the GPIOA clock enable bit
 8000944:	4b05      	ldr	r3, [pc, #20]	@ (800095c <usart2_clock_enable+0x28>)
 8000946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000948:	4a04      	ldr	r2, [pc, #16]	@ (800095c <usart2_clock_enable+0x28>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800

08000960 <uart2_init>:


#include "STM32_UART.h"

void uart2_init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	// Step 1 - Enable the clocks
	usart2_clock_enable();
 8000964:	f7ff ffe6 	bl	8000934 <usart2_clock_enable>
	// Step 2.1 - Set the GPIO Pins in alternalte fucntions mode for UART
	pin_init(2,PIN_ALTERNATE_FUNCTION,PORTA);
 8000968:	2201      	movs	r2, #1
 800096a:	2103      	movs	r1, #3
 800096c:	2002      	movs	r0, #2
 800096e:	f7ff fe79 	bl	8000664 <pin_init>
	pin_init(3,PIN_ALTERNATE_FUNCTION,PORTA);
 8000972:	2201      	movs	r2, #1
 8000974:	2103      	movs	r1, #3
 8000976:	2003      	movs	r0, #3
 8000978:	f7ff fe74 	bl	8000664 <pin_init>
	// Step 2.2 - Set the alternate function corresponding to UART for PA2 and PA3
	gpioa_ptr->AFRL	&= ~( 0x0F << 8  );	 /// Clearing the bits
 800097c:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <uart2_init+0x60>)
 800097e:	6a1b      	ldr	r3, [r3, #32]
 8000980:	4a0f      	ldr	r2, [pc, #60]	@ (80009c0 <uart2_init+0x60>)
 8000982:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000986:	6213      	str	r3, [r2, #32]
	gpioa_ptr->AFRL |= ( 7 << 8 );		/// Setting into AF7 mode
 8000988:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <uart2_init+0x60>)
 800098a:	6a1b      	ldr	r3, [r3, #32]
 800098c:	4a0c      	ldr	r2, [pc, #48]	@ (80009c0 <uart2_init+0x60>)
 800098e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000992:	6213      	str	r3, [r2, #32]
	gpioa_ptr->AFRL &= ~( 0x0F << 12  );	 /// Clearing the bits
 8000994:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <uart2_init+0x60>)
 8000996:	6a1b      	ldr	r3, [r3, #32]
 8000998:	4a09      	ldr	r2, [pc, #36]	@ (80009c0 <uart2_init+0x60>)
 800099a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800099e:	6213      	str	r3, [r2, #32]
	gpioa_ptr->AFRL |= ( 7 << 12 );		/// Setting into AF7 mode
 80009a0:	4b07      	ldr	r3, [pc, #28]	@ (80009c0 <uart2_init+0x60>)
 80009a2:	6a1b      	ldr	r3, [r3, #32]
 80009a4:	4a06      	ldr	r2, [pc, #24]	@ (80009c0 <uart2_init+0x60>)
 80009a6:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80009aa:	6213      	str	r3, [r2, #32]
	// Step 3 - Set the baud rate
	uart2_set_baud_rate(9600,0);
 80009ac:	2100      	movs	r1, #0
 80009ae:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80009b2:	f000 f807 	bl	80009c4 <uart2_set_baud_rate>
	// Step 4 - Enable UART
	uart2_enable();
 80009b6:	f000 f89f 	bl	8000af8 <uart2_enable>
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40020000 	.word	0x40020000

080009c4 <uart2_set_baud_rate>:

void uart2_set_baud_rate(uint32_t baud_rate , uint8_t oversampling)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
	uint32_t internal_clock = 16000000;															// 16Mhz clock
 80009d0:	4b46      	ldr	r3, [pc, #280]	@ (8000aec <uart2_set_baud_rate+0x128>)
 80009d2:	613b      	str	r3, [r7, #16]
	float usartdiv = (float)internal_clock / ((float)baud_rate * (8 * (2 - oversampling)));			// Finding the usartdiv using the equation
 80009d4:	693b      	ldr	r3, [r7, #16]
 80009d6:	ee07 3a90 	vmov	s15, r3
 80009da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	ee07 3a90 	vmov	s15, r3
 80009e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009e8:	78fb      	ldrb	r3, [r7, #3]
 80009ea:	f1c3 0302 	rsb	r3, r3, #2
 80009ee:	00db      	lsls	r3, r3, #3
 80009f0:	ee07 3a90 	vmov	s15, r3
 80009f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a00:	edc7 7a03 	vstr	s15, [r7, #12]
	uint32_t mantassa = (uint32_t)usartdiv;
 8000a04:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a0c:	ee17 3a90 	vmov	r3, s15
 8000a10:	60bb      	str	r3, [r7, #8]
	uint32_t fraction;
	if (oversampling == 1)		/// for oversampling of 8
 8000a12:	78fb      	ldrb	r3, [r7, #3]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d122      	bne.n	8000a5e <uart2_set_baud_rate+0x9a>
	{
		fraction = (uint32_t)(( (float)(usartdiv - mantassa) * 8) + 0.5);
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	ee07 3a90 	vmov	s15, r3
 8000a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a22:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a2a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8000a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a32:	ee17 0a90 	vmov	r0, s15
 8000a36:	f7ff fd2b 	bl	8000490 <__aeabi_f2d>
 8000a3a:	f04f 0200 	mov.w	r2, #0
 8000a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000af0 <uart2_set_baud_rate+0x12c>)
 8000a40:	f7ff fbc8 	bl	80001d4 <__adddf3>
 8000a44:	4602      	mov	r2, r0
 8000a46:	460b      	mov	r3, r1
 8000a48:	4610      	mov	r0, r2
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	f7ff fd78 	bl	8000540 <__aeabi_d2uiz>
 8000a50:	4603      	mov	r3, r0
 8000a52:	617b      	str	r3, [r7, #20]
		fraction &= 0x07;      // keep only 3 bits
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	f003 0307 	and.w	r3, r3, #7
 8000a5a:	617b      	str	r3, [r7, #20]
 8000a5c:	e024      	b.n	8000aa8 <uart2_set_baud_rate+0xe4>
	}
	else if (oversampling == 0)/// for oversampling of 16
 8000a5e:	78fb      	ldrb	r3, [r7, #3]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d121      	bne.n	8000aa8 <uart2_set_baud_rate+0xe4>
	{
		fraction = (uint32_t)(( (float)(usartdiv - mantassa) * 16) + 0.5);
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	ee07 3a90 	vmov	s15, r3
 8000a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a76:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8000a7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a7e:	ee17 0a90 	vmov	r0, s15
 8000a82:	f7ff fd05 	bl	8000490 <__aeabi_f2d>
 8000a86:	f04f 0200 	mov.w	r2, #0
 8000a8a:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <uart2_set_baud_rate+0x12c>)
 8000a8c:	f7ff fba2 	bl	80001d4 <__adddf3>
 8000a90:	4602      	mov	r2, r0
 8000a92:	460b      	mov	r3, r1
 8000a94:	4610      	mov	r0, r2
 8000a96:	4619      	mov	r1, r3
 8000a98:	f7ff fd52 	bl	8000540 <__aeabi_d2uiz>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	617b      	str	r3, [r7, #20]
		fraction &= 0x0F;      // keep only 4 bits
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	f003 030f 	and.w	r3, r3, #15
 8000aa6:	617b      	str	r3, [r7, #20]
	}
	usart2_ptr->BRR = 0x0000;
 8000aa8:	4b12      	ldr	r3, [pc, #72]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
	usart2_ptr->BRR |= (mantassa << 4);
 8000aae:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000ab0:	689a      	ldr	r2, [r3, #8]
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	011b      	lsls	r3, r3, #4
 8000ab6:	490f      	ldr	r1, [pc, #60]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	608b      	str	r3, [r1, #8]
	usart2_ptr->BRR |= fraction;
 8000abc:	4b0d      	ldr	r3, [pc, #52]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000abe:	689a      	ldr	r2, [r3, #8]
 8000ac0:	490c      	ldr	r1, [pc, #48]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	608b      	str	r3, [r1, #8]
	usart2_ptr->CR1 &= ~(1 << 15);
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	4a09      	ldr	r2, [pc, #36]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000ace:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ad2:	60d3      	str	r3, [r2, #12]
	usart2_ptr->CR1 |= (oversampling << 15);
 8000ad4:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000ad6:	68da      	ldr	r2, [r3, #12]
 8000ad8:	78fb      	ldrb	r3, [r7, #3]
 8000ada:	03db      	lsls	r3, r3, #15
 8000adc:	4905      	ldr	r1, [pc, #20]	@ (8000af4 <uart2_set_baud_rate+0x130>)
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	60cb      	str	r3, [r1, #12]

}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	00f42400 	.word	0x00f42400
 8000af0:	3fe00000 	.word	0x3fe00000
 8000af4:	40004400 	.word	0x40004400

08000af8 <uart2_enable>:

void uart2_enable(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
	usart2_ptr->CR1 |=  1<<13;				/// Setting the uart enable bit
 8000afc:	4b0b      	ldr	r3, [pc, #44]	@ (8000b2c <uart2_enable+0x34>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <uart2_enable+0x34>)
 8000b02:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b06:	60d3      	str	r3, [r2, #12]
	usart2_ptr->CR1 |=  1<<3;				/// Setting the uart TX
 8000b08:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <uart2_enable+0x34>)
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	@ (8000b2c <uart2_enable+0x34>)
 8000b0e:	f043 0308 	orr.w	r3, r3, #8
 8000b12:	60d3      	str	r3, [r2, #12]
	usart2_ptr->CR1 |=  1<<2;				/// Setting the uart RX
 8000b14:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <uart2_enable+0x34>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	4a04      	ldr	r2, [pc, #16]	@ (8000b2c <uart2_enable+0x34>)
 8000b1a:	f043 0304 	orr.w	r3, r3, #4
 8000b1e:	60d3      	str	r3, [r2, #12]
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	40004400 	.word	0x40004400

08000b30 <uart2_write_char>:

// Step 5 - Function for writing the data
void uart2_write_char(uint8_t charecter)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
	while (!(usart2_ptr->SR & (1<<7)));
 8000b3a:	bf00      	nop
 8000b3c:	4b07      	ldr	r3, [pc, #28]	@ (8000b5c <uart2_write_char+0x2c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0f9      	beq.n	8000b3c <uart2_write_char+0xc>
	usart2_ptr->DR = charecter;
 8000b48:	4a04      	ldr	r2, [pc, #16]	@ (8000b5c <uart2_write_char+0x2c>)
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	6053      	str	r3, [r2, #4]
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40004400 	.word	0x40004400

08000b60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b60:	480d      	ldr	r0, [pc, #52]	@ (8000b98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b62:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b64:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b68:	480c      	ldr	r0, [pc, #48]	@ (8000b9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b6a:	490d      	ldr	r1, [pc, #52]	@ (8000ba0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba4 <LoopForever+0xe>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b70:	e002      	b.n	8000b78 <LoopCopyDataInit>

08000b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b76:	3304      	adds	r3, #4

08000b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b7c:	d3f9      	bcc.n	8000b72 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b80:	4c0a      	ldr	r4, [pc, #40]	@ (8000bac <LoopForever+0x16>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b84:	e001      	b.n	8000b8a <LoopFillZerobss>

08000b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b88:	3204      	adds	r2, #4

08000b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b8c:	d3fb      	bcc.n	8000b86 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000b8e:	f000 f811 	bl	8000bb4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000b92:	f7ff fd46 	bl	8000622 <main>

08000b96 <LoopForever>:

LoopForever:
  b LoopForever
 8000b96:	e7fe      	b.n	8000b96 <LoopForever>
  ldr   r0, =_estack
 8000b98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000ba4:	08000c1c 	.word	0x08000c1c
  ldr r2, =_sbss
 8000ba8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000bac:	20000024 	.word	0x20000024

08000bb0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC_IRQHandler>
	...

08000bb4 <__libc_init_array>:
 8000bb4:	b570      	push	{r4, r5, r6, lr}
 8000bb6:	4d0d      	ldr	r5, [pc, #52]	@ (8000bec <__libc_init_array+0x38>)
 8000bb8:	4c0d      	ldr	r4, [pc, #52]	@ (8000bf0 <__libc_init_array+0x3c>)
 8000bba:	1b64      	subs	r4, r4, r5
 8000bbc:	10a4      	asrs	r4, r4, #2
 8000bbe:	2600      	movs	r6, #0
 8000bc0:	42a6      	cmp	r6, r4
 8000bc2:	d109      	bne.n	8000bd8 <__libc_init_array+0x24>
 8000bc4:	4d0b      	ldr	r5, [pc, #44]	@ (8000bf4 <__libc_init_array+0x40>)
 8000bc6:	4c0c      	ldr	r4, [pc, #48]	@ (8000bf8 <__libc_init_array+0x44>)
 8000bc8:	f000 f818 	bl	8000bfc <_init>
 8000bcc:	1b64      	subs	r4, r4, r5
 8000bce:	10a4      	asrs	r4, r4, #2
 8000bd0:	2600      	movs	r6, #0
 8000bd2:	42a6      	cmp	r6, r4
 8000bd4:	d105      	bne.n	8000be2 <__libc_init_array+0x2e>
 8000bd6:	bd70      	pop	{r4, r5, r6, pc}
 8000bd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bdc:	4798      	blx	r3
 8000bde:	3601      	adds	r6, #1
 8000be0:	e7ee      	b.n	8000bc0 <__libc_init_array+0xc>
 8000be2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000be6:	4798      	blx	r3
 8000be8:	3601      	adds	r6, #1
 8000bea:	e7f2      	b.n	8000bd2 <__libc_init_array+0x1e>
 8000bec:	08000c14 	.word	0x08000c14
 8000bf0:	08000c14 	.word	0x08000c14
 8000bf4:	08000c14 	.word	0x08000c14
 8000bf8:	08000c18 	.word	0x08000c18

08000bfc <_init>:
 8000bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bfe:	bf00      	nop
 8000c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c02:	bc08      	pop	{r3}
 8000c04:	469e      	mov	lr, r3
 8000c06:	4770      	bx	lr

08000c08 <_fini>:
 8000c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c0a:	bf00      	nop
 8000c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c0e:	bc08      	pop	{r3}
 8000c10:	469e      	mov	lr, r3
 8000c12:	4770      	bx	lr
