//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_6,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_7,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_8,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_9,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_10,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_11,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_12
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_4];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_5];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_6];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_7];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_10];
	ld.param.u64 	%rd13, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_11];
	ld.param.u64 	%rd14, [Fused_BroadcastTo_inplace_assign_builder_StridedSlice_split_Cast_Reshape_Resh_more_parallel_15136623444023993376_kernel0_param_12];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 51;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_15;
	bra.uni 	BB0_1;

BB0_15:
	setp.gt.s32	%p10, %r2, 198;
	@%p10 bra 	BB0_17;

	mad.lo.s32 	%r87, %r1, 199, %r2;
	cvta.to.global.u64 	%rd48, %rd6;
	mul.wide.s32 	%rd49, %r87, 4;
	add.s64 	%rd50, %rd48, %rd49;
	mov.u32 	%r88, 0;
	st.global.u32 	[%rd50], %r88;
	bra.uni 	BB0_17;

BB0_1:
	setp.lt.s32	%p2, %r1, 179;
	@%p2 bra 	BB0_14;
	bra.uni 	BB0_2;

BB0_14:
	shl.b32 	%r69, %r1, 10;
	shl.b32 	%r70, %r2, 2;
	add.s32 	%r71, %r69, %r70;
	add.s32 	%r72, %r71, -52224;
	cvta.to.global.u64 	%rd42, %rd4;
	mul.wide.s32 	%rd43, %r72, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd44];
	add.s32 	%r73, %r1, -51;
	shr.s32 	%r74, %r73, 31;
	shr.u32 	%r75, %r74, 25;
	add.s32 	%r76, %r73, %r75;
	and.b32  	%r77, %r76, 4194176;
	sub.s32 	%r78, %r73, %r77;
	shl.b32 	%r79, %r78, 10;
	shr.s32 	%r80, %r2, 31;
	shr.u32 	%r81, %r80, 24;
	add.s32 	%r82, %r2, %r81;
	and.b32  	%r83, %r82, 1073741568;
	sub.s32 	%r84, %r2, %r83;
	shl.b32 	%r85, %r84, 2;
	add.s32 	%r86, %r85, %r79;
	cvta.to.global.u64 	%rd45, %rd7;
	mul.wide.s32 	%rd46, %r86, 4;
	add.s64 	%rd47, %rd45, %rd46;
	st.global.v4.f32 	[%rd47], {%f9, %f10, %f11, %f12};
	bra.uni 	BB0_17;

BB0_2:
	setp.lt.s32	%p3, %r1, 191;
	@%p3 bra 	BB0_13;
	bra.uni 	BB0_3;

BB0_13:
	shl.b32 	%r42, %r1, 10;
	shl.b32 	%r43, %r2, 2;
	add.s32 	%r44, %r42, %r43;
	add.s32 	%r45, %r44, -183296;
	cvta.to.global.u64 	%rd34, %rd2;
	mul.wide.s32 	%rd35, %r45, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.v4.u32 	{%r46, %r47, %r48, %r49}, [%rd36];
	add.s32 	%r54, %r1, -179;
	mul.hi.s32 	%r55, %r54, 715827883;
	shr.u32 	%r56, %r55, 31;
	shr.u32 	%r57, %r55, 1;
	add.s32 	%r58, %r57, %r56;
	mul.lo.s32 	%r59, %r58, 12;
	sub.s32 	%r60, %r54, %r59;
	shl.b32 	%r61, %r60, 10;
	shr.s32 	%r62, %r2, 31;
	shr.u32 	%r63, %r62, 24;
	add.s32 	%r64, %r2, %r63;
	and.b32  	%r65, %r64, 1073741568;
	sub.s32 	%r66, %r2, %r65;
	shl.b32 	%r67, %r66, 2;
	add.s32 	%r68, %r67, %r61;
	cvta.to.global.u64 	%rd37, %rd9;
	mul.wide.s32 	%rd38, %r68, 4;
	add.s64 	%rd39, %rd37, %rd38;
	cvt.rn.f32.s32	%f5, %r49;
	cvt.rn.f32.s32	%f6, %r48;
	cvt.rn.f32.s32	%f7, %r47;
	cvt.rn.f32.s32	%f8, %r46;
	st.global.v4.f32 	[%rd39], {%f8, %f7, %f6, %f5};
	cvta.to.global.u64 	%rd40, %rd8;
	add.s64 	%rd41, %rd40, %rd38;
	st.global.v4.f32 	[%rd41], {%f8, %f7, %f6, %f5};
	bra.uni 	BB0_17;

BB0_3:
	setp.lt.s32	%p4, %r1, 203;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	shl.b32 	%r15, %r1, 10;
	shl.b32 	%r16, %r2, 2;
	add.s32 	%r17, %r15, %r16;
	add.s32 	%r18, %r17, -195584;
	cvta.to.global.u64 	%rd26, %rd3;
	mul.wide.s32 	%rd27, %r18, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.nc.v4.u32 	{%r19, %r20, %r21, %r22}, [%rd28];
	add.s32 	%r27, %r1, -191;
	mul.hi.s32 	%r28, %r27, 715827883;
	shr.u32 	%r29, %r28, 31;
	shr.u32 	%r30, %r28, 1;
	add.s32 	%r31, %r30, %r29;
	mul.lo.s32 	%r32, %r31, 12;
	sub.s32 	%r33, %r27, %r32;
	shl.b32 	%r34, %r33, 10;
	shr.s32 	%r35, %r2, 31;
	shr.u32 	%r36, %r35, 24;
	add.s32 	%r37, %r2, %r36;
	and.b32  	%r38, %r37, 1073741568;
	sub.s32 	%r39, %r2, %r38;
	shl.b32 	%r40, %r39, 2;
	add.s32 	%r41, %r40, %r34;
	cvta.to.global.u64 	%rd29, %rd11;
	mul.wide.s32 	%rd30, %r41, 4;
	add.s64 	%rd31, %rd29, %rd30;
	cvt.rn.f32.s32	%f1, %r22;
	cvt.rn.f32.s32	%f2, %r21;
	cvt.rn.f32.s32	%f3, %r20;
	cvt.rn.f32.s32	%f4, %r19;
	st.global.v4.f32 	[%rd31], {%f4, %f3, %f2, %f1};
	cvta.to.global.u64 	%rd32, %rd10;
	add.s64 	%rd33, %rd32, %rd30;
	st.global.v4.f32 	[%rd33], {%f4, %f3, %f2, %f1};
	bra.uni 	BB0_17;

BB0_4:
	setp.lt.s32	%p5, %r1, 254;
	mul.lo.s32 	%r3, %r2, 3;
	mad.lo.s32 	%r4, %r1, 597, %r3;
	add.s32 	%r5, %r4, -182084;
	cvta.to.global.u64 	%rd15, %rd5;
	mul.wide.s32 	%rd16, %r5, 4;
	add.s64 	%rd1, %rd15, %rd16;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_17;

	ld.global.nc.u32 	%r12, [%rd1+243572];
	mad.lo.s32 	%r13, %r1, 199, %r2;
	add.s32 	%r14, %r13, -40397;
	cvta.to.global.u64 	%rd23, %rd12;
	mul.wide.s32 	%rd24, %r14, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.u32 	[%rd25], %r12;
	bra.uni 	BB0_17;

BB0_5:
	setp.lt.s32	%p6, %r1, 305;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 198;
	@%p8 bra 	BB0_17;

	ld.global.nc.u32 	%r9, [%rd1+121792];
	mad.lo.s32 	%r10, %r1, 199, %r2;
	add.s32 	%r11, %r10, -50546;
	cvta.to.global.u64 	%rd20, %rd13;
	mul.wide.s32 	%rd21, %r11, 4;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u32 	[%rd22], %r9;
	bra.uni 	BB0_17;

BB0_6:
	setp.gt.s32	%p7, %r2, 198;
	@%p7 bra 	BB0_17;

	ld.global.nc.u32 	%r6, [%rd1];
	mad.lo.s32 	%r7, %r1, 199, %r2;
	add.s32 	%r8, %r7, -60695;
	cvta.to.global.u64 	%rd17, %rd14;
	mul.wide.s32 	%rd18, %r8, 4;
	add.s64 	%rd19, %rd17, %rd18;
	st.global.u32 	[%rd19], %r6;

BB0_17:
	ret;
}


