
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.687027                       # Number of seconds simulated
sim_ticks                                1687026695500                       # Number of ticks simulated
final_tick                               1687026695500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 360680                       # Simulator instruction rate (inst/s)
host_op_rate                                   632137                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1216951862                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821560                       # Number of bytes of host memory used
host_seconds                                  1386.27                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       427029696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427072960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73776448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73776448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6672339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6673015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1152757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1152757                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          253125631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             253151276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43731642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43731642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43731642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         253125631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296882918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6673015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1152757                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6673015                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1152757                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425393536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1679424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73757888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427072960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73776448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  26241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   270                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5503253                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            408973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            438691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            406841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            420621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            403015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            406685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           426459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           420231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           423563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72778                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1687026394500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6673015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1152757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6646774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5920388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.310582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.104180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.812332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5381864     90.90%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       394186      6.66%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32967      0.56%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16030      0.27%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11268      0.19%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10739      0.18%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11984      0.20%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8632      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52718      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5920388                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.339414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.931067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.034608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59810     88.49%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7110     10.52%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          389      0.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          139      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           79      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           26      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67590                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.050851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.021565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31775     47.01%     47.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              806      1.19%     48.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34806     51.50%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67590                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 151932365500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            276559378000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33233870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22858.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41608.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       252.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    253.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1341263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  537589                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     215573.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22405934880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12225460500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25900680000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3805360560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110188169520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         888279747255                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         233021444250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1295826796965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            768.114174                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 382285886250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56333420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1248407027750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22352198400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12196140000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25944149400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3662625600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110188169520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         878762084760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         241370271000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1294475638680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.313262                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 395885988500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56333420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1234804280250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3374053391                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3374053391                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          14626645                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.967568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           279150570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14627157                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.084404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         338070500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.967568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2364848973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2364848973                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    207329045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207329045                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71821525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71821525                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     279150570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        279150570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    279150570                       # number of overall hits
system.cpu.dcache.overall_hits::total       279150570                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     13970124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13970124                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       657033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       657033                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14627157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14627157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14627157                       # number of overall misses
system.cpu.dcache.overall_misses::total      14627157                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 706821128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 706821128500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23689476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23689476000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 730510604500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 730510604500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 730510604500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 730510604500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063128                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009065                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049790                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50595.193607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50595.193607                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36055.230103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36055.230103                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49942.077227                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49942.077227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49942.077227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49942.077227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4015096                       # number of writebacks
system.cpu.dcache.writebacks::total           4015096                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     13970124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13970124                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       657033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       657033                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14627157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14627157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14627157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14627157                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 692851004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 692851004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23032443000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23032443000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 715883447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 715883447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 715883447500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 715883447500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.049790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.049790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049790                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49595.193607                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49595.193607                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35055.230103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35055.230103                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48942.077227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48942.077227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48942.077227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48942.077227                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                71                       # number of replacements
system.cpu.icache.tags.tagsinuse           584.457852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               687                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          985905.762737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   584.457852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.285380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.285380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          616                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          616                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.300781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677318633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677318633                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317259                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317259                       # number of overall hits
system.cpu.icache.overall_hits::total       677317259                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          687                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          687                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            687                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          687                       # number of overall misses
system.cpu.icache.overall_misses::total           687                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55328500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55328500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55328500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55328500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55328500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80536.390102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80536.390102                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80536.390102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80536.390102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80536.390102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80536.390102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          687                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54641500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54641500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79536.390102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79536.390102                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79536.390102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79536.390102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79536.390102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79536.390102                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6717840                       # number of replacements
system.l2.tags.tagsinuse                 16245.062195                       # Cycle average of tags in use
system.l2.tags.total_refs                    21612952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6734174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.209444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330501872500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3098.824376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.585979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13144.651840                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.802286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991520                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996948                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36645766                       # Number of tag accesses
system.l2.tags.data_accesses                 36645766                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4015096                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4015096                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           70                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               70                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             438405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                438405                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7516413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7516413                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7954818                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7954829                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data              7954818                       # number of overall hits
system.l2.overall_hits::total                 7954829                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           218628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218628                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              676                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6453711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6453711                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 676                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6672339                       # number of demand (read+write) misses
system.l2.demand_misses::total                6673015                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                676                       # number of overall misses
system.l2.overall_misses::cpu.data            6672339                       # number of overall misses
system.l2.overall_misses::total               6673015                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17443640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17443640000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53492000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 592973481000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 592973481000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  610417121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     610470613000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53492000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 610417121000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    610470613000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4015096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4015096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           70                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           70                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         657033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     13970124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13970124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               687                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14627157                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14627844                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              687                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14627157                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14627844                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.332750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332750                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.983988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983988                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461965                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.983988                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.456161                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.456186                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.983988                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.456161                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.456186                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79786.852553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79786.852553                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79130.177515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79130.177515                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91881.009391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91881.009391                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79130.177515                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91484.728369                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91483.476809                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79130.177515                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91484.728369                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91483.476809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1152757                       # number of writebacks
system.l2.writebacks::total                   1152757                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       249536                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        249536                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       218628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218628                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6453711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6453711                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6672339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6673015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6672339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6673015                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15257360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15257360000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 528436371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 528436371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 543693731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 543740463000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 543693731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 543740463000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.332750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.983988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461965                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.983988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.456161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.456186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.983988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.456161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.456186                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69786.852553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69786.852553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69130.177515                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69130.177515                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81881.009391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81881.009391                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69130.177515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81484.728369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81483.476809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69130.177515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81484.728369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81483.476809                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6454387                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1152757                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5503253                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218628                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6454387                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20002040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20002040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20002040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    500849408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    500849408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               500849408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13329025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13329025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13329025                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17947118500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37217195000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     29254560                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14626716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         311366                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       311366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          13970811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5167853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           70                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16176632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657033                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           687                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13970124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43880959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              43882403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1193104192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1193152640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6717840                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21345684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21034317     98.54%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 311367      1.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21345684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18642447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1030500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21940735500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
