{"vcs1":{"timestamp_begin":1679884835.864436384, "rt":0.30, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1679884836.197407101, "rt":0.28, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1679884836.502491673, "rt":0.29, "ut":0.10, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679884835.623822883}
{"VCS_COMP_START_TIME": 1679884835.623822883}
{"VCS_COMP_END_TIME": 1679884836.834842555}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336180}}
{"stitch_vcselab": {"peak_mem": 222552}}
