<html><body><h1>RISC-V ISA Coverage Report for file vmlinux </h1><p><small>This report is automatically created by <b>riscisacoverage</b> tool. Check <a href="https://github.com/davidcastells/riscvisacoverage">https://github.com/davidcastells/riscvisacoverage</a> </small></p><br><table><tr><td>File Path:</td><td>vmlinux</td><tr><td>Report date:</td><td>29/11/2022 19:24:01</td><tr><td>Elf class:</td><td>64</td><tr><td>Code Length:</td><td>4882586</td></table><table><tr><td valign="top"><h2>RV32I</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>LUI</td><td>Yes</td><td>6990</td></tr><tr><td>AUIPC</td><td>Yes</td><td>79432</td></tr><tr><td>JAL</td><td>Yes</td><td>57775</td></tr><tr><td>JALR</td><td>Yes</td><td>35100</td></tr><tr><td>BEQ</td><td>Yes</td><td>34001</td></tr><tr><td>BNE</td><td>Yes</td><td>27059</td></tr><tr><td>BLT</td><td>Yes</td><td>7758</td></tr><tr><td>BGE</td><td>Yes</td><td>5193</td></tr><tr><td>BLTU</td><td>Yes</td><td>9847</td></tr><tr><td>BGEU</td><td>Yes</td><td>7524</td></tr><tr><td>LB</td><td>Yes</td><td>181</td></tr><tr><td>LH</td><td>Yes</td><td>434</td></tr><tr><td>LW</td><td>Yes</td><td>36305</td></tr><tr><td>LBU</td><td>Yes</td><td>19757</td></tr><tr><td>LHU</td><td>Yes</td><td>15401</td></tr><tr><td>SB</td><td>Yes</td><td>11530</td></tr><tr><td>SH</td><td>Yes</td><td>10508</td></tr><tr><td>SW</td><td>Yes</td><td>21814</td></tr><tr><td>ADDI</td><td>Yes</td><td>105232</td></tr><tr><td>SLTI</td><td>Yes</td><td>96</td></tr><tr><td>SLTIU</td><td>Yes</td><td>967</td></tr><tr><td>XORI</td><td>Yes</td><td>1833</td></tr><tr><td>ORI</td><td>Yes</td><td>3281</td></tr><tr><td>ANDI</td><td>Yes</td><td>14456</td></tr><tr><td>SLLI</td><td>Yes</td><td>11680</td></tr><tr><td>SRLI</td><td>Yes</td><td>6311</td></tr><tr><td>SRAI</td><td>Yes</td><td>461</td></tr><tr><td>ADD</td><td>Yes</td><td>3314</td></tr><tr><td>SUB</td><td>Yes</td><td>4370</td></tr><tr><td>SLL</td><td>Yes</td><td>1049</td></tr><tr><td>SLT</td><td>Yes</td><td>86</td></tr><tr><td>SLTU</td><td>Yes</td><td>1163</td></tr><tr><td>XOR</td><td>Yes</td><td>2125</td></tr><tr><td>SRL</td><td>Yes</td><td>952</td></tr><tr><td>SRA</td><td>Yes</td><td>84</td></tr><tr><td>OR</td><td>Yes</td><td>5123</td></tr><tr><td>AND</td><td>Yes</td><td>4098</td></tr><tr><td>FENCE</td><td>Yes</td><td>10928</td></tr><tr><td>FENCE.I</td><td>Yes</td><td>2</td></tr><tr><td>ECALL</td><td>Yes</td><td>21</td></tr><tr><td>EBREAK</td><td></td><td></td></tr><tr><td>CSRRW</td><td>Yes</td><td>7</td></tr><tr><td>CSRRS</td><td>Yes</td><td>1308</td></tr><tr><td>CSRRC</td><td>Yes</td><td>287</td></tr><tr><td>CSRRWI</td><td></td><td></td></tr><tr><td>CSRRSI</td><td>Yes</td><td>634</td></tr><tr><td>CSRRCI</td><td>Yes</td><td>978</td></tr><tr><td>URET</td><td></td><td></td></tr><tr><td>SRET</td><td>Yes</td><td>1</td></tr><tr><td>MRET</td><td></td><td></td></tr><tr><td>WFI</td><td>Yes</td><td>5</td></tr><tr><td>SFENCE.VMA</td><td>Yes</td><td>20</td></tr></table><p>RV32I ISA instructions: 52<br/>Implemented instructions: 48 (92.31\%)</p></td><td valign="top"><h2>RV32M</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>MUL</td><td>Yes</td><td>1501</td></tr><tr><td>MULH</td><td></td><td></td></tr><tr><td>MULHSU</td><td></td><td></td></tr><tr><td>MULHU</td><td>Yes</td><td>33</td></tr><tr><td>DIV</td><td>Yes</td><td>254</td></tr><tr><td>DIVU</td><td>Yes</td><td>573</td></tr><tr><td>REM</td><td>Yes</td><td>27</td></tr><tr><td>REMU</td><td>Yes</td><td>161</td></tr></table><p>RV32M ISA instructions: 8<br/>Implemented instructions: 6 (75.00\%)</p></td><td valign="top"><h2>RV32F</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>FLW</td><td></td><td></td></tr><tr><td>FSW</td><td></td><td></td></tr><tr><td>FMADD.S</td><td></td><td></td></tr><tr><td>FMSUB.S</td><td></td><td></td></tr><tr><td>FNMSUB.S</td><td></td><td></td></tr><tr><td>FNMADD.S</td><td></td><td></td></tr><tr><td>FADD.S</td><td></td><td></td></tr><tr><td>FSUB.S</td><td></td><td></td></tr><tr><td>FMUL.S</td><td></td><td></td></tr><tr><td>FDIV.S</td><td></td><td></td></tr><tr><td>FSQRT.S</td><td></td><td></td></tr><tr><td>FSGNJ.S</td><td></td><td></td></tr><tr><td>FSGNJN.S</td><td></td><td></td></tr><tr><td>FSGNJX.S</td><td></td><td></td></tr><tr><td>FMIN.S</td><td></td><td></td></tr><tr><td>FMAX.S</td><td></td><td></td></tr><tr><td>FCVT.W.S</td><td></td><td></td></tr><tr><td>FCVT.WU.S</td><td></td><td></td></tr><tr><td>FMV.X.W</td><td></td><td></td></tr><tr><td>FEQ.S</td><td></td><td></td></tr><tr><td>FLT.S</td><td></td><td></td></tr><tr><td>FLE.S</td><td></td><td></td></tr><tr><td>FCLASS.S</td><td></td><td></td></tr><tr><td>FCVT.S.W</td><td></td><td></td></tr><tr><td>FCVT.S.WU</td><td></td><td></td></tr><tr><td>FMV.W.X</td><td></td><td></td></tr></table><p>RV32F ISA instructions: 26<br/>Implemented instructions: 0 (0.00\%)</p></td><td valign="top"><h2>RV32D</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>FLD</td><td>Yes</td><td>24</td></tr><tr><td>FSD</td><td>Yes</td><td>24</td></tr><tr><td>FMADD.D</td><td></td><td></td></tr><tr><td>FMSUB.D</td><td></td><td></td></tr><tr><td>FNMSUB.D</td><td></td><td></td></tr><tr><td>FNMADD.D</td><td></td><td></td></tr><tr><td>FADD.D</td><td></td><td></td></tr><tr><td>FSUB.D</td><td></td><td></td></tr><tr><td>FMUL.D</td><td></td><td></td></tr><tr><td>FDIV.D</td><td></td><td></td></tr><tr><td>FSQRT.D</td><td></td><td></td></tr><tr><td>FSGNJ.D</td><td></td><td></td></tr><tr><td>FSGNJN.D</td><td></td><td></td></tr><tr><td>FSGNJX.D</td><td></td><td></td></tr><tr><td>FMIN.D</td><td></td><td></td></tr><tr><td>FMAX.D</td><td></td><td></td></tr><tr><td>FCVT.S.D</td><td></td><td></td></tr><tr><td>FCVT.D.S</td><td></td><td></td></tr><tr><td>FEQ.D</td><td></td><td></td></tr><tr><td>FLT.D</td><td></td><td></td></tr><tr><td>FLE.D</td><td></td><td></td></tr><tr><td>FCLASS.D</td><td></td><td></td></tr><tr><td>FCVT.W.D</td><td></td><td></td></tr><tr><td>FCVT.WU.D</td><td></td><td></td></tr><tr><td>FCVT.D.W</td><td></td><td></td></tr><tr><td>FCVT.D.WU</td><td></td><td></td></tr></table><p>RV32D ISA instructions: 26<br/>Implemented instructions: 2 (7.69\%)</p></td><td valign="top"><h2>RV32A</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>LR.W</td><td>Yes</td><td>354</td></tr><tr><td>SC.W</td><td>Yes</td><td>354</td></tr><tr><td>AMOSWAP.W</td><td>Yes</td><td>54</td></tr><tr><td>AMOADD.W</td><td>Yes</td><td>3202</td></tr><tr><td>AMOXOR.W</td><td>Yes</td><td>1</td></tr><tr><td>AMOAND.W</td><td>Yes</td><td>2</td></tr><tr><td>AMOOR.W</td><td>Yes</td><td>7</td></tr><tr><td>AMOMIN.W</td><td></td><td></td></tr><tr><td>AMOMAX.W</td><td></td><td></td></tr><tr><td>AMOMINU.W</td><td></td><td></td></tr><tr><td>AMOMAXU.W</td><td></td><td></td></tr></table><p>RV32A ISA instructions: 11<br/>Implemented instructions: 7 (63.64\%)</p></td></tr></table><table><tr><td valign="top"><h2>RV64I</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>LWU</td><td>Yes</td><td>2641</td></tr><tr><td>LD</td><td>Yes</td><td>83725</td></tr><tr><td>SD</td><td>Yes</td><td>45292</td></tr><tr><td>ADDIW</td><td>Yes</td><td>12754</td></tr><tr><td>SLLIW</td><td>Yes</td><td>7378</td></tr><tr><td>SRLIW</td><td>Yes</td><td>7444</td></tr><tr><td>SRAIW</td><td>Yes</td><td>1486</td></tr><tr><td>ADDW</td><td>Yes</td><td>3667</td></tr><tr><td>SUBW</td><td>Yes</td><td>4082</td></tr><tr><td>SLLW</td><td>Yes</td><td>920</td></tr><tr><td>SRLW</td><td>Yes</td><td>259</td></tr><tr><td>SRAW</td><td>Yes</td><td>131</td></tr></table><p>RV64I ISA instructions: 12<br/>Implemented instructions: 12 (100.00\%)</p></td><td valign="top"><h2>RV64M</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>MULW</td><td>Yes</td><td>698</td></tr><tr><td>DIVW</td><td>Yes</td><td>98</td></tr><tr><td>DIVUW</td><td>Yes</td><td>238</td></tr><tr><td>REMW</td><td>Yes</td><td>46</td></tr><tr><td>REMUW</td><td>Yes</td><td>137</td></tr></table><p>RV64M ISA instructions: 5<br/>Implemented instructions: 5 (100.00\%)</p></td><td valign="top"><h2>RV64F</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>FCVT.L.S</td><td></td><td></td></tr><tr><td>FCVT.LU.S</td><td></td><td></td></tr><tr><td>FCVT.S.L</td><td></td><td></td></tr><tr><td>FCVT.S.LU</td><td></td><td></td></tr></table><p>RV64F ISA instructions: 4<br/>Implemented instructions: 0 (0.00\%)</p></td><td valign="top"><h2>RV64A</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>LR.D</td><td>Yes</td><td>163</td></tr><tr><td>SC.D</td><td>Yes</td><td>164</td></tr><tr><td>AMOSWAP.D</td><td>Yes</td><td>95</td></tr><tr><td>AMOADD.D</td><td>Yes</td><td>431</td></tr><tr><td>AMOXOR.D</td><td>Yes</td><td>1</td></tr><tr><td>AMOAND.D</td><td>Yes</td><td>1073</td></tr><tr><td>AMOOR.D</td><td>Yes</td><td>1479</td></tr><tr><td>AMOMIN.D</td><td></td><td></td></tr><tr><td>AMOMAX.D</td><td></td><td></td></tr><tr><td>AMOMINU.D</td><td></td><td></td></tr><tr><td>AMOMAXU.D</td><td></td><td></td></tr></table><p>RV64A ISA instructions: 11<br/>Implemented instructions: 7 (63.64\%)</p></td></tr></table><table><tr><td valign="top"><h2>RVC</h2><table border="1"><head><tr><td>Instruction</td><td>Used</td><td>Count</td></tr></head><tr><td>C.ADDI4SPN</td><td>Yes</td><td>23398</td></tr><tr><td>C.FLD</td><td>Yes</td><td>8</td></tr><tr><td>C.LQ</td><td></td><td></td></tr><tr><td>C.LW</td><td>Yes</td><td>18033</td></tr><tr><td>C.FLW</td><td>Yes</td><td>53886</td></tr><tr><td>C.LD</td><td></td><td></td></tr><tr><td>C.FSD</td><td>Yes</td><td>8</td></tr><tr><td>C.SQ</td><td></td><td></td></tr><tr><td>C.SW</td><td>Yes</td><td>7012</td></tr><tr><td>C.FSW</td><td>Yes</td><td>15310</td></tr><tr><td>C.SD</td><td></td><td></td></tr><tr><td>C.NOP</td><td></td><td></td></tr><tr><td>C.ADDI</td><td>Yes</td><td>31251</td></tr><tr><td>C.JAL</td><td></td><td></td></tr><tr><td>C.ADDIW</td><td>Yes</td><td>21696</td></tr><tr><td>C.LI</td><td>Yes</td><td>85235</td></tr><tr><td>C.ADDI16SP</td><td>Yes</td><td>30639</td></tr><tr><td>C.LUI</td><td>Yes</td><td>14247</td></tr><tr><td>C.SRLI</td><td>Yes</td><td>9210</td></tr><tr><td>C.SRLI64</td><td></td><td></td></tr><tr><td>C.SRAI</td><td>Yes</td><td>1040</td></tr><tr><td>C.SRAI64</td><td></td><td></td></tr><tr><td>C.ANDI</td><td>Yes</td><td>13573</td></tr><tr><td>C.SUB</td><td>Yes</td><td>2014</td></tr><tr><td>C.XOR</td><td>Yes</td><td>1388</td></tr><tr><td>C.OR</td><td>Yes</td><td>7981</td></tr><tr><td>C.AND</td><td>Yes</td><td>6838</td></tr><tr><td>C.SUBW</td><td>Yes</td><td>1760</td></tr><tr><td>C.ADDW</td><td>Yes</td><td>2758</td></tr><tr><td>C.J</td><td>Yes</td><td>54568</td></tr><tr><td>C.BEQZ</td><td>Yes</td><td>38539</td></tr><tr><td>C.BNEZ</td><td>Yes</td><td>26161</td></tr><tr><td>C.SLLI</td><td>Yes</td><td>15518</td></tr><tr><td>C.SLLI64</td><td></td><td></td></tr><tr><td>C.FLDSP</td><td></td><td></td></tr><tr><td>C.LQSP</td><td></td><td></td></tr><tr><td>C.LWSP</td><td></td><td></td></tr><tr><td>C.FLWSP</td><td></td><td></td></tr><tr><td>C.LDSP</td><td>Yes</td><td>130430</td></tr><tr><td>C.JR</td><td>Yes</td><td>31112</td></tr><tr><td>C.MV</td><td>Yes</td><td>144034</td></tr><tr><td>C.EBREAK</td><td>Yes</td><td>4384</td></tr><tr><td>C.JALR</td><td>Yes</td><td>170</td></tr><tr><td>C.ADD</td><td>Yes</td><td>36287</td></tr><tr><td>C.FSDSP</td><td></td><td></td></tr><tr><td>C.SQSP</td><td></td><td></td></tr><tr><td>C.SWSP</td><td></td><td></td></tr><tr><td>C.FSWSP</td><td></td><td></td></tr><tr><td>C.SDSP</td><td>Yes</td><td>115897</td></tr></table><p>RV6C ISA instructions: 49<br/>Implemented instructions: 32 (65.31\%)</p></td></tr></table><h2>Instructions</h2><p>C.SLLI SLLW DIVW LD C.ADDI MUL C.LUI C.AND FSD C.SUB AMOSWAP.W SRA SUB BLTU XOR C.EBREAK C.OR C.ADDIW C.BNEZ SB SC.D C.BEQZ DIVU REMU JAL LHU AMOOR.W AMOADD.D ORI OR FLD BNE C.LI LW REM C.ANDI C.MV SFENCE.VMA C.J REMW ADDIW ADDI AMOADD.W SW C.ADDI16SP DIVUW C.LW SUBW MULW C.SW SD AMOXOR.D AMOXOR.W C.XOR DIV WFI MULHU BGE C.JR C.FSD BGEU XORI SRL SH SRAIW C.ADDW LB SLTI SRAW SRET FENCE.I C.ADDI4SPN C.FSW JALR LR.W REMUW C.FLD LR.D ECALL SLL C.LDSP C.SDSP AMOOR.D AMOSWAP.D SLLI C.SRAI AND SLLIW AMOAND.W BLT SLT SC.W BEQ SRLI AMOAND.D ANDI ADDW SRLW CSRRW CSRRSI CSRRC SRAI C.SRLI SLTIU C.ADD CSRRCI C.FLW LUI LWU AUIPC FENCE LH SRLIW C.JALR ADD C.SUBW LBU SLTU CSRRS </p><h2>Registers</h2><table border="1"><head><tr><td>Register</td><td>Used</td></tr></head><tr><td>r0</td><td>Yes</td></tr><tr><td>r1</td><td>Yes</td></tr><tr><td>r2</td><td></td></tr><tr><td>r3</td><td>Yes</td></tr><tr><td>r4</td><td>Yes</td></tr><tr><td>r5</td><td>Yes</td></tr><tr><td>r6</td><td>Yes</td></tr><tr><td>r7</td><td>Yes</td></tr><tr><td>r8</td><td>Yes</td></tr><tr><td>r9</td><td>Yes</td></tr><tr><td>r10</td><td>Yes</td></tr><tr><td>r11</td><td>Yes</td></tr><tr><td>r12</td><td>Yes</td></tr><tr><td>r13</td><td>Yes</td></tr><tr><td>r14</td><td>Yes</td></tr><tr><td>r15</td><td>Yes</td></tr><tr><td>r16</td><td>Yes</td></tr><tr><td>r17</td><td>Yes</td></tr><tr><td>r18</td><td>Yes</td></tr><tr><td>r19</td><td>Yes</td></tr><tr><td>r20</td><td>Yes</td></tr><tr><td>r21</td><td>Yes</td></tr><tr><td>r22</td><td>Yes</td></tr><tr><td>r23</td><td>Yes</td></tr><tr><td>r24</td><td>Yes</td></tr><tr><td>r25</td><td>Yes</td></tr><tr><td>r26</td><td>Yes</td></tr><tr><td>r27</td><td>Yes</td></tr><tr><td>r28</td><td>Yes</td></tr><tr><td>r29</td><td>Yes</td></tr><tr><td>r30</td><td>Yes</td></tr><tr><td>r31</td><td>Yes</td></tr></table><p>RISCV Registers: 32<br/>Used Registers: 41 (128.12\%)</p><h2>ELF Section Information</h2><table><tr><td>Section Name</td></tr>
<tr><td></td></tr>
<tr><td>.head.text</td></tr>
<tr><td>.text</td></tr>
<tr><td>.init.text</td></tr>
<tr><td>.exit.text</td></tr>
<tr><td>.init.data</td></tr>
<tr><td>.data..percpu</td></tr>
<tr><td>.rodata</td></tr>
<tr><td>__ksymtab</td></tr>
<tr><td>__ksymtab_gpl</td></tr>
<tr><td>__ksymtab_strings</td></tr>
<tr><td>__param</td></tr>
<tr><td>__modver</td></tr>
<tr><td>.notes</td></tr>
<tr><td>.srodata</td></tr>
<tr><td>__ex_table</td></tr>
<tr><td>.data</td></tr>
<tr><td>__bug_table</td></tr>
<tr><td>.sdata</td></tr>
<tr><td>.pecoff_edata_padding</td></tr>
<tr><td>.sbss</td></tr>
<tr><td>.bss</td></tr>
<tr><td>.init.bss</td></tr>
<tr><td>.comment</td></tr>
<tr><td>.symtab</td></tr>
<tr><td>.strtab</td></tr>
<tr><td>.shstrtab</td></tr>
</table></body></html>