#### A brief survey : deep learning compiler Optimization for different hardwares

-------------

- [DLVM: A MODERN COMPILER INFRASTRUCTURE FOR
DEEP LEARNING SYSTEMS](https://arxiv.org/pdf/1711.03016.pdf)
- [TVM: An Automated End-to-End Optimizing Compiler for Deep Learning](https://arxiv.org/pdf/1802.04799v2.pdf)
- [TensorFlow w/XLA:
TensorFlow, Compiled!
Expressiveness with performance](https://autodiff-workshop.github.io/slides/JeffDean.pdf)
- [OPTIMIZING, PROFILING, AND TUNING
TENSORFLOW + GPUS](http://on-demand.gputechconf.com/gtc-eu/2017/presentation/23363-chris-fregly-optimizing-profiling-and-deploying-tensorflow-ai-models-in-production-with-gpus.pdf)
- [Deep Neural Networks Benchmark Suite for FPGAs Utilizing a
TensorFlow to Routing High-Level Synthesis](http://www.ece.ubc.ca/~ameer/publications/Abdelhadi-Poster-2018July-COHESA_AGM18-DeepLearningBenchmarksFPGAs.pdf)
- [Performance Analysis of Just-in-Time Compilation
for Training TensorFlow Multi-Layer Perceptrons](https://researcher.watson.ibm.com/researcher/files/us-ealtman/FASTPATH_2018_paper_2.pdf)
- [Amazon: Introducing NNVM Compiler: A New Open End-to-End Compiler for AI Frameworks](https://aws.amazon.com/blogs/machine-learning/introducing-nnvm-compiler-a-new-open-end-to-end-compiler-for-ai-frameworks/)
- [NNVM Compiler: Open Compiler for AI Frameworks](https://tvm.ai/2017/10/06/nnvm-compiler-announcement.html)
- [Automatic Code Generation
 TVM Stack](http://dlsys.cs.washington.edu/pdf/lecture7.pdf)
 - [End to End Optimization Stack
for Deep Learning](http://learningsys.org/nips17/assets/slides/TVM-MLSys-NIPS17.pdf)
- [TENSORRT
](https://docs.nvidia.com/deeplearning/sdk/pdf/TensorRT-Release-Notes.pdf)
- [TENSORRT
DU-08602-001_v5.0 RC | September 2018
Developer Guide](https://docs.nvidia.com/deeplearning/sdk/pdf/TensorRT-Developer-Guide.pdf)
- [TensorRT 3: Faster TensorFlow Inference and Volta Support](https://devblogs.nvidia.com/tensorrt-3-faster-tensorflow-inference/)
- [Berkeley EECS: Exploring Novel Architectures For Serving Machine
Learning Models](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2018/EECS-2018-73.pdf)
- [On Optimizing Operator Fusion Plans
for Large-Scale Machine Learning in SystemML](https://arxiv.org/pdf/1801.00829.pdf)
- [ Domain Specific Language and IR](https://pdfs.semanticscholar.org/presentation/f04a/0635498b2269b730619aacccb9257941c584.pdf)
- [HKG18-417
OpenCL Support by NNVM & TVM](http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-417.pdf)
- [Facebook : Glow: Graph Lowering Compiler Techniques for
Neural Networks
](https://arxiv.org/pdf/1805.00907.pdf)
- [Applied Machine Learning at Facebook:
A Datacenter Infrastructure Perspective
](https://research.fb.com/wp-content/uploads/2017/12/hpca-2018-facebook.pdf)
- [Intel Nervana Graph: A universal deep learning compiler](https://conferences.oreilly.com/artificial-intelligence/ai-ca-2017/public/schedule/detail/63428)
- [A Survey on Compiler Autotuning using Machine Learning](https://arxiv.org/pdf/1801.04405v5.pdf)
- [Tiramisu: A Code Optimization Framework for High
Performance Systems](https://arxiv.org/pdf/1804.10694v2.pdf)
- [Bridging the Gap Between Neural Networks and Neuromorphic
Hardware with A Neural Network Compiler](https://arxiv.org/pdf/1801.00746v3.pdf)
- [Intel nGraph: An Intermediate Representation, Compiler, and Executor for Deep Learning](https://arxiv.org/pdf/1801.08058v2.pdf)
- [Machine Learning in Compiler Optimisation](https://arxiv.org/pdf/1805.03441v1.pdf)
- [Compiling Deep Learning Models for Custom Hardware Accelerators](https://arxiv.org/pdf/1708.00117v2.pdf)
- [VTA: An Open Hardware-Software Stack for Deep Learning](https://arxiv.org/pdf/1807.04188v1.pdf)
- [Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions](https://arxiv.org/pdf/1802.04730v3.pdf)
- [Automatic Optimization of Hardware Accelerators for Image Processing](https://arxiv.org/ftp/arxiv/papers/1502/1502.07448.pdf)
- [MIT CSAIL: Halide: A Language and Compiler for Optimizing Parallelism,
Locality, and Recomputation in Image Processing Pipelines
](http://people.csail.mit.edu/jrk/halide-pldi13.pdf)


ONNX:

- [ONNX-workshop](http://learningsys.org/nips17/assets/slides/ONNX-workshop.pdf)
- [Open Neural Network Exchange format](http://on-demand.gputechconf.com/gtc/2018/presentation/s8818-onnx-interoperable-deep-learning-presented-by-facebook.pdf)




LLVM:

- [Introduction to the LLVM Compiler System](https://www.slideshare.net/zionsaint/introduction-to-the-llvm-compiler-system)
- [Clang & LLVM:
How they can improve your life as a
developer](http://events17.linuxfoundation.org/sites/events/files/slides/linuxcon-europe-2014-llvm.pdf)
- [LLVM: Intermediate Representation &
Optimization](http://hpac.rwth-aachen.de/teaching/sem-accg-16/slides/02.Emrich-LLVM_IR.pdf)
- [LLVM, Clang and Embedded
Linux Systems](https://elinux.org/images/d/d2/Elc2011_lopes.pdf)
- [Using LLVM For Program
Transformation](http://www.cs.umd.edu/~awruef/LLVM_Tutorial.pdf)
- [LLVM and Clang
Advancing Compilers and Tools](http://nondot.org/sabre/2013-10-23-SECR-LLVM.pdf)
- [The LLVM Compiler Framework
and Infrastructure](https://www.cs.cmu.edu/afs/cs/academic/class/15745-s12/public/lectures/L3-LLVM-Part1.pdf)
- [The LLVM Compiler
Framework and Infrastructure](https://llvm.org/pubs/2004-09-22-LCPCLLVMTutorial.pdf)
- [Tutorial: Creating an LLVM Backend for
the Cpu0 Architecture](http://jonathan2251.github.io/lbd/TutorialLLVMBackendCpu0.pdf)
- [Introduction to LLVM](http://www.cs.toronto.edu/~pekhimenko/courses/cscd70-w18/docs/Tutorial%201%20-%20Intro%20to%20LLVM.pdf)
- [Compiling with Continuations and LLVM](https://arxiv.org/pdf/1805.08842.pdf)
- [An LLVM Instrumentation Plug-in for Score-P](https://arxiv.org/pdf/1712.01718.pdf)
- [Compiling LLVM to Custom
Hardware (via Bluespec)](https://pdfs.semanticscholar.org/presentation/5cfc/76c639f9905e561cc1db00e546c7acac0bac.pdf)
- [Review of LLVM Compiler Architecture Enhancements for CUDA](https://www.researchgate.net/publication/301346139_Review_of_LLVM_Compiler_Architecture_Enhancements_for_CUDA)
- [LLVM: A Compilation Framework for
Lifelong Program Analysis & Transformation](http://llvm.org/pubs/2004-01-30-CGO-LLVM.pdf)
- [LLVM](https://en.wikipedia.org/wiki/LLVM)
- [The CUDA
Compiler Driver
NVCC ](http://moss.csc.ncsu.edu/~mueller/cluster/nvidia/2.0/nvcc_2.0.pdf)
- [HSA](http://www.mpsoc-forum.org/previous/2013/slides/8-Hegde.pdf)
- [Usable assembly language for GPUs](https://cryptojedi.org/papers/gpuasm-20120313.pdf)
- [LLVM Compile Time. Challenges. Improvements. Outlook.](http://llvm.org/devmtg/2017-10/slides/Zolotukhin-LLVM%20Compile%20Time.pdf)
- [Writing an LLVM Backend](https://llvm.org/docs/WritingAnLLVMBackend.html)
- [Apple LLVM GPU Compiler:
Embedded Dragons](http://llvm.org/devmtg/2017-10/slides/Chandrasekaran-Maggioni-Apple%20LLVM%20GPU%20Compiler.pdf)
- [FALCON: AN OPTIMIZING JAVA JIT](http://llvm.org/devmtg/2017-10/slides/Reames-FalconKeynote.pdf)
-------

ASIC:

- [Machine Learning for Systems
and
Systems for Machine Learning
Jeff Dean
Google Brain team](http://learningsys.org/nips17/assets/slides/dean-nips17.pdf)
- [TPU](https://homes.cs.washington.edu/~cdel/presentations/TPUPaperISCA2017.pdf)
- [ASIC DESIGN](https://www.tce.edu/sites/default/files/PDF/14EC770-ASIC-DESIGN-K.Kalyani.pdf)
- [Modern ASIC design](https://www.utdallas.edu/~zhoud/EE6306/lecture%20slides/ASIC%202011%20Chapter%206%20%20Physical%20Design.pdf)
- [Introducion	to	Tensor	Processing	Unit](https://csap.snu.ac.kr/sites/default/files/su17/Lec5-tpu.pdf)
- [ASIC Computer-Aided Design Flow](https://pdfs.semanticscholar.org/presentation/7c0e/910a2c2ddd54b561cb4160397e9bbe144d87.pdf)
- [ASIC Design Flow](https://www.csee.umbc.edu/~tinoosh/cmpe641/slides/lect01_flow.pdf)
- [Digital System on Chip (SoC)
Computer-Aided Design Flow](http://www.eng.auburn.edu/~nelson/courses/elec4200/Slides/ELEC4200_SoC_Design.pdf)
- [ASICs](http://www.ni2designs.com/downloads/docs/Intro_to_ASICs.pdf)
- [Brainwave Compiler](http://learningsys.org/nips17/assets/slides/brainwave-nips17.pdf)
- [A HPX backend for TensorFlow](http://stellar.cct.lsu.edu/pubs/lukas_troska_hpx_tensorflow_04.05.17.pdf)


Graphcore
(IPU - 16nm)

- [Graphcore deck for BCG](http://www.bristol.bcs.org.uk/2017/graphcore.pdf)
- [Scalable Silicon Compute](https://supercomputersfordl2017.github.io/Presentations/SimonKnowlesGraphCore.pdf)
- [Graphcore Readies Launch of 16nm Colossus-IPU Chip](https://www.hpcwire.com/2017/07/20/graphcore-readies-launch-16nm-colossus-ipu-chip/)
- [Intelligence Processors](https://www.cambridgewireless.co.uk/media/uploads/files/CWTEC03.10.17-Graphcore-Simon_Knowles.pdf)
- [POPLAR OVERVIEW](https://www.graphcore.ai/hubfs/assets/Poplar%C2%81%20technical%20overview%20NEW%20BRAND.pdf)
- [graphcore Documentation](https://media.readthedocs.org/pdf/graphcore/latest/graphcore.pdf)
- [Designing Processors and
Systems for Intelligence
](http://hipineb.i3a.info/hipineb2018/wp-content/uploads/sites/8/2018/02/Ola-HiPINEB-2018-24Feb2018-OT.pdf)
- [Graphcore Technical Roles](https://www.graphcore.ai/careers)

Mythic

- [Mythic @ Hot Chips 2018](https://medium.com/mythic-ai/mythic-hot-chips-2018-637dfb9e38b7)
- [MYTHIC MULTIPLIES IN A FLASH](https://www.mythic-ai.com/wp-content/uploads/2018/08/Mythic-Multiplies-In-A-Flash.pdf)
- [Technical Roles](https://www.mythic-ai.com/careers/)
- [Mythic nets $40M to create a new breed of efficient AI-focused hardware](https://techcrunch.com/2018/03/20/mythic-nets-40m-to-create-a-new-line-of-ai-focused-hardware/)


SambNova Systems:

- [articles](https://www.sambanovasystems.com/news/)
- [The red-hot AI hardware space gets even hotter with $56M for a startup called SambaNova Systems](https://techcrunch.com/2018/03/15/the-red-hot-ai-chip-space-gets-even-hotter-with-56m-for-a-startup-called-sambanova/)
- [Systems Architecture Pioneer and Co-Founder of Sambanova Systems to Speak at the AI Hardware Summit](https://www.businesswire.com/news/home/20180911005158/en/Systems-Architecture-Pioneer-Co-Founder-Sambanova-Systems-Speak)


Cambricon

- [Cambricon Unveils its First AI Chip for Cloud Computing](https://medium.com/syncedreview/cambricon-unveils-its-first-ai-chip-for-cloud-computing-d3f7acdb4076)

-----------

Training Hardwares


-----------

Inference Hardwares

------------

Parallel Computing with GPUs/FPGA's(compilers architecture)


    - GPU - AMD and NVIDIA
    - FPGA - 	Xilinx and 	Altera(part of intel)


- [Intel® HLS Compiler: Fast Design,
Coding, and Hardware](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01274-intel-hls-compiler-fast-design-coding-and-hardware.pdf)
- [Intel® HLS Compiler](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/products/hls/hls-production-brief.pdf)
- [Enabling Parallel Computing in
Chapel with Clang and LLVM ](http://llvm.org/devmtg/2017-10/slides/Ferguson-Enabling%20Parallel%20Computing%20in%20Chapel.pdf)
- [OpenCL Compiler Tools for FPGAs](https://www.iwocl.org/wp-content/uploads/iwocl-2016-opencl-compiler-tools-for-fpgas.pdf)
- [Compilation of OpenCL Programs for Stream
Processing Architectures](https://fenix.tecnico.ulisboa.pt/downloadFile/844820067124649/Compilation%20of%20OpenCL%20Programs%20for%20Stream%20Processing%20Architectures%20-%20Summary.pdf)
- [Resource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays](https://arxiv.org/pdf/1705.02730.pdf)
- [CUDA and OpenCL API 
comparison](https://wiki.aalto.fi/download/attachments/40025977/Cuda+and+OpenCL+API+comparison_presented.pdf)
- [OpenCL](http://web.cs.ucdavis.edu/~rubio/289c/presentations/bayraktar2.pdf)
- [NVIDIA®
 OpenCL™
JumpStart Guide ](http://www.cs.cmu.edu/afs/cs/academic/class/15668-s11/www/cuda-doc/OpenCL_Jumpstart_Guide.pdf)
- [opencl-optimizations-make-case-for-fpgas-in-hpc](https://www.nextplatform.com/2018/08/21/opencl-optimizations-make-case-for-fpgas-in-hpc/)
- [Mac computers that use OpenCL and OpenGL graphics](https://support.apple.com/en-us/HT202823)
- [OpenGL Spec 4.4 Core](https://www.slideshare.net/Khronos_Group/opengl-spec-44-core)
- [VULKAN OVERVIEW](https://developer.nvidia.com/sites/default/files/akamai/gameworks/VulkanDevDaypdaniel.pdf)
- [Vulkan on NVIDIA GPUs](http://on-demand.gputechconf.com/siggraph/2015/presentation/SIG1501-Piers-Daniell.pdf)
- [Graphics and Compute
Belong Together ](https://www.khronos.org/assets/uploads/developers/library/overview/2015_vulkan_v1_Overview.pdf)
- [Embedded Outreach
Focusing OpenCL for the
Embedded Industry
January 2018](https://www.khronos.org/assets/uploads/developers/library/2018-khronos-group-opencl-embedded-outreach/Taipei-Focusing-OpenCL-Roadmap_Jan18.pdf)
- [DirectX™ 12 Case Studies](https://developer.download.nvidia.com/assets/gameworks/downloads/regular/GDC17/DX12CaseStudies_GDC2017_FINAL.pdf?KVMrYcVY2reqDR7A_7iEz-V2KuHRM4chpw8-Bj738msNISk7gufslJ6xPFUbGvn0Ra0s8enAHtIr6-Fo67bNKfRq0w4NZIoNc6iYbhuakdCtDJ98akiNbBma1kmUSsUukSS7UlJTkbEfUpo6xhvf8qCz7rn3y4h1zNlMMKbqFr9sRa_c2eHJ1u8)
- [Practical DirectX 12](https://developer.nvidia.com/sites/default/files/akamai/gameworks/blog/GDC16/GDC16_gthomas_adunn_Practical_DX12.pdf)
- [Interactive	
Computer	Graphics	](https://web.eecs.umich.edu/~sugih/courses/eecs487/lectures/21-LowLevelAPIs.pdf)
- [NVIDIA® CUDA™
Architecture](http://developer.download.nvidia.com/compute/cuda/docs/CUDA_Architecture_Overview.pdf)
- [GPGPU Programming CUDA Arc hitec ture ](http://www.diva-portal.org/smash/get/diva2:447977/FULLTEXT01.pdf)
- [Standard Introduction to CUDA C Programming: CUDA C/C++ BASICS](https://www.olcf.ornl.gov/wp-content/uploads/2013/02/Intro_to_CUDA_C-TS.pdf)
- [GPGPU PROCESSING IN CUDA ARCHITECTURE](https://arxiv.org/ftp/arxiv/papers/1202/1202.4347.pdf)
- [CUDA Memory Architecture](https://www.cvg.ethz.ch/teaching/2011spring/gpgpu/cuda_memory.pdf)
- [NVIDIA CUDA Software and GPU
Parallel Computing Architecture](https://pdfs.semanticscholar.org/8534/2c0881d7ace904aa1fd01f7a456f41cd329f.pdf)
- [Java on CUDA architecture](https://otik.uk.zcu.cz/bitstream/11025/10631/1/Strnad.pdf)
- [GPU Architecture and cuda](http://haifux.org/lectures/267/Introduction-to-GPUs.pdf)
- [Parallel Genetic Algorithm on the CUDA
Architecture](https://memics.cz/2010/pres/palava/Saturday/pospichal.pdf)
- [CUDA_Tutorial](http://users.cis.fiu.edu/~tcickovs/CUDA_Tutorial.pdf)
- [GPU Architecture and CUDA Programming](https://www.cs.cmu.edu/afs/cs/academic/class/15418-s12/www/lectures/06_gpuprog.pdf)
- [CUDA Basics](https://cs.nyu.edu/manycores/cuda_many_cores.pdf)
- [NV IDIA 's Compute Unified Device A rchitecture
 ( CUDA )](http://www.netlib.org/utk/people/JackDongarra/WEB-PAGES/SPRING-2012/Discussion_CUDA.pdf)
 - [A “Hands-on” Introduction to
OpenMP](https://www.openmp.org/wp-content/uploads/omp-hands-on-SC08.pdf)
- [PGI Accelerator](https://www.pgroup.com/lit/brochures/openacc_sc13.pdf)
- [OpenACC Programming](https://www.openacc.org/sites/default/files/inline-files/OpenACC_Programming_Guide_0.pdf)
- [Introduction to OpenACC
2018 HPC Workshop: Parallel Programming](https://www.lehigh.edu/~alp514/hpc2017/openacc.pdf)
- [Advanced OpenACC](https://ics.psu.edu/wp-content/uploads/2016/02/OpenACC.pdf)
- [Programming Heterogeneous
Parallel Architectures
Directive Programming
with OpenACC](https://pdfs.semanticscholar.org/presentation/6143/df0c853de04a5b97934d11f281fdbbdedc6d.pdf)
- [Profiling and Tuning
OpenACC Code](http://developer.download.nvidia.com/GTC/PDF/GTC2012/PresentationPDF/S0517B-Monday-Programming-GPUs-OpenACC.pdf)
- [INTRODUCTION TO COMPILER
DIRECTIVES WITH OPENACC](http://on-demand.gputechconf.com/gtc/2015/presentation/S5192-Jeff-Larkin.pdf)
- [GPU Programming
with CUDA and OpenACC ](https://www.asc.edu/sites/default/files/org_sections/HPC/documents/gpu_cuda_acc_10_small.pdf)
- [Advanced CUDA and OpenACC](http://www.training.prace-ri.eu/uploads/tx_pracetmo/AdvCudaOpenACCLectures.pdf)
- [Advanced OpenACC](https://www.psc.edu/images/xsedetraining/BootCamp_June2017/OpenACC_Advanced_OpenACC.PDF)
- [Evaluating Performance Portability of OpenACC](https://ft.ornl.gov/sites/default/files/LCPC14_perfport.pdf)
- [OpenCL for FPGAs: Prototyping a Compiler](http://ersaconf.org/ersa12/papers/Brown-opencl-for-fpgas.pdf)
- [DLA: Compiler and FPGA Overlay for Neural
Network Inference Acceleration](https://arxiv.org/pdf/1807.06434.pdf)
- [Inside the Microsoft FPGA-based configurable cloud](https://channel9.msdn.com/Events/Build/2017/B8063)
- [Array Allocation in Non-Cached Memory
Systems](https://www.cct.lsu.edu/~estrabd/LACSI2006/workshops/workshop5/tripp.pdf)
- [Xilinx FPGA Architecture](https://www.seas.upenn.edu/~ese170/handouts/FPGA.pdf)
- [LLVM-CHiMPS
Compilation Environment for FPGAs
Using LLVM Compiler Infrastructure and
CHiMPS Computational Model](https://pdfs.semanticscholar.org/4666/eef3e3da4481254d1ba9b140622ad1836a9e.pdf)
- [CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures](https://ieeexplore.ieee.org/document/4629927)
- [LLVM-CHiMPS: Compilation Environment for FPGAs Using LLVM
Compiler Infrastructure and CHiMPS Computational Model](http://www.ncsa.illinois.edu/People/kindr/papers/rssi08_paper1.pdf)
- [A Survey and Evaluation of FPGA
High-Level Synthesis Tools](https://ce-publications.et.tudelft.nl/publications/1524_a_survey_and_evaluation_of_fpga_highlevel_synthesis_tools.pdf)
- [High-level synthesis for FPGAs](http://www.maisondelasimulation.fr/Phocea/file.php?file=Seminaires/110/High-level_synthesis_for_FPGAs.pdf)
- [Best-Effort FPGA Programming:
A Few Steps Can Go a Long Way](https://arxiv.org/pdf/1807.01340.pdf)
- [LegUp: An Open Source High-Level Synthesis Tool for FPGA-Based
Processor/Accelerator Systems](http://legup.eecg.utoronto.ca/ACM_TECS_journal.pdf)
- [Overview of a Compiler for Synthesizing
MATLAB Programs onto FPGAs ](http://users.eecs.northwestern.edu/~dcz338/publications/TLVLSI-accelchip.pdf)
- [An overview of FPGAs and FPGA programming; initial experiences at Daresbury](https://www.researchgate.net/publication/30409873_An_overview_of_FPGAs_and_FPGA_programming_initial_experiences_at_Daresbury)
- [Programming
Modern FPGAs](http://www.mpsoc-forum.org/previous/2006/slides/bolsens.pdf)
- [ FIELD PROGRAMMABLE
GATE ARRAYS](http://www.cs.tut.fi/kurssit/TLT-9707/presentations/DCS_DCE_lect_1.pdf)
- [FPGAs For Dummies®, 2nd Intel® Special Edition](https://www.amiq.com/consulting/misc/free_pdf_books/fpgas_for_dummies_ebook.pdf)


-----------

Ref: 

- [Stanford: Efficient Methods and Hardware for
Deep Learning ](http://cs231n.stanford.edu/slides/2017/cs231n_2017_lecture15.pdf)
- [Benchmarking Hardware for CNN Inference in 2018](https://towardsdatascience.com/benchmarking-hardware-for-cnn-inference-in-2018-1d58268de12a)
- [A List of Chip/IP for Deep Learning](https://medium.com/@shan.tang.g/a-list-of-chip-ip-for-deep-learning-48d05f1759ae)
- [A Brief Guide of xPU for AI Accelerators](https://www.sigarch.org/a-brief-guide-of-xpu-for-ai-accelerators/)
- [Google Brain: In-Datacenter Performance Analysis of a Tensor Processing Unit](https://arxiv.org/ftp/arxiv/papers/1704/1704.04760.pdf)
- [MIT: COMPUTATIONAL POWER AND THE SOCIAL
IMPACT OF ARTIFICIAL INTELLIGENCE](https://arxiv.org/ftp/arxiv/papers/1803/1803.08971.pdf)
- [DLFrameworks](https://project.inria.fr/deeplearning/files/2016/05/DLFrameworks.pdf)
- [Torch7
Scientific computing for Lua(JIT)](http://hunch.net/~nyoml/torch7.pdf)
- [Francois Chollet: Keras](https://web.stanford.edu/class/cs20si/lectures/march9guestlecture.pdf)
- [A Tour of TensorFlow](https://arxiv.org/pdf/1610.01178.pdf)
- [Artificial intelligence is awakening the chip industry’s animal spirits](https://www.economist.com/business/2018/06/07/artificial-intelligence-is-awakening-the-chip-industrys-animal-spirits)
- [NIPS 2017 Workshop: Deep Learning At Supercomputer Scale](https://supercomputersfordl2017.github.io/)
- [VLSI](https://www.slideshare.net/illpa/introduction-to-vlsi)
- [VLSI Design](https://pdfs.semanticscholar.org/presentation/aa90/60734d7ef351a73eee8808b5ed239602c7f1.pdf)
- [HISTORIC SEMICONDUCTORS
RESEARCH](http://semiconductormuseum.com/MuseumStore/TransistorMuseum_Brief_History_of_Early_Semiconductors.pdf)
- [Design and Implementation of VLSI Systems](http://scale.engin.brown.edu/classes/EN1600S08/)
- [Design of VLSI Systems](https://web.archive.org/web/20031223071416/http://lsiwww.epfl.ch/LSI2001/teaching/webcourse/toc.html)
- [Transistor count](https://en.wikipedia.org/wiki/Transistor_count)

---------
