{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747333314491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747333314492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 19:21:54 2025 " "Processing started: Thu May 15 19:21:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747333314492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333314492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Integrated_Code -c Integrated_Code " "Command: quartus_map --read_settings_files=on --write_settings_files=off Integrated_Code -c Integrated_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333314492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747333315040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747333315040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounternbit.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounternbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounterNbit " "Found entity 1: UpCounterNbit" {  } { { "UpCounterNbit.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/UpCounterNbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333324908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "LT24Display.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324912 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "LT24Display.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324912 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "LT24Display.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324912 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "LT24Display.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333324912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_code.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integrated_Code " "Found entity 1: Integrated_Code" {  } { { "Integrated_Code.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333324916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom_digits.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom_digits " "Found entity 1: font_rom_digits" {  } { { "font_rom_digits.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/font_rom_digits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333324919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333324920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_code_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_code_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integrated_Code_tb " "Found entity 1: Integrated_Code_tb" {  } { { "Integrated_Code_tb.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747333324922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333324922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Integrated_Code_tb " "Elaborating entity \"Integrated_Code_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747333325096 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock Integrated_Code_tb.v(38) " "Verilog HDL warning at Integrated_Code_tb.v(38): assignments to clock create a combinational loop" {  } { { "Integrated_Code_tb.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v" 38 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1747333325104 "|Integrated_Code_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Integrated_Code_tb.v(73) " "Verilog HDL warning at Integrated_Code_tb.v(73): ignoring unsupported system task" {  } { { "Integrated_Code_tb.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v" 73 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1747333325105 "|Integrated_Code_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integrated_Code Integrated_Code:uut " "Elaborating entity \"Integrated_Code\" for hierarchy \"Integrated_Code:uut\"" {  } { { "Integrated_Code_tb.v" "uut" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Integrated_Code.v(657) " "Verilog HDL assignment warning at Integrated_Code.v(657): truncated value with size 32 to match size of target (17)" {  } { { "Integrated_Code.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747333325142 "|Integrated_Code"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imageRAM.data_a 0 Integrated_Code.v(35) " "Net \"imageRAM.data_a\" at Integrated_Code.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Integrated_Code.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747333325142 "|Integrated_Code"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imageRAM.waddr_a 0 Integrated_Code.v(35) " "Net \"imageRAM.waddr_a\" at Integrated_Code.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Integrated_Code.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747333325142 "|Integrated_Code"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imageRAM.we_a 0 Integrated_Code.v(35) " "Net \"imageRAM.we_a\" at Integrated_Code.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Integrated_Code.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747333325142 "|Integrated_Code"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sudokuBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sudokuBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747333325142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "solutionBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"solutionBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747333325142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Integrated_Code:uut\|debounce:debounce_keys\[0\].db_inst " "Elaborating entity \"debounce\" for hierarchy \"Integrated_Code:uut\|debounce:debounce_keys\[0\].db_inst\"" {  } { { "Integrated_Code.v" "debounce_keys\[0\].db_inst" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display Integrated_Code:uut\|LT24Display:Display " "Elaborating entity \"LT24Display\" for hierarchy \"Integrated_Code:uut\|LT24Display:Display\"" {  } { { "Integrated_Code.v" "Display" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser Integrated_Code:uut\|LT24Display:Display\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"Integrated_Code:uut\|LT24Display:Display\|ResetSynchroniser:resetGen\"" {  } { { "LT24Display.v" "resetGen" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData Integrated_Code:uut\|LT24Display:Display\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"Integrated_Code:uut\|LT24Display:Display\|LT24InitialData:initDataRom\"" {  } { { "LT24Display.v" "initDataRom" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface Integrated_Code:uut\|LT24Display:Display\|LT24DisplayInterface:LT24Interface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"Integrated_Code:uut\|LT24Display:Display\|LT24DisplayInterface:LT24Interface\"" {  } { { "LT24Display.v" "LT24Interface" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounterNbit Integrated_Code:uut\|UpCounterNbit:xCounter " "Elaborating entity \"UpCounterNbit\" for hierarchy \"Integrated_Code:uut\|UpCounterNbit:xCounter\"" {  } { { "Integrated_Code.v" "xCounter" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UpCounterNbit.v(18) " "Verilog HDL assignment warning at UpCounterNbit.v(18): truncated value with size 32 to match size of target (8)" {  } { { "UpCounterNbit.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/UpCounterNbit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747333325159 "|Integrated_Code|UpCounterNbit:xCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounterNbit Integrated_Code:uut\|UpCounterNbit:yCounter " "Elaborating entity \"UpCounterNbit\" for hierarchy \"Integrated_Code:uut\|UpCounterNbit:yCounter\"" {  } { { "Integrated_Code.v" "yCounter" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UpCounterNbit.v(18) " "Verilog HDL assignment warning at UpCounterNbit.v(18): truncated value with size 32 to match size of target (9)" {  } { { "UpCounterNbit.v" "" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/UpCounterNbit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747333325160 "|Integrated_Code|UpCounterNbit:yCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom_digits Integrated_Code:uut\|font_rom_digits:font_rom_inst " "Elaborating entity \"font_rom_digits\" for hierarchy \"Integrated_Code:uut\|font_rom_digits:font_rom_inst\"" {  } { { "Integrated_Code.v" "font_rom_inst" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747333325161 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "Integrated_Code_tb.v" "clock" { Text "C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1747333325255 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1747333325255 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1747333325708 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747333325779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 15 19:22:05 2025 " "Processing ended: Thu May 15 19:22:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747333325779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747333325779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747333325779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747333325779 ""}
