{"vcs1":{"timestamp_begin":1731409546.854503511, "rt":2.60, "ut":0.87, "st":0.27}}
{"vcselab":{"timestamp_begin":1731409549.529978566, "rt":1.50, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731409551.105502493, "rt":0.36, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731409546.267926574}
{"VCS_COMP_START_TIME": 1731409546.267926574}
{"VCS_COMP_END_TIME": 1731409581.850072839}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 336636}}
{"stitch_vcselab": {"peak_mem": 231596}}
