
006-Calibration-drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ba0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08007d30  08007d30  00017d30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008184  08008184  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008184  08008184  00018184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800818c  0800818c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800818c  0800818c  0001818c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008190  08008190  00018190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008194  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  200001dc  08008370  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08008370  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3fe  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b25  00000000  00000000  0002f60a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc8  00000000  00000000  00032130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e70  00000000  00000000  000330f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025211  00000000  00000000  00033f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b4d  00000000  00000000  00059179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8f6c  00000000  00000000  00069cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00142c32  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005180  00000000  00000000  00142c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d18 	.word	0x08007d18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007d18 	.word	0x08007d18

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <iBus_Check_CHKSUM>:
#include"FS-iA10B.h"

FSiA10B_iBus iBus;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 8000eb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ebc:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<len-2;i++)
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	e00a      	b.n	8000eda <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	89fa      	ldrh	r2, [r7, #14]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<len-2;i++)
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60bb      	str	r3, [r7, #8]
 8000eda:	78fb      	ldrb	r3, [r7, #3]
 8000edc:	3b02      	subs	r3, #2
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dbef      	blt.n	8000ec4 <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff)==data[30]) && ((chksum>>8) == data[31]);
 8000ee4:	89fb      	ldrh	r3, [r7, #14]
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	321e      	adds	r2, #30
 8000eec:	7812      	ldrb	r2, [r2, #0]
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d10a      	bne.n	8000f08 <iBus_Check_CHKSUM+0x5c>
 8000ef2:	89fb      	ldrh	r3, [r7, #14]
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	331f      	adds	r3, #31
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d101      	bne.n	8000f08 <iBus_Check_CHKSUM+0x5c>
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <iBus_Check_CHKSUM+0x5e>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	b2db      	uxtb	r3, r3

};
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA10B_iBus* iBus)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
	iBus->RH =(data[2] | data[3] << 8) & 0x0fff;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3302      	adds	r3, #2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3303      	adds	r3, #3
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	4313      	orrs	r3, r2
 8000f36:	b21b      	sxth	r3, r3
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	801a      	strh	r2, [r3, #0]
	iBus->RV =(data[4] | data[5] << 8) & 0x0fff;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3304      	adds	r3, #4
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	b21a      	sxth	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3305      	adds	r3, #5
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	021b      	lsls	r3, r3, #8
 8000f54:	b21b      	sxth	r3, r3
 8000f56:	4313      	orrs	r3, r2
 8000f58:	b21b      	sxth	r3, r3
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	805a      	strh	r2, [r3, #2]
	iBus->LV =(data[6] | data[7] << 8) & 0x0fff;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3306      	adds	r3, #6
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3307      	adds	r3, #7
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	809a      	strh	r2, [r3, #4]
	iBus->LH =(data[8] | data[9] << 8) & 0x0fff;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3308      	adds	r3, #8
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b21a      	sxth	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3309      	adds	r3, #9
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fa4:	b29a      	uxth	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	80da      	strh	r2, [r3, #6]
	iBus->SwA =(data[10] | data[11] << 8) & 0x0fff;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	330a      	adds	r3, #10
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	b21a      	sxth	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	330b      	adds	r3, #11
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	811a      	strh	r2, [r3, #8]
	iBus->SwC =(data[12] | data[13] << 8) & 0x0fff;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	330c      	adds	r3, #12
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b21a      	sxth	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	330d      	adds	r3, #13
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	819a      	strh	r2, [r3, #12]

	iBus->SwD =(data[14] | data[15] << 8) & 0x0fff;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	330e      	adds	r3, #14
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	b21a      	sxth	r2, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	330f      	adds	r3, #15
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	021b      	lsls	r3, r3, #8
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	4313      	orrs	r3, r2
 8001002:	b21b      	sxth	r3, r3
 8001004:	b29b      	uxth	r3, r3
 8001006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800100a:	b29a      	uxth	r2, r3
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	81da      	strh	r2, [r3, #14]
	iBus->SwB =(data[16] | data[17] << 8) & 0x0fff;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3310      	adds	r3, #16
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b21a      	sxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3311      	adds	r3, #17
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	b29b      	uxth	r3, r3
 8001028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800102c:	b29a      	uxth	r2, r3
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	815a      	strh	r2, [r3, #10]
	iBus->VrA =(data[18] | data[19] << 8) & 0x0fff;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3312      	adds	r3, #18
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	b21a      	sxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3313      	adds	r3, #19
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21b      	sxth	r3, r3
 8001048:	b29b      	uxth	r3, r3
 800104a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800104e:	b29a      	uxth	r2, r3
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	821a      	strh	r2, [r3, #16]
	iBus->VrB =(data[20] | data[21] << 8) & 0x0fff;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3314      	adds	r3, #20
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b21a      	sxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3315      	adds	r3, #21
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21b      	sxth	r3, r3
 800106a:	b29b      	uxth	r3, r3
 800106c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001070:	b29a      	uxth	r2, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	825a      	strh	r2, [r3, #18]


	iBus->FailSafe =iBus->SwD == 1500;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	89db      	ldrh	r3, [r3, #14]
 800107a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800107e:	4293      	cmp	r3, r2
 8001080:	bf0c      	ite	eq
 8001082:	2301      	moveq	r3, #1
 8001084:	2300      	movne	r3, #0
 8001086:	b2db      	uxtb	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f883 2020 	strb.w	r2, [r3, #32]





}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <iBus_isActiveFailSafe>:

unsigned char iBus_isActiveFailSafe(FSiA10B_iBus* iBus)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	return iBus->FailSafe !=0;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	bf14      	ite	ne
 80010ae:	2301      	movne	r3, #1
 80010b0:	2300      	moveq	r3, #0
 80010b2:	b2db      	uxtb	r3, r3

}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <__NVIC_GetPriorityGrouping+0x18>)
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	f003 0307 	and.w	r3, r3, #7
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	db0b      	blt.n	8001106 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	f003 021f 	and.w	r2, r3, #31
 80010f4:	4907      	ldr	r1, [pc, #28]	; (8001114 <__NVIC_EnableIRQ+0x38>)
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	095b      	lsrs	r3, r3, #5
 80010fc:	2001      	movs	r0, #1
 80010fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000e100 	.word	0xe000e100

08001118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	6039      	str	r1, [r7, #0]
 8001122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001128:	2b00      	cmp	r3, #0
 800112a:	db0a      	blt.n	8001142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	b2da      	uxtb	r2, r3
 8001130:	490c      	ldr	r1, [pc, #48]	; (8001164 <__NVIC_SetPriority+0x4c>)
 8001132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001136:	0112      	lsls	r2, r2, #4
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	440b      	add	r3, r1
 800113c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001140:	e00a      	b.n	8001158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	b2da      	uxtb	r2, r3
 8001146:	4908      	ldr	r1, [pc, #32]	; (8001168 <__NVIC_SetPriority+0x50>)
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f003 030f 	and.w	r3, r3, #15
 800114e:	3b04      	subs	r3, #4
 8001150:	0112      	lsls	r2, r2, #4
 8001152:	b2d2      	uxtb	r2, r2
 8001154:	440b      	add	r3, r1
 8001156:	761a      	strb	r2, [r3, #24]
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	e000e100 	.word	0xe000e100
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800116c:	b480      	push	{r7}
 800116e:	b089      	sub	sp, #36	; 0x24
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	f1c3 0307 	rsb	r3, r3, #7
 8001186:	2b04      	cmp	r3, #4
 8001188:	bf28      	it	cs
 800118a:	2304      	movcs	r3, #4
 800118c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	3304      	adds	r3, #4
 8001192:	2b06      	cmp	r3, #6
 8001194:	d902      	bls.n	800119c <NVIC_EncodePriority+0x30>
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	3b03      	subs	r3, #3
 800119a:	e000      	b.n	800119e <NVIC_EncodePriority+0x32>
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a0:	f04f 32ff 	mov.w	r2, #4294967295
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	43da      	mvns	r2, r3
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	401a      	ands	r2, r3
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b4:	f04f 31ff 	mov.w	r1, #4294967295
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	fa01 f303 	lsl.w	r3, r1, r3
 80011be:	43d9      	mvns	r1, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c4:	4313      	orrs	r3, r2
         );
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3724      	adds	r7, #36	; 0x24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	60da      	str	r2, [r3, #12]
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80011f2:	b480      	push	{r7}
 80011f4:	b083      	sub	sp, #12
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	691b      	ldr	r3, [r3, #16]
 80011fe:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	615a      	str	r2, [r3, #20]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122e:	2b80      	cmp	r3, #128	; 0x80
 8001230:	bf0c      	ite	eq
 8001232:	2301      	moveq	r3, #1
 8001234:	2300      	movne	r3, #0
 8001236:	b2db      	uxtb	r3, r3
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001250:	78fa      	ldrb	r2, [r7, #3]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	605a      	str	r2, [r3, #4]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
	...

08001264 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800126e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001270:	4907      	ldr	r1, [pc, #28]	; (8001290 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4313      	orrs	r3, r2
 8001276:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800127a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4013      	ands	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001282:	68fb      	ldr	r3, [r7, #12]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40023800 	.word	0x40023800

08001294 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800129e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012a0:	4907      	ldr	r1, [pc, #28]	; (80012c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4013      	ands	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	bf00      	nop
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	40023800 	.word	0x40023800

080012c4 <M8N_TransimiData>:
0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x17,0x31,
0xBF
};

void M8N_TransimiData(unsigned char* data, unsigned char len)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
for(int i=0;i<len;i++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	e011      	b.n	80012fa <M8N_TransimiData+0x36>
{
while(!LL_USART_IsActiveFlag_TXE(UART4));
 80012d6:	bf00      	nop
 80012d8:	480c      	ldr	r0, [pc, #48]	; (800130c <M8N_TransimiData+0x48>)
 80012da:	f7ff ffa0 	bl	800121e <LL_USART_IsActiveFlag_TXE>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0f9      	beq.n	80012d8 <M8N_TransimiData+0x14>
LL_USART_TransmitData8(UART4, *(data+i));
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4619      	mov	r1, r3
 80012ee:	4807      	ldr	r0, [pc, #28]	; (800130c <M8N_TransimiData+0x48>)
 80012f0:	f7ff ffa8 	bl	8001244 <LL_USART_TransmitData8>
for(int i=0;i<len;i++)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3301      	adds	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	78fb      	ldrb	r3, [r7, #3]
 80012fc:	68fa      	ldr	r2, [r7, #12]
 80012fe:	429a      	cmp	r2, r3
 8001300:	dbe9      	blt.n	80012d6 <M8N_TransimiData+0x12>
}
}
 8001302:	bf00      	nop
 8001304:	bf00      	nop
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40004c00 	.word	0x40004c00

08001310 <M8N_UART4_Initialization>:

void M8N_UART4_Initialization(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08e      	sub	sp, #56	; 0x38
 8001314:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001316:	f107 031c 	add.w	r3, r7, #28
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]
 8001324:	611a      	str	r2, [r3, #16]
 8001326:	615a      	str	r2, [r3, #20]
 8001328:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
 8001338:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800133a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800133e:	f7ff ffa9 	bl	8001294 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001342:	2004      	movs	r0, #4
 8001344:	f7ff ff8e 	bl	8001264 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS_UART4_TX_Pin|GPS_UART4_RX_Pin;
 8001348:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800134c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800134e:	2302      	movs	r3, #2
 8001350:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001352:	2303      	movs	r3, #3
 8001354:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800135a:	2301      	movs	r3, #1
 800135c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800135e:	2308      	movs	r3, #8
 8001360:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	4619      	mov	r1, r3
 8001366:	4819      	ldr	r0, [pc, #100]	; (80013cc <M8N_UART4_Initialization+0xbc>)
 8001368:	f003 f807 	bl	800437a <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800136c:	f7ff fea8 	bl	80010c0 <__NVIC_GetPriorityGrouping>
 8001370:	4603      	mov	r3, r0
 8001372:	2200      	movs	r2, #0
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fef8 	bl	800116c <NVIC_EncodePriority>
 800137c:	4603      	mov	r3, r0
 800137e:	4619      	mov	r1, r3
 8001380:	2034      	movs	r0, #52	; 0x34
 8001382:	f7ff fec9 	bl	8001118 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8001386:	2034      	movs	r0, #52	; 0x34
 8001388:	f7ff fea8 	bl	80010dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 800138c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001390:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800139e:	230c      	movs	r3, #12
 80013a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80013a6:	2300      	movs	r3, #0
 80013a8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 80013aa:	f107 031c 	add.w	r3, r7, #28
 80013ae:	4619      	mov	r1, r3
 80013b0:	4807      	ldr	r0, [pc, #28]	; (80013d0 <M8N_UART4_Initialization+0xc0>)
 80013b2:	f003 fee7 	bl	8005184 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 80013b6:	4806      	ldr	r0, [pc, #24]	; (80013d0 <M8N_UART4_Initialization+0xc0>)
 80013b8:	f7ff ff1b 	bl	80011f2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 80013bc:	4804      	ldr	r0, [pc, #16]	; (80013d0 <M8N_UART4_Initialization+0xc0>)
 80013be:	f7ff ff08 	bl	80011d2 <LL_USART_Enable>
}
 80013c2:	bf00      	nop
 80013c4:	3738      	adds	r7, #56	; 0x38
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40020800 	.word	0x40020800
 80013d0:	40004c00 	.word	0x40004c00

080013d4 <M8N_Initialization>:

void M8N_Initialization(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
M8N_UART4_Initialization();
 80013d8:	f7ff ff9a 	bl	8001310 <M8N_UART4_Initialization>

M8N_TransimiData(&UBX_CFG_PRT[0],sizeof(UBX_CFG_PRT));
 80013dc:	211c      	movs	r1, #28
 80013de:	480d      	ldr	r0, [pc, #52]	; (8001414 <M8N_Initialization+0x40>)
 80013e0:	f7ff ff70 	bl	80012c4 <M8N_TransimiData>
HAL_Delay(100);
 80013e4:	2064      	movs	r0, #100	; 0x64
 80013e6:	f001 fa21 	bl	800282c <HAL_Delay>
M8N_TransimiData(&UBX_CFG_MSG[0],sizeof(UBX_CFG_MSG));
 80013ea:	2110      	movs	r1, #16
 80013ec:	480a      	ldr	r0, [pc, #40]	; (8001418 <M8N_Initialization+0x44>)
 80013ee:	f7ff ff69 	bl	80012c4 <M8N_TransimiData>
HAL_Delay(100);
 80013f2:	2064      	movs	r0, #100	; 0x64
 80013f4:	f001 fa1a 	bl	800282c <HAL_Delay>
M8N_TransimiData(&UBX_CFG_RATE[0],sizeof(UBX_CFG_RATE));
 80013f8:	210e      	movs	r1, #14
 80013fa:	4808      	ldr	r0, [pc, #32]	; (800141c <M8N_Initialization+0x48>)
 80013fc:	f7ff ff62 	bl	80012c4 <M8N_TransimiData>
HAL_Delay(100);
 8001400:	2064      	movs	r0, #100	; 0x64
 8001402:	f001 fa13 	bl	800282c <HAL_Delay>
M8N_TransimiData(&UBX_CFG_CFG[0],sizeof(UBX_CFG_CFG));
 8001406:	2115      	movs	r1, #21
 8001408:	4805      	ldr	r0, [pc, #20]	; (8001420 <M8N_Initialization+0x4c>)
 800140a:	f7ff ff5b 	bl	80012c4 <M8N_TransimiData>
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	08007d30 	.word	0x08007d30
 8001418:	08007d4c 	.word	0x08007d4c
 800141c:	08007d5c 	.word	0x08007d5c
 8001420:	08007d6c 	.word	0x08007d6c

08001424 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	041a      	lsls	r2, r3, #16
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	619a      	str	r2, [r3, #24]
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
	...

08001444 <LL_AHB1_GRP1_EnableClock>:
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800144e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001450:	4907      	ldr	r1, [pc, #28]	; (8001470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4313      	orrs	r3, r2
 8001456:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800145a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4013      	ands	r3, r2
 8001460:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	40023800 	.word	0x40023800

08001474 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	463b      	mov	r3, r7
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
 8001488:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800148a:	2080      	movs	r0, #128	; 0x80
 800148c:	f7ff ffda 	bl	8001444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001490:	2001      	movs	r0, #1
 8001492:	f7ff ffd7 	bl	8001444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001496:	2002      	movs	r0, #2
 8001498:	f7ff ffd4 	bl	8001444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800149c:	2008      	movs	r0, #8
 800149e:	f7ff ffd1 	bl	8001444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80014a2:	2004      	movs	r0, #4
 80014a4:	f7ff ffce 	bl	8001444 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_14);
 80014a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ac:	480b      	ldr	r0, [pc, #44]	; (80014dc <MX_GPIO_Init+0x68>)
 80014ae:	f7ff ffb9 	bl	8001424 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80014b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014b6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80014b8:	2301      	movs	r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014c4:	2300      	movs	r3, #0
 80014c6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014c8:	463b      	mov	r3, r7
 80014ca:	4619      	mov	r1, r3
 80014cc:	4803      	ldr	r0, [pc, #12]	; (80014dc <MX_GPIO_Init+0x68>)
 80014ce:	f002 ff54 	bl	800437a <LL_GPIO_Init>

}
 80014d2:	bf00      	nop
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40020c00 	.word	0x40020c00

080014e0 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f043 0201 	orr.w	r2, r3, #1
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	601a      	str	r2, [r3, #0]
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a1a      	ldr	r2, [r3, #32]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	431a      	orrs	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	621a      	str	r2, [r3, #32]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a1a      	ldr	r2, [r3, #32]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	43db      	mvns	r3, r3
 8001534:	401a      	ands	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	621a      	str	r2, [r3, #32]
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <LL_USART_IsActiveFlag_TXE>:
{
 8001546:	b480      	push	{r7}
 8001548:	b083      	sub	sp, #12
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001556:	2b80      	cmp	r3, #128	; 0x80
 8001558:	bf0c      	ite	eq
 800155a:	2301      	moveq	r3, #1
 800155c:	2300      	movne	r3, #0
 800155e:	b2db      	uxtb	r3, r3
}
 8001560:	4618      	mov	r0, r3
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <LL_USART_EnableIT_RXNE>:
{
 800156c:	b480      	push	{r7}
 800156e:	b089      	sub	sp, #36	; 0x24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	330c      	adds	r3, #12
 8001578:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	e853 3f00 	ldrex	r3, [r3]
 8001580:	60bb      	str	r3, [r7, #8]
   return(result);
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	f043 0320 	orr.w	r3, r3, #32
 8001588:	61fb      	str	r3, [r7, #28]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	330c      	adds	r3, #12
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	61ba      	str	r2, [r7, #24]
 8001592:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001594:	6979      	ldr	r1, [r7, #20]
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	e841 2300 	strex	r3, r2, [r1]
 800159c:	613b      	str	r3, [r7, #16]
   return(result);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1e7      	bne.n	8001574 <LL_USART_EnableIT_RXNE+0x8>
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	3724      	adds	r7, #36	; 0x24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <LL_USART_TransmitData8>:
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	460b      	mov	r3, r1
 80015bc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80015be:	78fa      	ldrb	r2, [r7, #3]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	605a      	str	r2, [r3, #4]
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80015e0:	68fa      	ldr	r2, [r7, #12]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	4013      	ands	r3, r2
 80015e6:	041a      	lsls	r2, r3, #16
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	43d9      	mvns	r1, r3
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	400b      	ands	r3, r1
 80015f0:	431a      	orrs	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p,int len)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	e011      	b.n	800163a <_write+0x36>
	{
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 8001616:	bf00      	nop
 8001618:	480c      	ldr	r0, [pc, #48]	; (800164c <_write+0x48>)
 800161a:	f7ff ff94 	bl	8001546 <LL_USART_IsActiveFlag_TXE>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f9      	beq.n	8001618 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p+i));
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	4413      	add	r3, r2
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4619      	mov	r1, r3
 800162e:	4807      	ldr	r0, [pc, #28]	; (800164c <_write+0x48>)
 8001630:	f7ff ffbf 	bl	80015b2 <LL_USART_TransmitData8>
	for(int i=0;i<len;i++)
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	3301      	adds	r3, #1
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	429a      	cmp	r2, r3
 8001640:	dbe9      	blt.n	8001616 <_write+0x12>
	}
}
 8001642:	bf00      	nop
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40011400 	.word	0x40011400

08001650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001654:	f001 f878 	bl	8002748 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001658:	f000 f8d4 	bl	8001804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800165c:	f7ff ff0a 	bl	8001474 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001660:	f000 fcac 	bl	8001fbc <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001664:	f000 ffe6 	bl	8002634 <MX_USART6_UART_Init>
  MX_UART4_Init();
 8001668:	f000 ff0a 	bl	8002480 <MX_UART4_Init>
  MX_UART5_Init();
 800166c:	f000 ff6a 	bl	8002544 <MX_UART5_Init>
  MX_TIM5_Init();
 8001670:	f000 fd16 	bl	80020a0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8001674:	485a      	ldr	r0, [pc, #360]	; (80017e0 <main+0x190>)
 8001676:	f7ff ff33 	bl	80014e0 <LL_TIM_EnableCounter>
//  TIM3->PSC = 1000;
//  HAL_Delay(100);
//
//  LL_TIM_CC_DisableChannel(TIM3,LL_TIM_CHANNEL_CH4);  // buzzer disable

  LL_USART_EnableIT_RXNE(USART6); //interrupt olarak cagiracagiz
 800167a:	485a      	ldr	r0, [pc, #360]	; (80017e4 <main+0x194>)
 800167c:	f7ff ff76 	bl	800156c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART4); //interrupt olarak cagiracagiz
 8001680:	4859      	ldr	r0, [pc, #356]	; (80017e8 <main+0x198>)
 8001682:	f7ff ff73 	bl	800156c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART5); //interrupt olarak cagiracagiz
 8001686:	4859      	ldr	r0, [pc, #356]	; (80017ec <main+0x19c>)
 8001688:	f7ff ff70 	bl	800156c <LL_USART_EnableIT_RXNE>

  M8N_Initialization();
 800168c:	f7ff fea2 	bl	80013d4 <M8N_Initialization>

  LL_TIM_EnableCounter(TIM5);
 8001690:	4857      	ldr	r0, [pc, #348]	; (80017f0 <main+0x1a0>)
 8001692:	f7ff ff25 	bl	80014e0 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH1);
 8001696:	2101      	movs	r1, #1
 8001698:	4855      	ldr	r0, [pc, #340]	; (80017f0 <main+0x1a0>)
 800169a:	f7ff ff31 	bl	8001500 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH2);
 800169e:	2110      	movs	r1, #16
 80016a0:	4853      	ldr	r0, [pc, #332]	; (80017f0 <main+0x1a0>)
 80016a2:	f7ff ff2d 	bl	8001500 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH3);
 80016a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016aa:	4851      	ldr	r0, [pc, #324]	; (80017f0 <main+0x1a0>)
 80016ac:	f7ff ff28 	bl	8001500 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH4);
 80016b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b4:	484e      	ldr	r0, [pc, #312]	; (80017f0 <main+0x1a0>)
 80016b6:	f7ff ff23 	bl	8001500 <LL_TIM_CC_EnableChannel>

  TIM5->CCR1 = 2000;
 80016ba:	4b4d      	ldr	r3, [pc, #308]	; (80017f0 <main+0x1a0>)
 80016bc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80016c0:	635a      	str	r2, [r3, #52]	; 0x34
  TIM5->CCR2 = 2000;
 80016c2:	4b4b      	ldr	r3, [pc, #300]	; (80017f0 <main+0x1a0>)
 80016c4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80016c8:	639a      	str	r2, [r3, #56]	; 0x38
  TIM5->CCR3 = 2000;
 80016ca:	4b49      	ldr	r3, [pc, #292]	; (80017f0 <main+0x1a0>)
 80016cc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80016d0:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM5->CCR4 = 2000;
 80016d2:	4b47      	ldr	r3, [pc, #284]	; (80017f0 <main+0x1a0>)
 80016d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80016d8:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_Delay(700);
 80016da:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80016de:	f001 f8a5 	bl	800282c <HAL_Delay>

  TIM5->CCR1 = 1000;
 80016e2:	4b43      	ldr	r3, [pc, #268]	; (80017f0 <main+0x1a0>)
 80016e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016e8:	635a      	str	r2, [r3, #52]	; 0x34
  TIM5->CCR2 = 1000;
 80016ea:	4b41      	ldr	r3, [pc, #260]	; (80017f0 <main+0x1a0>)
 80016ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016f0:	639a      	str	r2, [r3, #56]	; 0x38
  TIM5->CCR3 = 1000;
 80016f2:	4b3f      	ldr	r3, [pc, #252]	; (80017f0 <main+0x1a0>)
 80016f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016f8:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM5->CCR4 = 1000;
 80016fa:	4b3d      	ldr	r3, [pc, #244]	; (80017f0 <main+0x1a0>)
 80016fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001700:	641a      	str	r2, [r3, #64]	; 0x40
   HAL_Delay(800);
 8001702:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001706:	f001 f891 	bl	800282c <HAL_Delay>

   while(Is_iBus_Throttle_Min() == 0);
 800170a:	bf00      	nop
 800170c:	f000 f8e4 	bl	80018d8 <Is_iBus_Throttle_Min>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d0fa      	beq.n	800170c <main+0xbc>
   LL_TIM_CC_EnableChannel(TIM3,LL_TIM_CHANNEL_CH4); // buzzer enable
 8001716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800171a:	4831      	ldr	r0, [pc, #196]	; (80017e0 <main+0x190>)
 800171c:	f7ff fef0 	bl	8001500 <LL_TIM_CC_EnableChannel>
   TIM3->PSC = 2000;
 8001720:	4b2f      	ldr	r3, [pc, #188]	; (80017e0 <main+0x190>)
 8001722:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001726:	629a      	str	r2, [r3, #40]	; 0x28
   HAL_Delay(100);
 8001728:	2064      	movs	r0, #100	; 0x64
 800172a:	f001 f87f 	bl	800282c <HAL_Delay>
   TIM3->PSC = 1500; 							//eğer kumanda thorrle 0 da değil yani çalışır durumdaysa motorları çalıştırmıyor until throttle sıfırlanana kadar
 800172e:	4b2c      	ldr	r3, [pc, #176]	; (80017e0 <main+0x190>)
 8001730:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
   HAL_Delay(100);
 8001736:	2064      	movs	r0, #100	; 0x64
 8001738:	f001 f878 	bl	800282c <HAL_Delay>
   TIM3->PSC = 1000;
 800173c:	4b28      	ldr	r3, [pc, #160]	; (80017e0 <main+0x190>)
 800173e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001742:	629a      	str	r2, [r3, #40]	; 0x28
   HAL_Delay(100);
 8001744:	2064      	movs	r0, #100	; 0x64
 8001746:	f001 f871 	bl	800282c <HAL_Delay>

   LL_TIM_CC_DisableChannel(TIM3,LL_TIM_CHANNEL_CH4);  // buzzer disable
 800174a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800174e:	4824      	ldr	r0, [pc, #144]	; (80017e0 <main+0x190>)
 8001750:	f7ff fee7 	bl	8001522 <LL_TIM_CC_DisableChannel>

	  }

	  */

	  if(ibus_rx_cplt_flag == 1)
 8001754:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <main+0x1a4>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d123      	bne.n	80017a4 <main+0x154>
	  	  {
	  		  ibus_rx_cplt_flag = 0;
 800175c:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <main+0x1a4>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
	  		  if(iBus_Check_CHKSUM(&ibus_rxbuff[0],32)==1)
 8001762:	2120      	movs	r1, #32
 8001764:	4824      	ldr	r0, [pc, #144]	; (80017f8 <main+0x1a8>)
 8001766:	f7ff fba1 	bl	8000eac <iBus_Check_CHKSUM>
 800176a:	4603      	mov	r3, r0
 800176c:	2b01      	cmp	r3, #1
 800176e:	d119      	bne.n	80017a4 <main+0x154>
	  		  {
	  			LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_14);
 8001770:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001774:	4821      	ldr	r0, [pc, #132]	; (80017fc <main+0x1ac>)
 8001776:	f7ff ff2b 	bl	80015d0 <LL_GPIO_TogglePin>
	  			iBus_Parsing(&ibus_rxbuff[0], &iBus);
 800177a:	4921      	ldr	r1, [pc, #132]	; (8001800 <main+0x1b0>)
 800177c:	481e      	ldr	r0, [pc, #120]	; (80017f8 <main+0x1a8>)
 800177e:	f7ff fbcb 	bl	8000f18 <iBus_Parsing>
	  			if(iBus_isActiveFailSafe(&iBus) ==1)
 8001782:	481f      	ldr	r0, [pc, #124]	; (8001800 <main+0x1b0>)
 8001784:	f7ff fc8a 	bl	800109c <iBus_isActiveFailSafe>
 8001788:	4603      	mov	r3, r0
 800178a:	2b01      	cmp	r3, #1
 800178c:	d105      	bne.n	800179a <main+0x14a>
	  			{
	  				LL_TIM_CC_EnableChannel(TIM3,LL_TIM_CHANNEL_CH4);
 800178e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001792:	4813      	ldr	r0, [pc, #76]	; (80017e0 <main+0x190>)
 8001794:	f7ff feb4 	bl	8001500 <LL_TIM_CC_EnableChannel>
 8001798:	e004      	b.n	80017a4 <main+0x154>
	  			}
	  			else
	  			{
	  				LL_TIM_CC_DisableChannel(TIM3,LL_TIM_CHANNEL_CH4);
 800179a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800179e:	4810      	ldr	r0, [pc, #64]	; (80017e0 <main+0x190>)
 80017a0:	f7ff febf 	bl	8001522 <LL_TIM_CC_DisableChannel>
//	  			HAL_Delay(100);
	  		  }

	  	  }

	  TIM5->CCR1 = 10500 +(iBus.LV -1000);
 80017a4:	4b16      	ldr	r3, [pc, #88]	; (8001800 <main+0x1b0>)
 80017a6:	889b      	ldrh	r3, [r3, #4]
 80017a8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80017ac:	331c      	adds	r3, #28
 80017ae:	4a10      	ldr	r2, [pc, #64]	; (80017f0 <main+0x1a0>)
 80017b0:	6353      	str	r3, [r2, #52]	; 0x34
	  TIM5->CCR2 = 10500 +(iBus.LV -1000);
 80017b2:	4b13      	ldr	r3, [pc, #76]	; (8001800 <main+0x1b0>)
 80017b4:	889b      	ldrh	r3, [r3, #4]
 80017b6:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80017ba:	331c      	adds	r3, #28
 80017bc:	4a0c      	ldr	r2, [pc, #48]	; (80017f0 <main+0x1a0>)
 80017be:	6393      	str	r3, [r2, #56]	; 0x38
	  TIM5->CCR3 = 10500 +(iBus.LV -1000);
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <main+0x1b0>)
 80017c2:	889b      	ldrh	r3, [r3, #4]
 80017c4:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80017c8:	331c      	adds	r3, #28
 80017ca:	4a09      	ldr	r2, [pc, #36]	; (80017f0 <main+0x1a0>)
 80017cc:	63d3      	str	r3, [r2, #60]	; 0x3c
	  TIM5->CCR4 = 10500 +(iBus.LV -1000);
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <main+0x1b0>)
 80017d0:	889b      	ldrh	r3, [r3, #4]
 80017d2:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80017d6:	331c      	adds	r3, #28
 80017d8:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <main+0x1a0>)
 80017da:	6413      	str	r3, [r2, #64]	; 0x40
	  if(ibus_rx_cplt_flag == 1)
 80017dc:	e7ba      	b.n	8001754 <main+0x104>
 80017de:	bf00      	nop
 80017e0:	40000400 	.word	0x40000400
 80017e4:	40011400 	.word	0x40011400
 80017e8:	40004c00 	.word	0x40004c00
 80017ec:	40005000 	.word	0x40005000
 80017f0:	40000c00 	.word	0x40000c00
 80017f4:	20000240 	.word	0x20000240
 80017f8:	20000220 	.word	0x20000220
 80017fc:	40020c00 	.word	0x40020c00
 8001800:	200001f8 	.word	0x200001f8

08001804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b094      	sub	sp, #80	; 0x50
 8001808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180a:	f107 0320 	add.w	r3, r7, #32
 800180e:	2230      	movs	r2, #48	; 0x30
 8001810:	2100      	movs	r1, #0
 8001812:	4618      	mov	r0, r3
 8001814:	f003 fd60 	bl	80052d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001828:	2300      	movs	r3, #0
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <SystemClock_Config+0xcc>)
 800182e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001830:	4a27      	ldr	r2, [pc, #156]	; (80018d0 <SystemClock_Config+0xcc>)
 8001832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001836:	6413      	str	r3, [r2, #64]	; 0x40
 8001838:	4b25      	ldr	r3, [pc, #148]	; (80018d0 <SystemClock_Config+0xcc>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001844:	2300      	movs	r3, #0
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <SystemClock_Config+0xd0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <SystemClock_Config+0xd0>)
 800184e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <SystemClock_Config+0xd0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001860:	2301      	movs	r3, #1
 8001862:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001864:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800186a:	2302      	movs	r3, #2
 800186c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800186e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001872:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001874:	2304      	movs	r3, #4
 8001876:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001878:	23a8      	movs	r3, #168	; 0xa8
 800187a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800187c:	2302      	movs	r3, #2
 800187e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001880:	2304      	movs	r3, #4
 8001882:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001884:	f107 0320 	add.w	r3, r7, #32
 8001888:	4618      	mov	r0, r3
 800188a:	f001 fa75 	bl	8002d78 <HAL_RCC_OscConfig>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001894:	f000 f846 	bl	8001924 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001898:	230f      	movs	r3, #15
 800189a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800189c:	2302      	movs	r3, #2
 800189e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018a4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	2105      	movs	r1, #5
 80018b6:	4618      	mov	r0, r3
 80018b8:	f001 fcd6 	bl	8003268 <HAL_RCC_ClockConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018c2:	f000 f82f 	bl	8001924 <Error_Handler>
  }
}
 80018c6:	bf00      	nop
 80018c8:	3750      	adds	r7, #80	; 0x50
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40007000 	.word	0x40007000

080018d8 <Is_iBus_Throttle_Min>:

/* USER CODE BEGIN 4 */
int Is_iBus_Throttle_Min(void){
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0

	  if(ibus_rx_cplt_flag == 1)
 80018dc:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <Is_iBus_Throttle_Min+0x40>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d115      	bne.n	8001910 <Is_iBus_Throttle_Min+0x38>
		  	  {
		  		  ibus_rx_cplt_flag = 0;
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <Is_iBus_Throttle_Min+0x40>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
		  		  if(iBus_Check_CHKSUM(&ibus_rxbuff[0],32)==1)
 80018ea:	2120      	movs	r1, #32
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <Is_iBus_Throttle_Min+0x44>)
 80018ee:	f7ff fadd 	bl	8000eac <iBus_Check_CHKSUM>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d10b      	bne.n	8001910 <Is_iBus_Throttle_Min+0x38>
		  		  {
		  				iBus_Parsing(&ibus_rxbuff[0], &iBus);
 80018f8:	4909      	ldr	r1, [pc, #36]	; (8001920 <Is_iBus_Throttle_Min+0x48>)
 80018fa:	4808      	ldr	r0, [pc, #32]	; (800191c <Is_iBus_Throttle_Min+0x44>)
 80018fc:	f7ff fb0c 	bl	8000f18 <iBus_Parsing>
		  				if(iBus.LV < 1010) return 1;
 8001900:	4b07      	ldr	r3, [pc, #28]	; (8001920 <Is_iBus_Throttle_Min+0x48>)
 8001902:	889b      	ldrh	r3, [r3, #4]
 8001904:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8001908:	4293      	cmp	r3, r2
 800190a:	d801      	bhi.n	8001910 <Is_iBus_Throttle_Min+0x38>
 800190c:	2301      	movs	r3, #1
 800190e:	e000      	b.n	8001912 <Is_iBus_Throttle_Min+0x3a>

		  		  }

		  	  }
	  return 0;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000240 	.word	0x20000240
 800191c:	20000220 	.word	0x20000220
 8001920:	200001f8 	.word	0x200001f8

08001924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001928:	b672      	cpsid	i
}
 800192a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800192c:	e7fe      	b.n	800192c <Error_Handler+0x8>
	...

08001930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	4b10      	ldr	r3, [pc, #64]	; (800197c <HAL_MspInit+0x4c>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	4a0f      	ldr	r2, [pc, #60]	; (800197c <HAL_MspInit+0x4c>)
 8001940:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001944:	6453      	str	r3, [r2, #68]	; 0x44
 8001946:	4b0d      	ldr	r3, [pc, #52]	; (800197c <HAL_MspInit+0x4c>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	603b      	str	r3, [r7, #0]
 8001956:	4b09      	ldr	r3, [pc, #36]	; (800197c <HAL_MspInit+0x4c>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	4a08      	ldr	r2, [pc, #32]	; (800197c <HAL_MspInit+0x4c>)
 800195c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001960:	6413      	str	r3, [r2, #64]	; 0x40
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <HAL_MspInit+0x4c>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	603b      	str	r3, [r7, #0]
 800196c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800

08001980 <LL_USART_IsActiveFlag_RXNE>:
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0320 	and.w	r3, r3, #32
 8001990:	2b20      	cmp	r3, #32
 8001992:	bf0c      	ite	eq
 8001994:	2301      	moveq	r3, #1
 8001996:	2300      	movne	r3, #0
 8001998:	b2db      	uxtb	r3, r3
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_USART_ClearFlag_RXNE>:
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f06f 0220 	mvn.w	r2, #32
 80019b4:	601a      	str	r2, [r3, #0]
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <LL_USART_ReceiveData8>:
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	b2db      	uxtb	r3, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <NMI_Handler+0x4>

080019e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e6:	e7fe      	b.n	80019e6 <HardFault_Handler+0x4>

080019e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <MemManage_Handler+0x4>

080019ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f2:	e7fe      	b.n	80019f2 <BusFault_Handler+0x4>

080019f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <UsageFault_Handler+0x4>

080019fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a28:	f000 fee0 	bl	80027ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;
	if(LL_USART_IsActiveFlag_RXNE(UART4)) // bu bir receive işlemi mi?
 8001a34:	4833      	ldr	r0, [pc, #204]	; (8001b04 <UART4_IRQHandler+0xd4>)
 8001a36:	f7ff ffa3 	bl	8001980 <LL_USART_IsActiveFlag_RXNE>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d05b      	beq.n	8001af8 <UART4_IRQHandler+0xc8>
		{
			LL_USART_ClearFlag_RXNE(UART4); // bayragı temizle
 8001a40:	4830      	ldr	r0, [pc, #192]	; (8001b04 <UART4_IRQHandler+0xd4>)
 8001a42:	f7ff ffb0 	bl	80019a6 <LL_USART_ClearFlag_RXNE>
			uart4_rx_data = LL_USART_ReceiveData8(UART4); // veriyi alalım
 8001a46:	482f      	ldr	r0, [pc, #188]	; (8001b04 <UART4_IRQHandler+0xd4>)
 8001a48:	f7ff ffbb 	bl	80019c2 <LL_USART_ReceiveData8>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001a52:	701a      	strb	r2, [r3, #0]
			uart4_rx_flag = 1; // once main icerisindeki while kodu okunacak
 8001a54:	4b2d      	ldr	r3, [pc, #180]	; (8001b0c <UART4_IRQHandler+0xdc>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	701a      	strb	r2, [r3, #0]

			//LL_USART_TransmitData8(USART6, uart4_rx_data);

			switch(cnt)
 8001a5a:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b23      	cmp	r3, #35	; 0x23
 8001a60:	d02e      	beq.n	8001ac0 <UART4_IRQHandler+0x90>
 8001a62:	2b23      	cmp	r3, #35	; 0x23
 8001a64:	dc3a      	bgt.n	8001adc <UART4_IRQHandler+0xac>
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d002      	beq.n	8001a70 <UART4_IRQHandler+0x40>
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d012      	beq.n	8001a94 <UART4_IRQHandler+0x64>
 8001a6e:	e035      	b.n	8001adc <UART4_IRQHandler+0xac>
			{
			case 0:
				if(uart4_rx_data == 0xb5)
 8001a70:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2bb5      	cmp	r3, #181	; 0xb5
 8001a76:	d141      	bne.n	8001afc <UART4_IRQHandler+0xcc>
				{
					m8n_rxbuff[cnt] = uart4_rx_data;
 8001a78:	4b25      	ldr	r3, [pc, #148]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b22      	ldr	r3, [pc, #136]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001a80:	7819      	ldrb	r1, [r3, #0]
 8001a82:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <UART4_IRQHandler+0xe4>)
 8001a84:	5499      	strb	r1, [r3, r2]
					cnt++;
 8001a86:	4b22      	ldr	r3, [pc, #136]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001a90:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001a92:	e033      	b.n	8001afc <UART4_IRQHandler+0xcc>
			case 1:
				if(uart4_rx_data == 0x62)
 8001a94:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b62      	cmp	r3, #98	; 0x62
 8001a9a:	d10d      	bne.n	8001ab8 <UART4_IRQHandler+0x88>
				{
					m8n_rxbuff[cnt] = uart4_rx_data;
 8001a9c:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001aa4:	7819      	ldrb	r1, [r3, #0]
 8001aa6:	4b1b      	ldr	r3, [pc, #108]	; (8001b14 <UART4_IRQHandler+0xe4>)
 8001aa8:	5499      	strb	r1, [r3, r2]
					cnt++;
 8001aaa:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001ab4:	701a      	strb	r2, [r3, #0]
				}
				else
					cnt = 0;
				break;
 8001ab6:	e022      	b.n	8001afe <UART4_IRQHandler+0xce>
					cnt = 0;
 8001ab8:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
				break;
 8001abe:	e01e      	b.n	8001afe <UART4_IRQHandler+0xce>
			case 35:
				m8n_rxbuff[cnt] = uart4_rx_data;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001ac8:	7819      	ldrb	r1, [r3, #0]
 8001aca:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <UART4_IRQHandler+0xe4>)
 8001acc:	5499      	strb	r1, [r3, r2]
				cnt=0;
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
				m8n_rx_cplt_flag = 1;
 8001ad4:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <UART4_IRQHandler+0xe8>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
				break;
 8001ada:	e010      	b.n	8001afe <UART4_IRQHandler+0xce>
			default:
				m8n_rxbuff[cnt] = uart4_rx_data;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <UART4_IRQHandler+0xd8>)
 8001ae4:	7819      	ldrb	r1, [r3, #0]
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <UART4_IRQHandler+0xe4>)
 8001ae8:	5499      	strb	r1, [r3, r2]
				cnt++;
 8001aea:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	3301      	adds	r3, #1
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <UART4_IRQHandler+0xe0>)
 8001af4:	701a      	strb	r2, [r3, #0]
				break;
 8001af6:	e002      	b.n	8001afe <UART4_IRQHandler+0xce>
			}
		}
 8001af8:	bf00      	nop
 8001afa:	e000      	b.n	8001afe <UART4_IRQHandler+0xce>
				break;
 8001afc:	bf00      	nop
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40004c00 	.word	0x40004c00
 8001b08:	2000021d 	.word	0x2000021d
 8001b0c:	2000021c 	.word	0x2000021c
 8001b10:	20000269 	.word	0x20000269
 8001b14:	20000244 	.word	0x20000244
 8001b18:	20000268 	.word	0x20000268

08001b1c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt2 = 0;
		if(LL_USART_IsActiveFlag_RXNE(UART5)) // bu bir receive işlemi mi?
 8001b20:	4833      	ldr	r0, [pc, #204]	; (8001bf0 <UART5_IRQHandler+0xd4>)
 8001b22:	f7ff ff2d 	bl	8001980 <LL_USART_IsActiveFlag_RXNE>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d05b      	beq.n	8001be4 <UART5_IRQHandler+0xc8>
			{
				LL_USART_ClearFlag_RXNE(UART5); // bayragı temizle
 8001b2c:	4830      	ldr	r0, [pc, #192]	; (8001bf0 <UART5_IRQHandler+0xd4>)
 8001b2e:	f7ff ff3a 	bl	80019a6 <LL_USART_ClearFlag_RXNE>
				uart5_rx_data = LL_USART_ReceiveData8(UART5); // veriyi alalım
 8001b32:	482f      	ldr	r0, [pc, #188]	; (8001bf0 <UART5_IRQHandler+0xd4>)
 8001b34:	f7ff ff45 	bl	80019c2 <LL_USART_ReceiveData8>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b2d      	ldr	r3, [pc, #180]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001b3e:	701a      	strb	r2, [r3, #0]
				uart5_rx_flag = 1; // once main icerisindeki while kodu okunacak
 8001b40:	4b2d      	ldr	r3, [pc, #180]	; (8001bf8 <UART5_IRQHandler+0xdc>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	701a      	strb	r2, [r3, #0]

				switch(cnt2)
 8001b46:	4b2d      	ldr	r3, [pc, #180]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b1f      	cmp	r3, #31
 8001b4c:	d02e      	beq.n	8001bac <UART5_IRQHandler+0x90>
 8001b4e:	2b1f      	cmp	r3, #31
 8001b50:	dc3a      	bgt.n	8001bc8 <UART5_IRQHandler+0xac>
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d002      	beq.n	8001b5c <UART5_IRQHandler+0x40>
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d012      	beq.n	8001b80 <UART5_IRQHandler+0x64>
 8001b5a:	e035      	b.n	8001bc8 <UART5_IRQHandler+0xac>
				{
				case 0:
					if(uart5_rx_data == 0x20)
 8001b5c:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b20      	cmp	r3, #32
 8001b62:	d141      	bne.n	8001be8 <UART5_IRQHandler+0xcc>
					{
						ibus_rxbuff[cnt2] = uart5_rx_data;
 8001b64:	4b25      	ldr	r3, [pc, #148]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b22      	ldr	r3, [pc, #136]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001b6c:	7819      	ldrb	r1, [r3, #0]
 8001b6e:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <UART5_IRQHandler+0xe4>)
 8001b70:	5499      	strb	r1, [r3, r2]
						cnt2++;
 8001b72:	4b22      	ldr	r3, [pc, #136]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	3301      	adds	r3, #1
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001b7c:	701a      	strb	r2, [r3, #0]

					}
					break;
 8001b7e:	e033      	b.n	8001be8 <UART5_IRQHandler+0xcc>
				case 1:
					if(uart5_rx_data == 0x40)
 8001b80:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b40      	cmp	r3, #64	; 0x40
 8001b86:	d10d      	bne.n	8001ba4 <UART5_IRQHandler+0x88>
					{
						ibus_rxbuff[cnt2] = uart5_rx_data;
 8001b88:	4b1c      	ldr	r3, [pc, #112]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001b90:	7819      	ldrb	r1, [r3, #0]
 8001b92:	4b1b      	ldr	r3, [pc, #108]	; (8001c00 <UART5_IRQHandler+0xe4>)
 8001b94:	5499      	strb	r1, [r3, r2]
						cnt2++;
 8001b96:	4b19      	ldr	r3, [pc, #100]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001ba0:	701a      	strb	r2, [r3, #0]
					}
					else
						cnt2 = 0;
					break;
 8001ba2:	e022      	b.n	8001bea <UART5_IRQHandler+0xce>
						cnt2 = 0;
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
					break;
 8001baa:	e01e      	b.n	8001bea <UART5_IRQHandler+0xce>
					ibus_rxbuff[cnt2] = uart5_rx_data;
					cnt2++;
					break;
					*/
				case 31:
					ibus_rxbuff[cnt2] = uart5_rx_data;
 8001bac:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001bb4:	7819      	ldrb	r1, [r3, #0]
 8001bb6:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <UART5_IRQHandler+0xe4>)
 8001bb8:	5499      	strb	r1, [r3, r2]
					cnt2=0;
 8001bba:	4b10      	ldr	r3, [pc, #64]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
					ibus_rx_cplt_flag = 1;
 8001bc0:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <UART5_IRQHandler+0xe8>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]
					break;
 8001bc6:	e010      	b.n	8001bea <UART5_IRQHandler+0xce>
				default:
					ibus_rxbuff[cnt2] = uart5_rx_data;
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <UART5_IRQHandler+0xd8>)
 8001bd0:	7819      	ldrb	r1, [r3, #0]
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <UART5_IRQHandler+0xe4>)
 8001bd4:	5499      	strb	r1, [r3, r2]
					cnt2++;
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <UART5_IRQHandler+0xe0>)
 8001be0:	701a      	strb	r2, [r3, #0]
					break;
 8001be2:	e002      	b.n	8001bea <UART5_IRQHandler+0xce>

				}
			}
 8001be4:	bf00      	nop
 8001be6:	e000      	b.n	8001bea <UART5_IRQHandler+0xce>
					break;
 8001be8:	bf00      	nop

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40005000 	.word	0x40005000
 8001bf4:	2000021f 	.word	0x2000021f
 8001bf8:	2000021e 	.word	0x2000021e
 8001bfc:	2000026a 	.word	0x2000026a
 8001c00:	20000220 	.word	0x20000220
 8001c04:	20000240 	.word	0x20000240

08001c08 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6)) // bu bir receive işlemi mi?
 8001c0c:	480a      	ldr	r0, [pc, #40]	; (8001c38 <USART6_IRQHandler+0x30>)
 8001c0e:	f7ff feb7 	bl	8001980 <LL_USART_IsActiveFlag_RXNE>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00c      	beq.n	8001c32 <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6); // bayragı temizle
 8001c18:	4807      	ldr	r0, [pc, #28]	; (8001c38 <USART6_IRQHandler+0x30>)
 8001c1a:	f7ff fec4 	bl	80019a6 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6); // veriyi alalım
 8001c1e:	4806      	ldr	r0, [pc, #24]	; (8001c38 <USART6_IRQHandler+0x30>)
 8001c20:	f7ff fecf 	bl	80019c2 <LL_USART_ReceiveData8>
 8001c24:	4603      	mov	r3, r0
 8001c26:	461a      	mov	r2, r3
 8001c28:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <USART6_IRQHandler+0x34>)
 8001c2a:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1; // once main icerisindeki while kodu okunacak
 8001c2c:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <USART6_IRQHandler+0x38>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40011400 	.word	0x40011400
 8001c3c:	2000021b 	.word	0x2000021b
 8001c40:	2000021a 	.word	0x2000021a

08001c44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
	return 1;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <_kill>:

int _kill(int pid, int sig)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c5e:	f003 fb11 	bl	8005284 <__errno>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2216      	movs	r2, #22
 8001c66:	601a      	str	r2, [r3, #0]
	return -1;
 8001c68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <_exit>:

void _exit (int status)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f7ff ffe7 	bl	8001c54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c86:	e7fe      	b.n	8001c86 <_exit+0x12>

08001c88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	e00a      	b.n	8001cb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c9a:	f3af 8000 	nop.w
 8001c9e:	4601      	mov	r1, r0
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	60ba      	str	r2, [r7, #8]
 8001ca6:	b2ca      	uxtb	r2, r1
 8001ca8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	3301      	adds	r3, #1
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	dbf0      	blt.n	8001c9a <_read+0x12>
	}

return len;
 8001cb8:	687b      	ldr	r3, [r7, #4]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
	return -1;
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cea:	605a      	str	r2, [r3, #4]
	return 0;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <_isatty>:

int _isatty(int file)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
	return 1;
 8001d02:	2301      	movs	r3, #1
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
	return 0;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3714      	adds	r7, #20
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d34:	4a14      	ldr	r2, [pc, #80]	; (8001d88 <_sbrk+0x5c>)
 8001d36:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <_sbrk+0x60>)
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d40:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <_sbrk+0x64>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d102      	bne.n	8001d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d48:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <_sbrk+0x64>)
 8001d4a:	4a12      	ldr	r2, [pc, #72]	; (8001d94 <_sbrk+0x68>)
 8001d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d4e:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <_sbrk+0x64>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d207      	bcs.n	8001d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d5c:	f003 fa92 	bl	8005284 <__errno>
 8001d60:	4603      	mov	r3, r0
 8001d62:	220c      	movs	r2, #12
 8001d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6a:	e009      	b.n	8001d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d6c:	4b08      	ldr	r3, [pc, #32]	; (8001d90 <_sbrk+0x64>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d72:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <_sbrk+0x64>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	4a05      	ldr	r2, [pc, #20]	; (8001d90 <_sbrk+0x64>)
 8001d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20020000 	.word	0x20020000
 8001d8c:	00000400 	.word	0x00000400
 8001d90:	2000026c 	.word	0x2000026c
 8001d94:	200002d0 	.word	0x200002d0

08001d98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d9c:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <SystemInit+0x20>)
 8001d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001da2:	4a05      	ldr	r2, [pc, #20]	; (8001db8 <SystemInit+0x20>)
 8001da4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001da8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <LL_TIM_EnableARRPreload>:
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	601a      	str	r2, [r3, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d01c      	beq.n	8001e26 <LL_TIM_OC_EnableFast+0x4a>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	2b04      	cmp	r3, #4
 8001df0:	d017      	beq.n	8001e22 <LL_TIM_OC_EnableFast+0x46>
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	2b10      	cmp	r3, #16
 8001df6:	d012      	beq.n	8001e1e <LL_TIM_OC_EnableFast+0x42>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	2b40      	cmp	r3, #64	; 0x40
 8001dfc:	d00d      	beq.n	8001e1a <LL_TIM_OC_EnableFast+0x3e>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e04:	d007      	beq.n	8001e16 <LL_TIM_OC_EnableFast+0x3a>
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e0c:	d101      	bne.n	8001e12 <LL_TIM_OC_EnableFast+0x36>
 8001e0e:	2305      	movs	r3, #5
 8001e10:	e00a      	b.n	8001e28 <LL_TIM_OC_EnableFast+0x4c>
 8001e12:	2306      	movs	r3, #6
 8001e14:	e008      	b.n	8001e28 <LL_TIM_OC_EnableFast+0x4c>
 8001e16:	2304      	movs	r3, #4
 8001e18:	e006      	b.n	8001e28 <LL_TIM_OC_EnableFast+0x4c>
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e004      	b.n	8001e28 <LL_TIM_OC_EnableFast+0x4c>
 8001e1e:	2302      	movs	r3, #2
 8001e20:	e002      	b.n	8001e28 <LL_TIM_OC_EnableFast+0x4c>
 8001e22:	2301      	movs	r3, #1
 8001e24:	e000      	b.n	8001e28 <LL_TIM_OC_EnableFast+0x4c>
 8001e26:	2300      	movs	r3, #0
 8001e28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3318      	adds	r3, #24
 8001e2e:	4619      	mov	r1, r3
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	4a0a      	ldr	r2, [pc, #40]	; (8001e5c <LL_TIM_OC_EnableFast+0x80>)
 8001e34:	5cd3      	ldrb	r3, [r2, r3]
 8001e36:	440b      	add	r3, r1
 8001e38:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	4907      	ldr	r1, [pc, #28]	; (8001e60 <LL_TIM_OC_EnableFast+0x84>)
 8001e42:	5ccb      	ldrb	r3, [r1, r3]
 8001e44:	4619      	mov	r1, r3
 8001e46:	2304      	movs	r3, #4
 8001e48:	408b      	lsls	r3, r1
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	601a      	str	r2, [r3, #0]

}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	08007d9c 	.word	0x08007d9c
 8001e60:	08007da4 	.word	0x08007da4

08001e64 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d01c      	beq.n	8001eae <LL_TIM_OC_EnablePreload+0x4a>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d017      	beq.n	8001eaa <LL_TIM_OC_EnablePreload+0x46>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	2b10      	cmp	r3, #16
 8001e7e:	d012      	beq.n	8001ea6 <LL_TIM_OC_EnablePreload+0x42>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	2b40      	cmp	r3, #64	; 0x40
 8001e84:	d00d      	beq.n	8001ea2 <LL_TIM_OC_EnablePreload+0x3e>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e8c:	d007      	beq.n	8001e9e <LL_TIM_OC_EnablePreload+0x3a>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e94:	d101      	bne.n	8001e9a <LL_TIM_OC_EnablePreload+0x36>
 8001e96:	2305      	movs	r3, #5
 8001e98:	e00a      	b.n	8001eb0 <LL_TIM_OC_EnablePreload+0x4c>
 8001e9a:	2306      	movs	r3, #6
 8001e9c:	e008      	b.n	8001eb0 <LL_TIM_OC_EnablePreload+0x4c>
 8001e9e:	2304      	movs	r3, #4
 8001ea0:	e006      	b.n	8001eb0 <LL_TIM_OC_EnablePreload+0x4c>
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e004      	b.n	8001eb0 <LL_TIM_OC_EnablePreload+0x4c>
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	e002      	b.n	8001eb0 <LL_TIM_OC_EnablePreload+0x4c>
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e000      	b.n	8001eb0 <LL_TIM_OC_EnablePreload+0x4c>
 8001eae:	2300      	movs	r3, #0
 8001eb0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3318      	adds	r3, #24
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <LL_TIM_OC_EnablePreload+0x80>)
 8001ebc:	5cd3      	ldrb	r3, [r2, r3]
 8001ebe:	440b      	add	r3, r1
 8001ec0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	4907      	ldr	r1, [pc, #28]	; (8001ee8 <LL_TIM_OC_EnablePreload+0x84>)
 8001eca:	5ccb      	ldrb	r3, [r1, r3]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	2308      	movs	r3, #8
 8001ed0:	408b      	lsls	r3, r1
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	601a      	str	r2, [r3, #0]
}
 8001ed8:	bf00      	nop
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	08007d9c 	.word	0x08007d9c
 8001ee8:	08007da4 	.word	0x08007da4

08001eec <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001efe:	f023 0307 	bic.w	r3, r3, #7
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	609a      	str	r2, [r3, #8]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	605a      	str	r2, [r3, #4]
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <LL_AHB1_GRP1_EnableClock>:
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f68:	4907      	ldr	r1, [pc, #28]	; (8001f88 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4013      	ands	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40023800 	.word	0x40023800

08001f8c <LL_APB1_GRP1_EnableClock>:
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f98:	4907      	ldr	r1, [pc, #28]	; (8001fb8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001fa0:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001fa2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	bf00      	nop
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	40023800 	.word	0x40023800

08001fbc <MX_TIM3_Init>:

TIM_HandleTypeDef htim5;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b094      	sub	sp, #80	; 0x50
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001fc2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
 8001fd0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001fd2:	f107 031c 	add.w	r3, r7, #28
 8001fd6:	2220      	movs	r2, #32
 8001fd8:	2100      	movs	r1, #0
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f003 f97c 	bl	80052d8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	1d3b      	adds	r3, r7, #4
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]
 8001fec:	611a      	str	r2, [r3, #16]
 8001fee:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001ff0:	2002      	movs	r0, #2
 8001ff2:	f7ff ffcb 	bl	8001f8c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8001ff6:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001ffa:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 8002000:	2314      	movs	r3, #20
 8002002:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002004:	2300      	movs	r3, #0
 8002006:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002008:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800200c:	4619      	mov	r1, r3
 800200e:	4822      	ldr	r0, [pc, #136]	; (8002098 <MX_TIM3_Init+0xdc>)
 8002010:	f002 fbd2 	bl	80047b8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8002014:	4820      	ldr	r0, [pc, #128]	; (8002098 <MX_TIM3_Init+0xdc>)
 8002016:	f7ff fed1 	bl	8001dbc <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800201a:	2100      	movs	r1, #0
 800201c:	481e      	ldr	r0, [pc, #120]	; (8002098 <MX_TIM3_Init+0xdc>)
 800201e:	f7ff ff65 	bl	8001eec <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8002022:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002026:	481c      	ldr	r0, [pc, #112]	; (8002098 <MX_TIM3_Init+0xdc>)
 8002028:	f7ff ff1c 	bl	8001e64 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800202c:	2360      	movs	r3, #96	; 0x60
 800202e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002030:	2300      	movs	r3, #0
 8002032:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002034:	2300      	movs	r3, #0
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8002038:	230a      	movs	r3, #10
 800203a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800203c:	2300      	movs	r3, #0
 800203e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002040:	f107 031c 	add.w	r3, r7, #28
 8002044:	461a      	mov	r2, r3
 8002046:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800204a:	4813      	ldr	r0, [pc, #76]	; (8002098 <MX_TIM3_Init+0xdc>)
 800204c:	f002 fc4e 	bl	80048ec <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8002050:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002054:	4810      	ldr	r0, [pc, #64]	; (8002098 <MX_TIM3_Init+0xdc>)
 8002056:	f7ff fec1 	bl	8001ddc <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800205a:	2100      	movs	r1, #0
 800205c:	480e      	ldr	r0, [pc, #56]	; (8002098 <MX_TIM3_Init+0xdc>)
 800205e:	f7ff ff5a 	bl	8001f16 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002062:	480d      	ldr	r0, [pc, #52]	; (8002098 <MX_TIM3_Init+0xdc>)
 8002064:	f7ff ff6a 	bl	8001f3c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002068:	2002      	movs	r0, #2
 800206a:	f7ff ff77 	bl	8001f5c <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = BUZZER_TIM3_CH4_Pin;
 800206e:	2302      	movs	r3, #2
 8002070:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002072:	2302      	movs	r3, #2
 8002074:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002082:	2302      	movs	r3, #2
 8002084:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(BUZZER_TIM3_CH4_GPIO_Port, &GPIO_InitStruct);
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	4619      	mov	r1, r3
 800208a:	4804      	ldr	r0, [pc, #16]	; (800209c <MX_TIM3_Init+0xe0>)
 800208c:	f002 f975 	bl	800437a <LL_GPIO_Init>

}
 8002090:	bf00      	nop
 8002092:	3750      	adds	r7, #80	; 0x50
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40000400 	.word	0x40000400
 800209c:	40020400 	.word	0x40020400

080020a0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08e      	sub	sp, #56	; 0x38
 80020a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	609a      	str	r2, [r3, #8]
 80020b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b4:	f107 0320 	add.w	r3, r7, #32
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]
 80020cc:	615a      	str	r2, [r3, #20]
 80020ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80020d0:	4b3f      	ldr	r3, [pc, #252]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020d2:	4a40      	ldr	r2, [pc, #256]	; (80021d4 <MX_TIM5_Init+0x134>)
 80020d4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 41;
 80020d6:	4b3e      	ldr	r3, [pc, #248]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020d8:	2229      	movs	r2, #41	; 0x29
 80020da:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020dc:	4b3c      	ldr	r3, [pc, #240]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 41999;
 80020e2:	4b3b      	ldr	r3, [pc, #236]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020e4:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80020e8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ea:	4b39      	ldr	r3, [pc, #228]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020f0:	4b37      	ldr	r3, [pc, #220]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020f2:	2280      	movs	r2, #128	; 0x80
 80020f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80020f6:	4836      	ldr	r0, [pc, #216]	; (80021d0 <MX_TIM5_Init+0x130>)
 80020f8:	f001 faa2 	bl	8003640 <HAL_TIM_Base_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002102:	f7ff fc0f 	bl	8001924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002106:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800210a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800210c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002110:	4619      	mov	r1, r3
 8002112:	482f      	ldr	r0, [pc, #188]	; (80021d0 <MX_TIM5_Init+0x130>)
 8002114:	f001 fbfe 	bl	8003914 <HAL_TIM_ConfigClockSource>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800211e:	f7ff fc01 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002122:	482b      	ldr	r0, [pc, #172]	; (80021d0 <MX_TIM5_Init+0x130>)
 8002124:	f001 fadb 	bl	80036de <HAL_TIM_PWM_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800212e:	f7ff fbf9 	bl	8001924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800213a:	f107 0320 	add.w	r3, r7, #32
 800213e:	4619      	mov	r1, r3
 8002140:	4823      	ldr	r0, [pc, #140]	; (80021d0 <MX_TIM5_Init+0x130>)
 8002142:	f001 ff99 	bl	8004078 <HAL_TIMEx_MasterConfigSynchronization>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800214c:	f7ff fbea 	bl	8001924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002150:	2360      	movs	r3, #96	; 0x60
 8002152:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800215c:	2304      	movs	r3, #4
 800215e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	2200      	movs	r2, #0
 8002164:	4619      	mov	r1, r3
 8002166:	481a      	ldr	r0, [pc, #104]	; (80021d0 <MX_TIM5_Init+0x130>)
 8002168:	f001 fb12 	bl	8003790 <HAL_TIM_PWM_ConfigChannel>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8002172:	f7ff fbd7 	bl	8001924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	2204      	movs	r2, #4
 800217a:	4619      	mov	r1, r3
 800217c:	4814      	ldr	r0, [pc, #80]	; (80021d0 <MX_TIM5_Init+0x130>)
 800217e:	f001 fb07 	bl	8003790 <HAL_TIM_PWM_ConfigChannel>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8002188:	f7ff fbcc 	bl	8001924 <Error_Handler>
  }
  sConfigOC.Pulse = 31500;
 800218c:	f647 330c 	movw	r3, #31500	; 0x7b0c
 8002190:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002192:	1d3b      	adds	r3, r7, #4
 8002194:	2208      	movs	r2, #8
 8002196:	4619      	mov	r1, r3
 8002198:	480d      	ldr	r0, [pc, #52]	; (80021d0 <MX_TIM5_Init+0x130>)
 800219a:	f001 faf9 	bl	8003790 <HAL_TIM_PWM_ConfigChannel>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM5_Init+0x108>
  {
    Error_Handler();
 80021a4:	f7ff fbbe 	bl	8001924 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021ac:	1d3b      	adds	r3, r7, #4
 80021ae:	220c      	movs	r2, #12
 80021b0:	4619      	mov	r1, r3
 80021b2:	4807      	ldr	r0, [pc, #28]	; (80021d0 <MX_TIM5_Init+0x130>)
 80021b4:	f001 faec 	bl	8003790 <HAL_TIM_PWM_ConfigChannel>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM5_Init+0x122>
  {
    Error_Handler();
 80021be:	f7ff fbb1 	bl	8001924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80021c2:	4803      	ldr	r0, [pc, #12]	; (80021d0 <MX_TIM5_Init+0x130>)
 80021c4:	f000 f82a 	bl	800221c <HAL_TIM_MspPostInit>

}
 80021c8:	bf00      	nop
 80021ca:	3738      	adds	r7, #56	; 0x38
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000270 	.word	0x20000270
 80021d4:	40000c00 	.word	0x40000c00

080021d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a0b      	ldr	r2, [pc, #44]	; (8002214 <HAL_TIM_Base_MspInit+0x3c>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d10d      	bne.n	8002206 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <HAL_TIM_Base_MspInit+0x40>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a09      	ldr	r2, [pc, #36]	; (8002218 <HAL_TIM_Base_MspInit+0x40>)
 80021f4:	f043 0308 	orr.w	r3, r3, #8
 80021f8:	6413      	str	r3, [r2, #64]	; 0x40
 80021fa:	4b07      	ldr	r3, [pc, #28]	; (8002218 <HAL_TIM_Base_MspInit+0x40>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	40000c00 	.word	0x40000c00
 8002218:	40023800 	.word	0x40023800

0800221c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 030c 	add.w	r3, r7, #12
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a12      	ldr	r2, [pc, #72]	; (8002284 <HAL_TIM_MspPostInit+0x68>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d11d      	bne.n	800227a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	4b11      	ldr	r3, [pc, #68]	; (8002288 <HAL_TIM_MspPostInit+0x6c>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	4a10      	ldr	r2, [pc, #64]	; (8002288 <HAL_TIM_MspPostInit+0x6c>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	; 0x30
 800224e:	4b0e      	ldr	r3, [pc, #56]	; (8002288 <HAL_TIM_MspPostInit+0x6c>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800225a:	230f      	movs	r3, #15
 800225c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	2300      	movs	r3, #0
 8002268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800226a:	2302      	movs	r3, #2
 800226c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	f107 030c 	add.w	r3, r7, #12
 8002272:	4619      	mov	r1, r3
 8002274:	4805      	ldr	r0, [pc, #20]	; (800228c <HAL_TIM_MspPostInit+0x70>)
 8002276:	f000 fbe3 	bl	8002a40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800227a:	bf00      	nop
 800227c:	3720      	adds	r7, #32
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40000c00 	.word	0x40000c00
 8002288:	40023800 	.word	0x40023800
 800228c:	40020000 	.word	0x40020000

08002290 <__NVIC_GetPriorityGrouping>:
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002294:	4b04      	ldr	r3, [pc, #16]	; (80022a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	0a1b      	lsrs	r3, r3, #8
 800229a:	f003 0307 	and.w	r3, r3, #7
}
 800229e:	4618      	mov	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_EnableIRQ>:
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	db0b      	blt.n	80022d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	f003 021f 	and.w	r2, r3, #31
 80022c4:	4907      	ldr	r1, [pc, #28]	; (80022e4 <__NVIC_EnableIRQ+0x38>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	095b      	lsrs	r3, r3, #5
 80022cc:	2001      	movs	r0, #1
 80022ce:	fa00 f202 	lsl.w	r2, r0, r2
 80022d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000e100 	.word	0xe000e100

080022e8 <__NVIC_SetPriority>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	6039      	str	r1, [r7, #0]
 80022f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	db0a      	blt.n	8002312 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	490c      	ldr	r1, [pc, #48]	; (8002334 <__NVIC_SetPriority+0x4c>)
 8002302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002306:	0112      	lsls	r2, r2, #4
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	440b      	add	r3, r1
 800230c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002310:	e00a      	b.n	8002328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4908      	ldr	r1, [pc, #32]	; (8002338 <__NVIC_SetPriority+0x50>)
 8002318:	79fb      	ldrb	r3, [r7, #7]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	3b04      	subs	r3, #4
 8002320:	0112      	lsls	r2, r2, #4
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	440b      	add	r3, r1
 8002326:	761a      	strb	r2, [r3, #24]
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	e000e100 	.word	0xe000e100
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <NVIC_EncodePriority>:
{
 800233c:	b480      	push	{r7}
 800233e:	b089      	sub	sp, #36	; 0x24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f1c3 0307 	rsb	r3, r3, #7
 8002356:	2b04      	cmp	r3, #4
 8002358:	bf28      	it	cs
 800235a:	2304      	movcs	r3, #4
 800235c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3304      	adds	r3, #4
 8002362:	2b06      	cmp	r3, #6
 8002364:	d902      	bls.n	800236c <NVIC_EncodePriority+0x30>
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	3b03      	subs	r3, #3
 800236a:	e000      	b.n	800236e <NVIC_EncodePriority+0x32>
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002370:	f04f 32ff 	mov.w	r2, #4294967295
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43da      	mvns	r2, r3
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	401a      	ands	r2, r3
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002384:	f04f 31ff 	mov.w	r1, #4294967295
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	43d9      	mvns	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	4313      	orrs	r3, r2
}
 8002396:	4618      	mov	r0, r3
 8002398:	3724      	adds	r7, #36	; 0x24
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <LL_USART_Enable>:
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	60da      	str	r2, [r3, #12]
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <LL_USART_ConfigAsyncMode>:
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	615a      	str	r2, [r3, #20]
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
	...

080023f0 <LL_AHB1_GRP1_EnableClock>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023fc:	4907      	ldr	r1, [pc, #28]	; (800241c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4313      	orrs	r3, r2
 8002402:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002406:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4013      	ands	r3, r2
 800240c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800240e:	68fb      	ldr	r3, [r7, #12]
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40023800 	.word	0x40023800

08002420 <LL_APB1_GRP1_EnableClock>:
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002428:	4b08      	ldr	r3, [pc, #32]	; (800244c <LL_APB1_GRP1_EnableClock+0x2c>)
 800242a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242c:	4907      	ldr	r1, [pc, #28]	; (800244c <LL_APB1_GRP1_EnableClock+0x2c>)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4313      	orrs	r3, r2
 8002432:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002436:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4013      	ands	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	40023800 	.word	0x40023800

08002450 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002458:	4b08      	ldr	r3, [pc, #32]	; (800247c <LL_APB2_GRP1_EnableClock+0x2c>)
 800245a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800245c:	4907      	ldr	r1, [pc, #28]	; (800247c <LL_APB2_GRP1_EnableClock+0x2c>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4313      	orrs	r3, r2
 8002462:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002466:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4013      	ands	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	bf00      	nop
 8002472:	3714      	adds	r7, #20
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40023800 	.word	0x40023800

08002480 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08e      	sub	sp, #56	; 0x38
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002486:	f107 031c 	add.w	r3, r7, #28
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	611a      	str	r2, [r3, #16]
 8002496:	615a      	str	r2, [r3, #20]
 8002498:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249a:	1d3b      	adds	r3, r7, #4
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
 80024a8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 80024aa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80024ae:	f7ff ffb7 	bl	8002420 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80024b2:	2004      	movs	r0, #4
 80024b4:	f7ff ff9c 	bl	80023f0 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS_UART4_TX_Pin|GPS_UART4_RX_Pin;
 80024b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80024bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024be:	2302      	movs	r3, #2
 80024c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80024c2:	2303      	movs	r3, #3
 80024c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80024ce:	2308      	movs	r3, #8
 80024d0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024d2:	1d3b      	adds	r3, r7, #4
 80024d4:	4619      	mov	r1, r3
 80024d6:	4819      	ldr	r0, [pc, #100]	; (800253c <MX_UART4_Init+0xbc>)
 80024d8:	f001 ff4f 	bl	800437a <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80024dc:	f7ff fed8 	bl	8002290 <__NVIC_GetPriorityGrouping>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2200      	movs	r2, #0
 80024e4:	2100      	movs	r1, #0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff ff28 	bl	800233c <NVIC_EncodePriority>
 80024ec:	4603      	mov	r3, r0
 80024ee:	4619      	mov	r1, r3
 80024f0:	2034      	movs	r0, #52	; 0x34
 80024f2:	f7ff fef9 	bl	80022e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 80024f6:	2034      	movs	r0, #52	; 0x34
 80024f8:	f7ff fed8 	bl	80022ac <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 80024fc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002500:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002502:	2300      	movs	r3, #0
 8002504:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002506:	2300      	movs	r3, #0
 8002508:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800250a:	2300      	movs	r3, #0
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800250e:	230c      	movs	r3, #12
 8002510:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002512:	2300      	movs	r3, #0
 8002514:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002516:	2300      	movs	r3, #0
 8002518:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 800251a:	f107 031c 	add.w	r3, r7, #28
 800251e:	4619      	mov	r1, r3
 8002520:	4807      	ldr	r0, [pc, #28]	; (8002540 <MX_UART4_Init+0xc0>)
 8002522:	f002 fe2f 	bl	8005184 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8002526:	4806      	ldr	r0, [pc, #24]	; (8002540 <MX_UART4_Init+0xc0>)
 8002528:	f7ff ff4b 	bl	80023c2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 800252c:	4804      	ldr	r0, [pc, #16]	; (8002540 <MX_UART4_Init+0xc0>)
 800252e:	f7ff ff38 	bl	80023a2 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	3738      	adds	r7, #56	; 0x38
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40020800 	.word	0x40020800
 8002540:	40004c00 	.word	0x40004c00

08002544 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08e      	sub	sp, #56	; 0x38
 8002548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800254a:	f107 031c 	add.w	r3, r7, #28
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	605a      	str	r2, [r3, #4]
 8002554:	609a      	str	r2, [r3, #8]
 8002556:	60da      	str	r2, [r3, #12]
 8002558:	611a      	str	r2, [r3, #16]
 800255a:	615a      	str	r2, [r3, #20]
 800255c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255e:	1d3b      	adds	r3, r7, #4
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	611a      	str	r2, [r3, #16]
 800256c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 800256e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002572:	f7ff ff55 	bl	8002420 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002576:	2004      	movs	r0, #4
 8002578:	f7ff ff3a 	bl	80023f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800257c:	2008      	movs	r0, #8
 800257e:	f7ff ff37 	bl	80023f0 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8002582:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002586:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002588:	2302      	movs	r3, #2
 800258a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800258c:	2303      	movs	r3, #3
 800258e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002598:	2308      	movs	r3, #8
 800259a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800259c:	1d3b      	adds	r3, r7, #4
 800259e:	4619      	mov	r1, r3
 80025a0:	4821      	ldr	r0, [pc, #132]	; (8002628 <MX_UART5_Init+0xe4>)
 80025a2:	f001 feea 	bl	800437a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80025a6:	2304      	movs	r3, #4
 80025a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025aa:	2302      	movs	r3, #2
 80025ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80025ae:	2303      	movs	r3, #3
 80025b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80025ba:	2308      	movs	r3, #8
 80025bc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025be:	1d3b      	adds	r3, r7, #4
 80025c0:	4619      	mov	r1, r3
 80025c2:	481a      	ldr	r0, [pc, #104]	; (800262c <MX_UART5_Init+0xe8>)
 80025c4:	f001 fed9 	bl	800437a <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80025c8:	f7ff fe62 	bl	8002290 <__NVIC_GetPriorityGrouping>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff feb2 	bl	800233c <NVIC_EncodePriority>
 80025d8:	4603      	mov	r3, r0
 80025da:	4619      	mov	r1, r3
 80025dc:	2035      	movs	r0, #53	; 0x35
 80025de:	f7ff fe83 	bl	80022e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 80025e2:	2035      	movs	r0, #53	; 0x35
 80025e4:	f7ff fe62 	bl	80022ac <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80025e8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80025ec:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80025ee:	2300      	movs	r3, #0
 80025f0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80025f2:	2300      	movs	r3, #0
 80025f4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80025f6:	2300      	movs	r3, #0
 80025f8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 80025fa:	2304      	movs	r3, #4
 80025fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80025fe:	2300      	movs	r3, #0
 8002600:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002602:	2300      	movs	r3, #0
 8002604:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8002606:	f107 031c 	add.w	r3, r7, #28
 800260a:	4619      	mov	r1, r3
 800260c:	4808      	ldr	r0, [pc, #32]	; (8002630 <MX_UART5_Init+0xec>)
 800260e:	f002 fdb9 	bl	8005184 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8002612:	4807      	ldr	r0, [pc, #28]	; (8002630 <MX_UART5_Init+0xec>)
 8002614:	f7ff fed5 	bl	80023c2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8002618:	4805      	ldr	r0, [pc, #20]	; (8002630 <MX_UART5_Init+0xec>)
 800261a:	f7ff fec2 	bl	80023a2 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800261e:	bf00      	nop
 8002620:	3738      	adds	r7, #56	; 0x38
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40020800 	.word	0x40020800
 800262c:	40020c00 	.word	0x40020c00
 8002630:	40005000 	.word	0x40005000

08002634 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b08e      	sub	sp, #56	; 0x38
 8002638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800263a:	f107 031c 	add.w	r3, r7, #28
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	605a      	str	r2, [r3, #4]
 8002644:	609a      	str	r2, [r3, #8]
 8002646:	60da      	str	r2, [r3, #12]
 8002648:	611a      	str	r2, [r3, #16]
 800264a:	615a      	str	r2, [r3, #20]
 800264c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264e:	1d3b      	adds	r3, r7, #4
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
 800265c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 800265e:	2020      	movs	r0, #32
 8002660:	f7ff fef6 	bl	8002450 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002664:	2004      	movs	r0, #4
 8002666:	f7ff fec3 	bl	80023f0 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = TELEMETRI_USART6_TX_Pin|TELEMETRI_USART6_RX_Pin;
 800266a:	23c0      	movs	r3, #192	; 0xc0
 800266c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800266e:	2302      	movs	r3, #2
 8002670:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002672:	2303      	movs	r3, #3
 8002674:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800267e:	2308      	movs	r3, #8
 8002680:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	4619      	mov	r1, r3
 8002686:	4819      	ldr	r0, [pc, #100]	; (80026ec <MX_USART6_UART_Init+0xb8>)
 8002688:	f001 fe77 	bl	800437a <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800268c:	f7ff fe00 	bl	8002290 <__NVIC_GetPriorityGrouping>
 8002690:	4603      	mov	r3, r0
 8002692:	2200      	movs	r2, #0
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fe50 	bl	800233c <NVIC_EncodePriority>
 800269c:	4603      	mov	r3, r0
 800269e:	4619      	mov	r1, r3
 80026a0:	2047      	movs	r0, #71	; 0x47
 80026a2:	f7ff fe21 	bl	80022e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 80026a6:	2047      	movs	r0, #71	; 0x47
 80026a8:	f7ff fe00 	bl	80022ac <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 57600;
 80026ac:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80026b0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80026b2:	2300      	movs	r3, #0
 80026b4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80026b6:	2300      	movs	r3, #0
 80026b8:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80026ba:	2300      	movs	r3, #0
 80026bc:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80026be:	230c      	movs	r3, #12
 80026c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80026c2:	2300      	movs	r3, #0
 80026c4:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80026c6:	2300      	movs	r3, #0
 80026c8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 80026ca:	f107 031c 	add.w	r3, r7, #28
 80026ce:	4619      	mov	r1, r3
 80026d0:	4807      	ldr	r0, [pc, #28]	; (80026f0 <MX_USART6_UART_Init+0xbc>)
 80026d2:	f002 fd57 	bl	8005184 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 80026d6:	4806      	ldr	r0, [pc, #24]	; (80026f0 <MX_USART6_UART_Init+0xbc>)
 80026d8:	f7ff fe73 	bl	80023c2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 80026dc:	4804      	ldr	r0, [pc, #16]	; (80026f0 <MX_USART6_UART_Init+0xbc>)
 80026de:	f7ff fe60 	bl	80023a2 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80026e2:	bf00      	nop
 80026e4:	3738      	adds	r7, #56	; 0x38
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40020800 	.word	0x40020800
 80026f0:	40011400 	.word	0x40011400

080026f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800272c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026f8:	480d      	ldr	r0, [pc, #52]	; (8002730 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026fa:	490e      	ldr	r1, [pc, #56]	; (8002734 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026fc:	4a0e      	ldr	r2, [pc, #56]	; (8002738 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002700:	e002      	b.n	8002708 <LoopCopyDataInit>

08002702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002706:	3304      	adds	r3, #4

08002708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800270a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800270c:	d3f9      	bcc.n	8002702 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800270e:	4a0b      	ldr	r2, [pc, #44]	; (800273c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002710:	4c0b      	ldr	r4, [pc, #44]	; (8002740 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002714:	e001      	b.n	800271a <LoopFillZerobss>

08002716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002718:	3204      	adds	r2, #4

0800271a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800271a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800271c:	d3fb      	bcc.n	8002716 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800271e:	f7ff fb3b 	bl	8001d98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002722:	f002 fdb5 	bl	8005290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002726:	f7fe ff93 	bl	8001650 <main>
  bx  lr    
 800272a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800272c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002734:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002738:	08008194 	.word	0x08008194
  ldr r2, =_sbss
 800273c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002740:	200002cc 	.word	0x200002cc

08002744 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002744:	e7fe      	b.n	8002744 <ADC_IRQHandler>
	...

08002748 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800274c:	4b0e      	ldr	r3, [pc, #56]	; (8002788 <HAL_Init+0x40>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a0d      	ldr	r2, [pc, #52]	; (8002788 <HAL_Init+0x40>)
 8002752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002756:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002758:	4b0b      	ldr	r3, [pc, #44]	; (8002788 <HAL_Init+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0a      	ldr	r2, [pc, #40]	; (8002788 <HAL_Init+0x40>)
 800275e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002762:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002764:	4b08      	ldr	r3, [pc, #32]	; (8002788 <HAL_Init+0x40>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a07      	ldr	r2, [pc, #28]	; (8002788 <HAL_Init+0x40>)
 800276a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800276e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002770:	2003      	movs	r0, #3
 8002772:	f000 f931 	bl	80029d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002776:	2000      	movs	r0, #0
 8002778:	f000 f808 	bl	800278c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800277c:	f7ff f8d8 	bl	8001930 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40023c00 	.word	0x40023c00

0800278c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002794:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <HAL_InitTick+0x54>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <HAL_InitTick+0x58>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	4619      	mov	r1, r3
 800279e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 f93b 	bl	8002a26 <HAL_SYSTICK_Config>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00e      	b.n	80027d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b0f      	cmp	r3, #15
 80027be:	d80a      	bhi.n	80027d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c0:	2200      	movs	r2, #0
 80027c2:	6879      	ldr	r1, [r7, #4]
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	f000 f911 	bl	80029ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027cc:	4a06      	ldr	r2, [pc, #24]	; (80027e8 <HAL_InitTick+0x5c>)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
 80027d4:	e000      	b.n	80027d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	20000000 	.word	0x20000000
 80027e4:	20000008 	.word	0x20000008
 80027e8:	20000004 	.word	0x20000004

080027ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_IncTick+0x20>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_IncTick+0x24>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4413      	add	r3, r2
 80027fc:	4a04      	ldr	r2, [pc, #16]	; (8002810 <HAL_IncTick+0x24>)
 80027fe:	6013      	str	r3, [r2, #0]
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	20000008 	.word	0x20000008
 8002810:	200002b8 	.word	0x200002b8

08002814 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return uwTick;
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <HAL_GetTick+0x14>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	200002b8 	.word	0x200002b8

0800282c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002834:	f7ff ffee 	bl	8002814 <HAL_GetTick>
 8002838:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002844:	d005      	beq.n	8002852 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <HAL_Delay+0x44>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	461a      	mov	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4413      	add	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002852:	bf00      	nop
 8002854:	f7ff ffde 	bl	8002814 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	429a      	cmp	r2, r3
 8002862:	d8f7      	bhi.n	8002854 <HAL_Delay+0x28>
  {
  }
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000008 	.word	0x20000008

08002874 <__NVIC_SetPriorityGrouping>:
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002884:	4b0c      	ldr	r3, [pc, #48]	; (80028b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002890:	4013      	ands	r3, r2
 8002892:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800289c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028a6:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <__NVIC_SetPriorityGrouping+0x44>)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	60d3      	str	r3, [r2, #12]
}
 80028ac:	bf00      	nop
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <__NVIC_GetPriorityGrouping>:
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c0:	4b04      	ldr	r3, [pc, #16]	; (80028d4 <__NVIC_GetPriorityGrouping+0x18>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	0a1b      	lsrs	r3, r3, #8
 80028c6:	f003 0307 	and.w	r3, r3, #7
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <__NVIC_SetPriority>:
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	6039      	str	r1, [r7, #0]
 80028e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	db0a      	blt.n	8002902 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	490c      	ldr	r1, [pc, #48]	; (8002924 <__NVIC_SetPriority+0x4c>)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	0112      	lsls	r2, r2, #4
 80028f8:	b2d2      	uxtb	r2, r2
 80028fa:	440b      	add	r3, r1
 80028fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002900:	e00a      	b.n	8002918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	b2da      	uxtb	r2, r3
 8002906:	4908      	ldr	r1, [pc, #32]	; (8002928 <__NVIC_SetPriority+0x50>)
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	3b04      	subs	r3, #4
 8002910:	0112      	lsls	r2, r2, #4
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	440b      	add	r3, r1
 8002916:	761a      	strb	r2, [r3, #24]
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	e000e100 	.word	0xe000e100
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <NVIC_EncodePriority>:
{
 800292c:	b480      	push	{r7}
 800292e:	b089      	sub	sp, #36	; 0x24
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f1c3 0307 	rsb	r3, r3, #7
 8002946:	2b04      	cmp	r3, #4
 8002948:	bf28      	it	cs
 800294a:	2304      	movcs	r3, #4
 800294c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3304      	adds	r3, #4
 8002952:	2b06      	cmp	r3, #6
 8002954:	d902      	bls.n	800295c <NVIC_EncodePriority+0x30>
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	3b03      	subs	r3, #3
 800295a:	e000      	b.n	800295e <NVIC_EncodePriority+0x32>
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	f04f 32ff 	mov.w	r2, #4294967295
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43da      	mvns	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	401a      	ands	r2, r3
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002974:	f04f 31ff 	mov.w	r1, #4294967295
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	43d9      	mvns	r1, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002984:	4313      	orrs	r3, r2
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	; 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029a4:	d301      	bcc.n	80029aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00f      	b.n	80029ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029aa:	4a0a      	ldr	r2, [pc, #40]	; (80029d4 <SysTick_Config+0x40>)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029b2:	210f      	movs	r1, #15
 80029b4:	f04f 30ff 	mov.w	r0, #4294967295
 80029b8:	f7ff ff8e 	bl	80028d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029bc:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <SysTick_Config+0x40>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c2:	4b04      	ldr	r3, [pc, #16]	; (80029d4 <SysTick_Config+0x40>)
 80029c4:	2207      	movs	r2, #7
 80029c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	e000e010 	.word	0xe000e010

080029d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ff47 	bl	8002874 <__NVIC_SetPriorityGrouping>
}
 80029e6:	bf00      	nop
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b086      	sub	sp, #24
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	4603      	mov	r3, r0
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
 80029fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a00:	f7ff ff5c 	bl	80028bc <__NVIC_GetPriorityGrouping>
 8002a04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68b9      	ldr	r1, [r7, #8]
 8002a0a:	6978      	ldr	r0, [r7, #20]
 8002a0c:	f7ff ff8e 	bl	800292c <NVIC_EncodePriority>
 8002a10:	4602      	mov	r2, r0
 8002a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a16:	4611      	mov	r1, r2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff5d 	bl	80028d8 <__NVIC_SetPriority>
}
 8002a1e:	bf00      	nop
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7ff ffb0 	bl	8002994 <SysTick_Config>
 8002a34:	4603      	mov	r3, r0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b089      	sub	sp, #36	; 0x24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	61fb      	str	r3, [r7, #28]
 8002a5a:	e16b      	b.n	8002d34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	f040 815a 	bne.w	8002d2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d005      	beq.n	8002a92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d130      	bne.n	8002af4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	2203      	movs	r2, #3
 8002a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ac8:	2201      	movs	r2, #1
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	091b      	lsrs	r3, r3, #4
 8002ade:	f003 0201 	and.w	r2, r3, #1
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	2b03      	cmp	r3, #3
 8002afe:	d017      	beq.n	8002b30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	2203      	movs	r2, #3
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d123      	bne.n	8002b84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	08da      	lsrs	r2, r3, #3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3208      	adds	r2, #8
 8002b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	220f      	movs	r2, #15
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	691a      	ldr	r2, [r3, #16]
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	08da      	lsrs	r2, r3, #3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	3208      	adds	r2, #8
 8002b7e:	69b9      	ldr	r1, [r7, #24]
 8002b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	2203      	movs	r2, #3
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0203 	and.w	r2, r3, #3
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 80b4 	beq.w	8002d2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	4b60      	ldr	r3, [pc, #384]	; (8002d4c <HAL_GPIO_Init+0x30c>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	4a5f      	ldr	r2, [pc, #380]	; (8002d4c <HAL_GPIO_Init+0x30c>)
 8002bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bd6:	4b5d      	ldr	r3, [pc, #372]	; (8002d4c <HAL_GPIO_Init+0x30c>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002be2:	4a5b      	ldr	r2, [pc, #364]	; (8002d50 <HAL_GPIO_Init+0x310>)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	089b      	lsrs	r3, r3, #2
 8002be8:	3302      	adds	r3, #2
 8002bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	220f      	movs	r2, #15
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a52      	ldr	r2, [pc, #328]	; (8002d54 <HAL_GPIO_Init+0x314>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d02b      	beq.n	8002c66 <HAL_GPIO_Init+0x226>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a51      	ldr	r2, [pc, #324]	; (8002d58 <HAL_GPIO_Init+0x318>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d025      	beq.n	8002c62 <HAL_GPIO_Init+0x222>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a50      	ldr	r2, [pc, #320]	; (8002d5c <HAL_GPIO_Init+0x31c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d01f      	beq.n	8002c5e <HAL_GPIO_Init+0x21e>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a4f      	ldr	r2, [pc, #316]	; (8002d60 <HAL_GPIO_Init+0x320>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d019      	beq.n	8002c5a <HAL_GPIO_Init+0x21a>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a4e      	ldr	r2, [pc, #312]	; (8002d64 <HAL_GPIO_Init+0x324>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d013      	beq.n	8002c56 <HAL_GPIO_Init+0x216>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a4d      	ldr	r2, [pc, #308]	; (8002d68 <HAL_GPIO_Init+0x328>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d00d      	beq.n	8002c52 <HAL_GPIO_Init+0x212>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4c      	ldr	r2, [pc, #304]	; (8002d6c <HAL_GPIO_Init+0x32c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d007      	beq.n	8002c4e <HAL_GPIO_Init+0x20e>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4b      	ldr	r2, [pc, #300]	; (8002d70 <HAL_GPIO_Init+0x330>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d101      	bne.n	8002c4a <HAL_GPIO_Init+0x20a>
 8002c46:	2307      	movs	r3, #7
 8002c48:	e00e      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c4a:	2308      	movs	r3, #8
 8002c4c:	e00c      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c4e:	2306      	movs	r3, #6
 8002c50:	e00a      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c52:	2305      	movs	r3, #5
 8002c54:	e008      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c56:	2304      	movs	r3, #4
 8002c58:	e006      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e004      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e002      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e000      	b.n	8002c68 <HAL_GPIO_Init+0x228>
 8002c66:	2300      	movs	r3, #0
 8002c68:	69fa      	ldr	r2, [r7, #28]
 8002c6a:	f002 0203 	and.w	r2, r2, #3
 8002c6e:	0092      	lsls	r2, r2, #2
 8002c70:	4093      	lsls	r3, r2
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c78:	4935      	ldr	r1, [pc, #212]	; (8002d50 <HAL_GPIO_Init+0x310>)
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	089b      	lsrs	r3, r3, #2
 8002c7e:	3302      	adds	r3, #2
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c86:	4b3b      	ldr	r3, [pc, #236]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4013      	ands	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002caa:	4a32      	ldr	r2, [pc, #200]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cb0:	4b30      	ldr	r3, [pc, #192]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cd4:	4a27      	ldr	r2, [pc, #156]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cda:	4b26      	ldr	r3, [pc, #152]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cfe:	4a1d      	ldr	r2, [pc, #116]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d04:	4b1b      	ldr	r3, [pc, #108]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d28:	4a12      	ldr	r2, [pc, #72]	; (8002d74 <HAL_GPIO_Init+0x334>)
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3301      	adds	r3, #1
 8002d32:	61fb      	str	r3, [r7, #28]
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	2b0f      	cmp	r3, #15
 8002d38:	f67f ae90 	bls.w	8002a5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	bf00      	nop
 8002d40:	3724      	adds	r7, #36	; 0x24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40013800 	.word	0x40013800
 8002d54:	40020000 	.word	0x40020000
 8002d58:	40020400 	.word	0x40020400
 8002d5c:	40020800 	.word	0x40020800
 8002d60:	40020c00 	.word	0x40020c00
 8002d64:	40021000 	.word	0x40021000
 8002d68:	40021400 	.word	0x40021400
 8002d6c:	40021800 	.word	0x40021800
 8002d70:	40021c00 	.word	0x40021c00
 8002d74:	40013c00 	.word	0x40013c00

08002d78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e267      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d075      	beq.n	8002e82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d96:	4b88      	ldr	r3, [pc, #544]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d00c      	beq.n	8002dbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002da2:	4b85      	ldr	r3, [pc, #532]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d112      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dae:	4b82      	ldr	r3, [pc, #520]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002db6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dba:	d10b      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	4b7e      	ldr	r3, [pc, #504]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d05b      	beq.n	8002e80 <HAL_RCC_OscConfig+0x108>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d157      	bne.n	8002e80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e242      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ddc:	d106      	bne.n	8002dec <HAL_RCC_OscConfig+0x74>
 8002dde:	4b76      	ldr	r3, [pc, #472]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a75      	ldr	r2, [pc, #468]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	e01d      	b.n	8002e28 <HAL_RCC_OscConfig+0xb0>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002df4:	d10c      	bne.n	8002e10 <HAL_RCC_OscConfig+0x98>
 8002df6:	4b70      	ldr	r3, [pc, #448]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a6f      	ldr	r2, [pc, #444]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	4b6d      	ldr	r3, [pc, #436]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a6c      	ldr	r2, [pc, #432]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e0c:	6013      	str	r3, [r2, #0]
 8002e0e:	e00b      	b.n	8002e28 <HAL_RCC_OscConfig+0xb0>
 8002e10:	4b69      	ldr	r3, [pc, #420]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a68      	ldr	r2, [pc, #416]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	4b66      	ldr	r3, [pc, #408]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a65      	ldr	r2, [pc, #404]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d013      	beq.n	8002e58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e30:	f7ff fcf0 	bl	8002814 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e38:	f7ff fcec 	bl	8002814 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	; 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e207      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4a:	4b5b      	ldr	r3, [pc, #364]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0xc0>
 8002e56:	e014      	b.n	8002e82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e58:	f7ff fcdc 	bl	8002814 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e60:	f7ff fcd8 	bl	8002814 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b64      	cmp	r3, #100	; 0x64
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e1f3      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e72:	4b51      	ldr	r3, [pc, #324]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0xe8>
 8002e7e:	e000      	b.n	8002e82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d063      	beq.n	8002f56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e8e:	4b4a      	ldr	r3, [pc, #296]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 030c 	and.w	r3, r3, #12
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00b      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e9a:	4b47      	ldr	r3, [pc, #284]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ea2:	2b08      	cmp	r3, #8
 8002ea4:	d11c      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ea6:	4b44      	ldr	r3, [pc, #272]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d116      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eb2:	4b41      	ldr	r3, [pc, #260]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d005      	beq.n	8002eca <HAL_RCC_OscConfig+0x152>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d001      	beq.n	8002eca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e1c7      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eca:	4b3b      	ldr	r3, [pc, #236]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4937      	ldr	r1, [pc, #220]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ede:	e03a      	b.n	8002f56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d020      	beq.n	8002f2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ee8:	4b34      	ldr	r3, [pc, #208]	; (8002fbc <HAL_RCC_OscConfig+0x244>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eee:	f7ff fc91 	bl	8002814 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ef6:	f7ff fc8d 	bl	8002814 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e1a8      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f08:	4b2b      	ldr	r3, [pc, #172]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f14:	4b28      	ldr	r3, [pc, #160]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	00db      	lsls	r3, r3, #3
 8002f22:	4925      	ldr	r1, [pc, #148]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	600b      	str	r3, [r1, #0]
 8002f28:	e015      	b.n	8002f56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f2a:	4b24      	ldr	r3, [pc, #144]	; (8002fbc <HAL_RCC_OscConfig+0x244>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f30:	f7ff fc70 	bl	8002814 <HAL_GetTick>
 8002f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f38:	f7ff fc6c 	bl	8002814 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e187      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f4a:	4b1b      	ldr	r3, [pc, #108]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f0      	bne.n	8002f38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d036      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d016      	beq.n	8002f98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f6a:	4b15      	ldr	r3, [pc, #84]	; (8002fc0 <HAL_RCC_OscConfig+0x248>)
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f70:	f7ff fc50 	bl	8002814 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f78:	f7ff fc4c 	bl	8002814 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e167      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f8a:	4b0b      	ldr	r3, [pc, #44]	; (8002fb8 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0f0      	beq.n	8002f78 <HAL_RCC_OscConfig+0x200>
 8002f96:	e01b      	b.n	8002fd0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f98:	4b09      	ldr	r3, [pc, #36]	; (8002fc0 <HAL_RCC_OscConfig+0x248>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9e:	f7ff fc39 	bl	8002814 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fa4:	e00e      	b.n	8002fc4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fa6:	f7ff fc35 	bl	8002814 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d907      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e150      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	42470000 	.word	0x42470000
 8002fc0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fc4:	4b88      	ldr	r3, [pc, #544]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8002fc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1ea      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 8097 	beq.w	800310c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fe2:	4b81      	ldr	r3, [pc, #516]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d10f      	bne.n	800300e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	4b7d      	ldr	r3, [pc, #500]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	4a7c      	ldr	r2, [pc, #496]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8002ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ffe:	4b7a      	ldr	r3, [pc, #488]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003006:	60bb      	str	r3, [r7, #8]
 8003008:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800300a:	2301      	movs	r3, #1
 800300c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300e:	4b77      	ldr	r3, [pc, #476]	; (80031ec <HAL_RCC_OscConfig+0x474>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003016:	2b00      	cmp	r3, #0
 8003018:	d118      	bne.n	800304c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800301a:	4b74      	ldr	r3, [pc, #464]	; (80031ec <HAL_RCC_OscConfig+0x474>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a73      	ldr	r2, [pc, #460]	; (80031ec <HAL_RCC_OscConfig+0x474>)
 8003020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003024:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003026:	f7ff fbf5 	bl	8002814 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800302e:	f7ff fbf1 	bl	8002814 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e10c      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003040:	4b6a      	ldr	r3, [pc, #424]	; (80031ec <HAL_RCC_OscConfig+0x474>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0f0      	beq.n	800302e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d106      	bne.n	8003062 <HAL_RCC_OscConfig+0x2ea>
 8003054:	4b64      	ldr	r3, [pc, #400]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003058:	4a63      	ldr	r2, [pc, #396]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	6713      	str	r3, [r2, #112]	; 0x70
 8003060:	e01c      	b.n	800309c <HAL_RCC_OscConfig+0x324>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b05      	cmp	r3, #5
 8003068:	d10c      	bne.n	8003084 <HAL_RCC_OscConfig+0x30c>
 800306a:	4b5f      	ldr	r3, [pc, #380]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 800306c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306e:	4a5e      	ldr	r2, [pc, #376]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003070:	f043 0304 	orr.w	r3, r3, #4
 8003074:	6713      	str	r3, [r2, #112]	; 0x70
 8003076:	4b5c      	ldr	r3, [pc, #368]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307a:	4a5b      	ldr	r2, [pc, #364]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	6713      	str	r3, [r2, #112]	; 0x70
 8003082:	e00b      	b.n	800309c <HAL_RCC_OscConfig+0x324>
 8003084:	4b58      	ldr	r3, [pc, #352]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003088:	4a57      	ldr	r2, [pc, #348]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	6713      	str	r3, [r2, #112]	; 0x70
 8003090:	4b55      	ldr	r3, [pc, #340]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003094:	4a54      	ldr	r2, [pc, #336]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003096:	f023 0304 	bic.w	r3, r3, #4
 800309a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d015      	beq.n	80030d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a4:	f7ff fbb6 	bl	8002814 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030aa:	e00a      	b.n	80030c2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ac:	f7ff fbb2 	bl	8002814 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e0cb      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030c2:	4b49      	ldr	r3, [pc, #292]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 80030c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d0ee      	beq.n	80030ac <HAL_RCC_OscConfig+0x334>
 80030ce:	e014      	b.n	80030fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d0:	f7ff fba0 	bl	8002814 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d6:	e00a      	b.n	80030ee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030d8:	f7ff fb9c 	bl	8002814 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e0b5      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ee:	4b3e      	ldr	r3, [pc, #248]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 80030f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1ee      	bne.n	80030d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d105      	bne.n	800310c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003100:	4b39      	ldr	r3, [pc, #228]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	4a38      	ldr	r2, [pc, #224]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003106:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800310a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 80a1 	beq.w	8003258 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003116:	4b34      	ldr	r3, [pc, #208]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 030c 	and.w	r3, r3, #12
 800311e:	2b08      	cmp	r3, #8
 8003120:	d05c      	beq.n	80031dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b02      	cmp	r3, #2
 8003128:	d141      	bne.n	80031ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800312a:	4b31      	ldr	r3, [pc, #196]	; (80031f0 <HAL_RCC_OscConfig+0x478>)
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003130:	f7ff fb70 	bl	8002814 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003138:	f7ff fb6c 	bl	8002814 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e087      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800314a:	4b27      	ldr	r3, [pc, #156]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1f0      	bne.n	8003138 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	69da      	ldr	r2, [r3, #28]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	019b      	lsls	r3, r3, #6
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316c:	085b      	lsrs	r3, r3, #1
 800316e:	3b01      	subs	r3, #1
 8003170:	041b      	lsls	r3, r3, #16
 8003172:	431a      	orrs	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003178:	061b      	lsls	r3, r3, #24
 800317a:	491b      	ldr	r1, [pc, #108]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 800317c:	4313      	orrs	r3, r2
 800317e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003180:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <HAL_RCC_OscConfig+0x478>)
 8003182:	2201      	movs	r2, #1
 8003184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003186:	f7ff fb45 	bl	8002814 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800318c:	e008      	b.n	80031a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800318e:	f7ff fb41 	bl	8002814 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e05c      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031a0:	4b11      	ldr	r3, [pc, #68]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0f0      	beq.n	800318e <HAL_RCC_OscConfig+0x416>
 80031ac:	e054      	b.n	8003258 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ae:	4b10      	ldr	r3, [pc, #64]	; (80031f0 <HAL_RCC_OscConfig+0x478>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b4:	f7ff fb2e 	bl	8002814 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031bc:	f7ff fb2a 	bl	8002814 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e045      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ce:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <HAL_RCC_OscConfig+0x470>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f0      	bne.n	80031bc <HAL_RCC_OscConfig+0x444>
 80031da:	e03d      	b.n	8003258 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d107      	bne.n	80031f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e038      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
 80031e8:	40023800 	.word	0x40023800
 80031ec:	40007000 	.word	0x40007000
 80031f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031f4:	4b1b      	ldr	r3, [pc, #108]	; (8003264 <HAL_RCC_OscConfig+0x4ec>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d028      	beq.n	8003254 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800320c:	429a      	cmp	r2, r3
 800320e:	d121      	bne.n	8003254 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800321a:	429a      	cmp	r2, r3
 800321c:	d11a      	bne.n	8003254 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003224:	4013      	ands	r3, r2
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800322a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800322c:	4293      	cmp	r3, r2
 800322e:	d111      	bne.n	8003254 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323a:	085b      	lsrs	r3, r3, #1
 800323c:	3b01      	subs	r3, #1
 800323e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003240:	429a      	cmp	r2, r3
 8003242:	d107      	bne.n	8003254 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003250:	429a      	cmp	r2, r3
 8003252:	d001      	beq.n	8003258 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e000      	b.n	800325a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40023800 	.word	0x40023800

08003268 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0cc      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800327c:	4b68      	ldr	r3, [pc, #416]	; (8003420 <HAL_RCC_ClockConfig+0x1b8>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d90c      	bls.n	80032a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328a:	4b65      	ldr	r3, [pc, #404]	; (8003420 <HAL_RCC_ClockConfig+0x1b8>)
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003292:	4b63      	ldr	r3, [pc, #396]	; (8003420 <HAL_RCC_ClockConfig+0x1b8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	429a      	cmp	r2, r3
 800329e:	d001      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e0b8      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d020      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d005      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032bc:	4b59      	ldr	r3, [pc, #356]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	4a58      	ldr	r2, [pc, #352]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d005      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032d4:	4b53      	ldr	r3, [pc, #332]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	4a52      	ldr	r2, [pc, #328]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e0:	4b50      	ldr	r3, [pc, #320]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	494d      	ldr	r1, [pc, #308]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d044      	beq.n	8003388 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d107      	bne.n	8003316 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003306:	4b47      	ldr	r3, [pc, #284]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d119      	bne.n	8003346 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e07f      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d003      	beq.n	8003326 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003322:	2b03      	cmp	r3, #3
 8003324:	d107      	bne.n	8003336 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003326:	4b3f      	ldr	r3, [pc, #252]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d109      	bne.n	8003346 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e06f      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003336:	4b3b      	ldr	r3, [pc, #236]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e067      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003346:	4b37      	ldr	r3, [pc, #220]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f023 0203 	bic.w	r2, r3, #3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	4934      	ldr	r1, [pc, #208]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 8003354:	4313      	orrs	r3, r2
 8003356:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003358:	f7ff fa5c 	bl	8002814 <HAL_GetTick>
 800335c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800335e:	e00a      	b.n	8003376 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003360:	f7ff fa58 	bl	8002814 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	f241 3288 	movw	r2, #5000	; 0x1388
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e04f      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003376:	4b2b      	ldr	r3, [pc, #172]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 020c 	and.w	r2, r3, #12
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	429a      	cmp	r2, r3
 8003386:	d1eb      	bne.n	8003360 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003388:	4b25      	ldr	r3, [pc, #148]	; (8003420 <HAL_RCC_ClockConfig+0x1b8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d20c      	bcs.n	80033b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003396:	4b22      	ldr	r3, [pc, #136]	; (8003420 <HAL_RCC_ClockConfig+0x1b8>)
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800339e:	4b20      	ldr	r3, [pc, #128]	; (8003420 <HAL_RCC_ClockConfig+0x1b8>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d001      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e032      	b.n	8003416 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033bc:	4b19      	ldr	r3, [pc, #100]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4916      	ldr	r1, [pc, #88]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0308 	and.w	r3, r3, #8
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d009      	beq.n	80033ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033da:	4b12      	ldr	r3, [pc, #72]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	490e      	ldr	r1, [pc, #56]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033ee:	f000 f821 	bl	8003434 <HAL_RCC_GetSysClockFreq>
 80033f2:	4602      	mov	r2, r0
 80033f4:	4b0b      	ldr	r3, [pc, #44]	; (8003424 <HAL_RCC_ClockConfig+0x1bc>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	091b      	lsrs	r3, r3, #4
 80033fa:	f003 030f 	and.w	r3, r3, #15
 80033fe:	490a      	ldr	r1, [pc, #40]	; (8003428 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	5ccb      	ldrb	r3, [r1, r3]
 8003402:	fa22 f303 	lsr.w	r3, r2, r3
 8003406:	4a09      	ldr	r2, [pc, #36]	; (800342c <HAL_RCC_ClockConfig+0x1c4>)
 8003408:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800340a:	4b09      	ldr	r3, [pc, #36]	; (8003430 <HAL_RCC_ClockConfig+0x1c8>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f7ff f9bc 	bl	800278c <HAL_InitTick>

  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40023c00 	.word	0x40023c00
 8003424:	40023800 	.word	0x40023800
 8003428:	08007d84 	.word	0x08007d84
 800342c:	20000000 	.word	0x20000000
 8003430:	20000004 	.word	0x20000004

08003434 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003438:	b094      	sub	sp, #80	; 0x50
 800343a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	647b      	str	r3, [r7, #68]	; 0x44
 8003440:	2300      	movs	r3, #0
 8003442:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003444:	2300      	movs	r3, #0
 8003446:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003448:	2300      	movs	r3, #0
 800344a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800344c:	4b79      	ldr	r3, [pc, #484]	; (8003634 <HAL_RCC_GetSysClockFreq+0x200>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b08      	cmp	r3, #8
 8003456:	d00d      	beq.n	8003474 <HAL_RCC_GetSysClockFreq+0x40>
 8003458:	2b08      	cmp	r3, #8
 800345a:	f200 80e1 	bhi.w	8003620 <HAL_RCC_GetSysClockFreq+0x1ec>
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <HAL_RCC_GetSysClockFreq+0x34>
 8003462:	2b04      	cmp	r3, #4
 8003464:	d003      	beq.n	800346e <HAL_RCC_GetSysClockFreq+0x3a>
 8003466:	e0db      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003468:	4b73      	ldr	r3, [pc, #460]	; (8003638 <HAL_RCC_GetSysClockFreq+0x204>)
 800346a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800346c:	e0db      	b.n	8003626 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800346e:	4b73      	ldr	r3, [pc, #460]	; (800363c <HAL_RCC_GetSysClockFreq+0x208>)
 8003470:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003472:	e0d8      	b.n	8003626 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003474:	4b6f      	ldr	r3, [pc, #444]	; (8003634 <HAL_RCC_GetSysClockFreq+0x200>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800347c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800347e:	4b6d      	ldr	r3, [pc, #436]	; (8003634 <HAL_RCC_GetSysClockFreq+0x200>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d063      	beq.n	8003552 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800348a:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <HAL_RCC_GetSysClockFreq+0x200>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	099b      	lsrs	r3, r3, #6
 8003490:	2200      	movs	r2, #0
 8003492:	63bb      	str	r3, [r7, #56]	; 0x38
 8003494:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800349c:	633b      	str	r3, [r7, #48]	; 0x30
 800349e:	2300      	movs	r3, #0
 80034a0:	637b      	str	r3, [r7, #52]	; 0x34
 80034a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80034a6:	4622      	mov	r2, r4
 80034a8:	462b      	mov	r3, r5
 80034aa:	f04f 0000 	mov.w	r0, #0
 80034ae:	f04f 0100 	mov.w	r1, #0
 80034b2:	0159      	lsls	r1, r3, #5
 80034b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034b8:	0150      	lsls	r0, r2, #5
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	4621      	mov	r1, r4
 80034c0:	1a51      	subs	r1, r2, r1
 80034c2:	6139      	str	r1, [r7, #16]
 80034c4:	4629      	mov	r1, r5
 80034c6:	eb63 0301 	sbc.w	r3, r3, r1
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034d8:	4659      	mov	r1, fp
 80034da:	018b      	lsls	r3, r1, #6
 80034dc:	4651      	mov	r1, sl
 80034de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034e2:	4651      	mov	r1, sl
 80034e4:	018a      	lsls	r2, r1, #6
 80034e6:	4651      	mov	r1, sl
 80034e8:	ebb2 0801 	subs.w	r8, r2, r1
 80034ec:	4659      	mov	r1, fp
 80034ee:	eb63 0901 	sbc.w	r9, r3, r1
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	f04f 0300 	mov.w	r3, #0
 80034fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003502:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003506:	4690      	mov	r8, r2
 8003508:	4699      	mov	r9, r3
 800350a:	4623      	mov	r3, r4
 800350c:	eb18 0303 	adds.w	r3, r8, r3
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	462b      	mov	r3, r5
 8003514:	eb49 0303 	adc.w	r3, r9, r3
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003526:	4629      	mov	r1, r5
 8003528:	024b      	lsls	r3, r1, #9
 800352a:	4621      	mov	r1, r4
 800352c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003530:	4621      	mov	r1, r4
 8003532:	024a      	lsls	r2, r1, #9
 8003534:	4610      	mov	r0, r2
 8003536:	4619      	mov	r1, r3
 8003538:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800353a:	2200      	movs	r2, #0
 800353c:	62bb      	str	r3, [r7, #40]	; 0x28
 800353e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003540:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003544:	f7fd fb30 	bl	8000ba8 <__aeabi_uldivmod>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	4613      	mov	r3, r2
 800354e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003550:	e058      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003552:	4b38      	ldr	r3, [pc, #224]	; (8003634 <HAL_RCC_GetSysClockFreq+0x200>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	099b      	lsrs	r3, r3, #6
 8003558:	2200      	movs	r2, #0
 800355a:	4618      	mov	r0, r3
 800355c:	4611      	mov	r1, r2
 800355e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003562:	623b      	str	r3, [r7, #32]
 8003564:	2300      	movs	r3, #0
 8003566:	627b      	str	r3, [r7, #36]	; 0x24
 8003568:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800356c:	4642      	mov	r2, r8
 800356e:	464b      	mov	r3, r9
 8003570:	f04f 0000 	mov.w	r0, #0
 8003574:	f04f 0100 	mov.w	r1, #0
 8003578:	0159      	lsls	r1, r3, #5
 800357a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800357e:	0150      	lsls	r0, r2, #5
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4641      	mov	r1, r8
 8003586:	ebb2 0a01 	subs.w	sl, r2, r1
 800358a:	4649      	mov	r1, r9
 800358c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	f04f 0300 	mov.w	r3, #0
 8003598:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800359c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80035a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035a4:	ebb2 040a 	subs.w	r4, r2, sl
 80035a8:	eb63 050b 	sbc.w	r5, r3, fp
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	f04f 0300 	mov.w	r3, #0
 80035b4:	00eb      	lsls	r3, r5, #3
 80035b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035ba:	00e2      	lsls	r2, r4, #3
 80035bc:	4614      	mov	r4, r2
 80035be:	461d      	mov	r5, r3
 80035c0:	4643      	mov	r3, r8
 80035c2:	18e3      	adds	r3, r4, r3
 80035c4:	603b      	str	r3, [r7, #0]
 80035c6:	464b      	mov	r3, r9
 80035c8:	eb45 0303 	adc.w	r3, r5, r3
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	f04f 0200 	mov.w	r2, #0
 80035d2:	f04f 0300 	mov.w	r3, #0
 80035d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035da:	4629      	mov	r1, r5
 80035dc:	028b      	lsls	r3, r1, #10
 80035de:	4621      	mov	r1, r4
 80035e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035e4:	4621      	mov	r1, r4
 80035e6:	028a      	lsls	r2, r1, #10
 80035e8:	4610      	mov	r0, r2
 80035ea:	4619      	mov	r1, r3
 80035ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035ee:	2200      	movs	r2, #0
 80035f0:	61bb      	str	r3, [r7, #24]
 80035f2:	61fa      	str	r2, [r7, #28]
 80035f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035f8:	f7fd fad6 	bl	8000ba8 <__aeabi_uldivmod>
 80035fc:	4602      	mov	r2, r0
 80035fe:	460b      	mov	r3, r1
 8003600:	4613      	mov	r3, r2
 8003602:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <HAL_RCC_GetSysClockFreq+0x200>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	0c1b      	lsrs	r3, r3, #16
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	3301      	adds	r3, #1
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003614:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003616:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003618:	fbb2 f3f3 	udiv	r3, r2, r3
 800361c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800361e:	e002      	b.n	8003626 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003620:	4b05      	ldr	r3, [pc, #20]	; (8003638 <HAL_RCC_GetSysClockFreq+0x204>)
 8003622:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003624:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003626:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003628:	4618      	mov	r0, r3
 800362a:	3750      	adds	r7, #80	; 0x50
 800362c:	46bd      	mov	sp, r7
 800362e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003632:	bf00      	nop
 8003634:	40023800 	.word	0x40023800
 8003638:	00f42400 	.word	0x00f42400
 800363c:	007a1200 	.word	0x007a1200

08003640 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e041      	b.n	80036d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d106      	bne.n	800366c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7fe fdb6 	bl	80021d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2202      	movs	r2, #2
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3304      	adds	r3, #4
 800367c:	4619      	mov	r1, r3
 800367e:	4610      	mov	r0, r2
 8003680:	f000 fa10 	bl	8003aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e041      	b.n	8003774 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d106      	bne.n	800370a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f839 	bl	800377c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2202      	movs	r2, #2
 800370e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3304      	adds	r3, #4
 800371a:	4619      	mov	r1, r3
 800371c:	4610      	mov	r0, r2
 800371e:	f000 f9c1 	bl	8003aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d101      	bne.n	80037ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80037aa:	2302      	movs	r3, #2
 80037ac:	e0ae      	b.n	800390c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b0c      	cmp	r3, #12
 80037ba:	f200 809f 	bhi.w	80038fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80037be:	a201      	add	r2, pc, #4	; (adr r2, 80037c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80037c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c4:	080037f9 	.word	0x080037f9
 80037c8:	080038fd 	.word	0x080038fd
 80037cc:	080038fd 	.word	0x080038fd
 80037d0:	080038fd 	.word	0x080038fd
 80037d4:	08003839 	.word	0x08003839
 80037d8:	080038fd 	.word	0x080038fd
 80037dc:	080038fd 	.word	0x080038fd
 80037e0:	080038fd 	.word	0x080038fd
 80037e4:	0800387b 	.word	0x0800387b
 80037e8:	080038fd 	.word	0x080038fd
 80037ec:	080038fd 	.word	0x080038fd
 80037f0:	080038fd 	.word	0x080038fd
 80037f4:	080038bb 	.word	0x080038bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68b9      	ldr	r1, [r7, #8]
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 f9f0 	bl	8003be4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	699a      	ldr	r2, [r3, #24]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0208 	orr.w	r2, r2, #8
 8003812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0204 	bic.w	r2, r2, #4
 8003822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6999      	ldr	r1, [r3, #24]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	691a      	ldr	r2, [r3, #16]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	619a      	str	r2, [r3, #24]
      break;
 8003836:	e064      	b.n	8003902 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68b9      	ldr	r1, [r7, #8]
 800383e:	4618      	mov	r0, r3
 8003840:	f000 fa40 	bl	8003cc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699a      	ldr	r2, [r3, #24]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	699a      	ldr	r2, [r3, #24]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6999      	ldr	r1, [r3, #24]
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	021a      	lsls	r2, r3, #8
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	619a      	str	r2, [r3, #24]
      break;
 8003878:	e043      	b.n	8003902 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68b9      	ldr	r1, [r7, #8]
 8003880:	4618      	mov	r0, r3
 8003882:	f000 fa95 	bl	8003db0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69da      	ldr	r2, [r3, #28]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f042 0208 	orr.w	r2, r2, #8
 8003894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0204 	bic.w	r2, r2, #4
 80038a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69d9      	ldr	r1, [r3, #28]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	61da      	str	r2, [r3, #28]
      break;
 80038b8:	e023      	b.n	8003902 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68b9      	ldr	r1, [r7, #8]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f000 fae9 	bl	8003e98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	69da      	ldr	r2, [r3, #28]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	69da      	ldr	r2, [r3, #28]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	69d9      	ldr	r1, [r3, #28]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	021a      	lsls	r2, r3, #8
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	61da      	str	r2, [r3, #28]
      break;
 80038fa:	e002      	b.n	8003902 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003900:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800390a:	7dfb      	ldrb	r3, [r7, #23]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800391e:	2300      	movs	r3, #0
 8003920:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003928:	2b01      	cmp	r3, #1
 800392a:	d101      	bne.n	8003930 <HAL_TIM_ConfigClockSource+0x1c>
 800392c:	2302      	movs	r3, #2
 800392e:	e0b4      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x186>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2202      	movs	r2, #2
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800394e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003956:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003968:	d03e      	beq.n	80039e8 <HAL_TIM_ConfigClockSource+0xd4>
 800396a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800396e:	f200 8087 	bhi.w	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 8003972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003976:	f000 8086 	beq.w	8003a86 <HAL_TIM_ConfigClockSource+0x172>
 800397a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800397e:	d87f      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 8003980:	2b70      	cmp	r3, #112	; 0x70
 8003982:	d01a      	beq.n	80039ba <HAL_TIM_ConfigClockSource+0xa6>
 8003984:	2b70      	cmp	r3, #112	; 0x70
 8003986:	d87b      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 8003988:	2b60      	cmp	r3, #96	; 0x60
 800398a:	d050      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x11a>
 800398c:	2b60      	cmp	r3, #96	; 0x60
 800398e:	d877      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 8003990:	2b50      	cmp	r3, #80	; 0x50
 8003992:	d03c      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0xfa>
 8003994:	2b50      	cmp	r3, #80	; 0x50
 8003996:	d873      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 8003998:	2b40      	cmp	r3, #64	; 0x40
 800399a:	d058      	beq.n	8003a4e <HAL_TIM_ConfigClockSource+0x13a>
 800399c:	2b40      	cmp	r3, #64	; 0x40
 800399e:	d86f      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 80039a0:	2b30      	cmp	r3, #48	; 0x30
 80039a2:	d064      	beq.n	8003a6e <HAL_TIM_ConfigClockSource+0x15a>
 80039a4:	2b30      	cmp	r3, #48	; 0x30
 80039a6:	d86b      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 80039a8:	2b20      	cmp	r3, #32
 80039aa:	d060      	beq.n	8003a6e <HAL_TIM_ConfigClockSource+0x15a>
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d867      	bhi.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d05c      	beq.n	8003a6e <HAL_TIM_ConfigClockSource+0x15a>
 80039b4:	2b10      	cmp	r3, #16
 80039b6:	d05a      	beq.n	8003a6e <HAL_TIM_ConfigClockSource+0x15a>
 80039b8:	e062      	b.n	8003a80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6818      	ldr	r0, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	6899      	ldr	r1, [r3, #8]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f000 fb35 	bl	8004038 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	609a      	str	r2, [r3, #8]
      break;
 80039e6:	e04f      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6818      	ldr	r0, [r3, #0]
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	6899      	ldr	r1, [r3, #8]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	f000 fb1e 	bl	8004038 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689a      	ldr	r2, [r3, #8]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a0a:	609a      	str	r2, [r3, #8]
      break;
 8003a0c:	e03c      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6818      	ldr	r0, [r3, #0]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	6859      	ldr	r1, [r3, #4]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	f000 fa92 	bl	8003f44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2150      	movs	r1, #80	; 0x50
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 faeb 	bl	8004002 <TIM_ITRx_SetConfig>
      break;
 8003a2c:	e02c      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	6859      	ldr	r1, [r3, #4]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	f000 fab1 	bl	8003fa2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2160      	movs	r1, #96	; 0x60
 8003a46:	4618      	mov	r0, r3
 8003a48:	f000 fadb 	bl	8004002 <TIM_ITRx_SetConfig>
      break;
 8003a4c:	e01c      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6818      	ldr	r0, [r3, #0]
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	6859      	ldr	r1, [r3, #4]
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	f000 fa72 	bl	8003f44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2140      	movs	r1, #64	; 0x40
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 facb 	bl	8004002 <TIM_ITRx_SetConfig>
      break;
 8003a6c:	e00c      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4619      	mov	r1, r3
 8003a78:	4610      	mov	r0, r2
 8003a7a:	f000 fac2 	bl	8004002 <TIM_ITRx_SetConfig>
      break;
 8003a7e:	e003      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
      break;
 8003a84:	e000      	b.n	8003a88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a40      	ldr	r2, [pc, #256]	; (8003bb8 <TIM_Base_SetConfig+0x114>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d013      	beq.n	8003ae4 <TIM_Base_SetConfig+0x40>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ac2:	d00f      	beq.n	8003ae4 <TIM_Base_SetConfig+0x40>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a3d      	ldr	r2, [pc, #244]	; (8003bbc <TIM_Base_SetConfig+0x118>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d00b      	beq.n	8003ae4 <TIM_Base_SetConfig+0x40>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a3c      	ldr	r2, [pc, #240]	; (8003bc0 <TIM_Base_SetConfig+0x11c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d007      	beq.n	8003ae4 <TIM_Base_SetConfig+0x40>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a3b      	ldr	r2, [pc, #236]	; (8003bc4 <TIM_Base_SetConfig+0x120>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d003      	beq.n	8003ae4 <TIM_Base_SetConfig+0x40>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a3a      	ldr	r2, [pc, #232]	; (8003bc8 <TIM_Base_SetConfig+0x124>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d108      	bne.n	8003af6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a2f      	ldr	r2, [pc, #188]	; (8003bb8 <TIM_Base_SetConfig+0x114>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d02b      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b04:	d027      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a2c      	ldr	r2, [pc, #176]	; (8003bbc <TIM_Base_SetConfig+0x118>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d023      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a2b      	ldr	r2, [pc, #172]	; (8003bc0 <TIM_Base_SetConfig+0x11c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d01f      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a2a      	ldr	r2, [pc, #168]	; (8003bc4 <TIM_Base_SetConfig+0x120>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d01b      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a29      	ldr	r2, [pc, #164]	; (8003bc8 <TIM_Base_SetConfig+0x124>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d017      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a28      	ldr	r2, [pc, #160]	; (8003bcc <TIM_Base_SetConfig+0x128>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d013      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a27      	ldr	r2, [pc, #156]	; (8003bd0 <TIM_Base_SetConfig+0x12c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00f      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a26      	ldr	r2, [pc, #152]	; (8003bd4 <TIM_Base_SetConfig+0x130>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d00b      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a25      	ldr	r2, [pc, #148]	; (8003bd8 <TIM_Base_SetConfig+0x134>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d007      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a24      	ldr	r2, [pc, #144]	; (8003bdc <TIM_Base_SetConfig+0x138>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d003      	beq.n	8003b56 <TIM_Base_SetConfig+0xb2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a23      	ldr	r2, [pc, #140]	; (8003be0 <TIM_Base_SetConfig+0x13c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d108      	bne.n	8003b68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a0a      	ldr	r2, [pc, #40]	; (8003bb8 <TIM_Base_SetConfig+0x114>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d003      	beq.n	8003b9c <TIM_Base_SetConfig+0xf8>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a0c      	ldr	r2, [pc, #48]	; (8003bc8 <TIM_Base_SetConfig+0x124>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d103      	bne.n	8003ba4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	691a      	ldr	r2, [r3, #16]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	615a      	str	r2, [r3, #20]
}
 8003baa:	bf00      	nop
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40010000 	.word	0x40010000
 8003bbc:	40000400 	.word	0x40000400
 8003bc0:	40000800 	.word	0x40000800
 8003bc4:	40000c00 	.word	0x40000c00
 8003bc8:	40010400 	.word	0x40010400
 8003bcc:	40014000 	.word	0x40014000
 8003bd0:	40014400 	.word	0x40014400
 8003bd4:	40014800 	.word	0x40014800
 8003bd8:	40001800 	.word	0x40001800
 8003bdc:	40001c00 	.word	0x40001c00
 8003be0:	40002000 	.word	0x40002000

08003be4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	f023 0201 	bic.w	r2, r3, #1
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f023 0303 	bic.w	r3, r3, #3
 8003c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f023 0302 	bic.w	r3, r3, #2
 8003c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a20      	ldr	r2, [pc, #128]	; (8003cbc <TIM_OC1_SetConfig+0xd8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d003      	beq.n	8003c48 <TIM_OC1_SetConfig+0x64>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a1f      	ldr	r2, [pc, #124]	; (8003cc0 <TIM_OC1_SetConfig+0xdc>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d10c      	bne.n	8003c62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f023 0308 	bic.w	r3, r3, #8
 8003c4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f023 0304 	bic.w	r3, r3, #4
 8003c60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a15      	ldr	r2, [pc, #84]	; (8003cbc <TIM_OC1_SetConfig+0xd8>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d003      	beq.n	8003c72 <TIM_OC1_SetConfig+0x8e>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a14      	ldr	r2, [pc, #80]	; (8003cc0 <TIM_OC1_SetConfig+0xdc>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d111      	bne.n	8003c96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685a      	ldr	r2, [r3, #4]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	621a      	str	r2, [r3, #32]
}
 8003cb0:	bf00      	nop
 8003cb2:	371c      	adds	r7, #28
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr
 8003cbc:	40010000 	.word	0x40010000
 8003cc0:	40010400 	.word	0x40010400

08003cc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b087      	sub	sp, #28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0210 	bic.w	r2, r3, #16
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	021b      	lsls	r3, r3, #8
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0320 	bic.w	r3, r3, #32
 8003d0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a22      	ldr	r2, [pc, #136]	; (8003da8 <TIM_OC2_SetConfig+0xe4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d003      	beq.n	8003d2c <TIM_OC2_SetConfig+0x68>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a21      	ldr	r2, [pc, #132]	; (8003dac <TIM_OC2_SetConfig+0xe8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d10d      	bne.n	8003d48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a17      	ldr	r2, [pc, #92]	; (8003da8 <TIM_OC2_SetConfig+0xe4>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d003      	beq.n	8003d58 <TIM_OC2_SetConfig+0x94>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a16      	ldr	r2, [pc, #88]	; (8003dac <TIM_OC2_SetConfig+0xe8>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d113      	bne.n	8003d80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	621a      	str	r2, [r3, #32]
}
 8003d9a:	bf00      	nop
 8003d9c:	371c      	adds	r7, #28
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40010000 	.word	0x40010000
 8003dac:	40010400 	.word	0x40010400

08003db0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f023 0303 	bic.w	r3, r3, #3
 8003de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	021b      	lsls	r3, r3, #8
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a21      	ldr	r2, [pc, #132]	; (8003e90 <TIM_OC3_SetConfig+0xe0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d003      	beq.n	8003e16 <TIM_OC3_SetConfig+0x66>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a20      	ldr	r2, [pc, #128]	; (8003e94 <TIM_OC3_SetConfig+0xe4>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d10d      	bne.n	8003e32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	021b      	lsls	r3, r3, #8
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a16      	ldr	r2, [pc, #88]	; (8003e90 <TIM_OC3_SetConfig+0xe0>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d003      	beq.n	8003e42 <TIM_OC3_SetConfig+0x92>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a15      	ldr	r2, [pc, #84]	; (8003e94 <TIM_OC3_SetConfig+0xe4>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d113      	bne.n	8003e6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	621a      	str	r2, [r3, #32]
}
 8003e84:	bf00      	nop
 8003e86:	371c      	adds	r7, #28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	40010000 	.word	0x40010000
 8003e94:	40010400 	.word	0x40010400

08003e98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b087      	sub	sp, #28
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	021b      	lsls	r3, r3, #8
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ee2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	031b      	lsls	r3, r3, #12
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a12      	ldr	r2, [pc, #72]	; (8003f3c <TIM_OC4_SetConfig+0xa4>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <TIM_OC4_SetConfig+0x68>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a11      	ldr	r2, [pc, #68]	; (8003f40 <TIM_OC4_SetConfig+0xa8>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d109      	bne.n	8003f14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	695b      	ldr	r3, [r3, #20]
 8003f0c:	019b      	lsls	r3, r3, #6
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	621a      	str	r2, [r3, #32]
}
 8003f2e:	bf00      	nop
 8003f30:	371c      	adds	r7, #28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	40010000 	.word	0x40010000
 8003f40:	40010400 	.word	0x40010400

08003f44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a1b      	ldr	r3, [r3, #32]
 8003f54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	f023 0201 	bic.w	r2, r3, #1
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	f023 030a 	bic.w	r3, r3, #10
 8003f80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	621a      	str	r2, [r3, #32]
}
 8003f96:	bf00      	nop
 8003f98:	371c      	adds	r7, #28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b087      	sub	sp, #28
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	60f8      	str	r0, [r7, #12]
 8003faa:	60b9      	str	r1, [r7, #8]
 8003fac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	f023 0210 	bic.w	r2, r3, #16
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	031b      	lsls	r3, r3, #12
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fde:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	621a      	str	r2, [r3, #32]
}
 8003ff6:	bf00      	nop
 8003ff8:	371c      	adds	r7, #28
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004002:	b480      	push	{r7}
 8004004:	b085      	sub	sp, #20
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004018:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4313      	orrs	r3, r2
 8004020:	f043 0307 	orr.w	r3, r3, #7
 8004024:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	609a      	str	r2, [r3, #8]
}
 800402c:	bf00      	nop
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004038:	b480      	push	{r7}
 800403a:	b087      	sub	sp, #28
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004052:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	021a      	lsls	r2, r3, #8
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	431a      	orrs	r2, r3
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	4313      	orrs	r3, r2
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	4313      	orrs	r3, r2
 8004064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	609a      	str	r2, [r3, #8]
}
 800406c:	bf00      	nop
 800406e:	371c      	adds	r7, #28
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004088:	2b01      	cmp	r3, #1
 800408a:	d101      	bne.n	8004090 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800408c:	2302      	movs	r3, #2
 800408e:	e05a      	b.n	8004146 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	4313      	orrs	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a21      	ldr	r2, [pc, #132]	; (8004154 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d022      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040dc:	d01d      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a1d      	ldr	r2, [pc, #116]	; (8004158 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d018      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a1b      	ldr	r2, [pc, #108]	; (800415c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a1a      	ldr	r2, [pc, #104]	; (8004160 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d00e      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a18      	ldr	r2, [pc, #96]	; (8004164 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d009      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a17      	ldr	r2, [pc, #92]	; (8004168 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d004      	beq.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a15      	ldr	r2, [pc, #84]	; (800416c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d10c      	bne.n	8004134 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004120:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	4313      	orrs	r3, r2
 800412a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	40010000 	.word	0x40010000
 8004158:	40000400 	.word	0x40000400
 800415c:	40000800 	.word	0x40000800
 8004160:	40000c00 	.word	0x40000c00
 8004164:	40010400 	.word	0x40010400
 8004168:	40014000 	.word	0x40014000
 800416c:	40001800 	.word	0x40001800

08004170 <LL_GPIO_SetPinMode>:
{
 8004170:	b480      	push	{r7}
 8004172:	b089      	sub	sp, #36	; 0x24
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	613b      	str	r3, [r7, #16]
  return result;
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	fab3 f383 	clz	r3, r3
 8004192:	b2db      	uxtb	r3, r3
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	2103      	movs	r1, #3
 8004198:	fa01 f303 	lsl.w	r3, r1, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	401a      	ands	r2, r3
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	fa93 f3a3 	rbit	r3, r3
 80041aa:	61bb      	str	r3, [r7, #24]
  return result;
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	fab3 f383 	clz	r3, r3
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	fa01 f303 	lsl.w	r3, r1, r3
 80041bc:	431a      	orrs	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	601a      	str	r2, [r3, #0]
}
 80041c2:	bf00      	nop
 80041c4:	3724      	adds	r7, #36	; 0x24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr

080041ce <LL_GPIO_SetPinOutputType>:
{
 80041ce:	b480      	push	{r7}
 80041d0:	b085      	sub	sp, #20
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	60f8      	str	r0, [r7, #12]
 80041d6:	60b9      	str	r1, [r7, #8]
 80041d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	685a      	ldr	r2, [r3, #4]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	43db      	mvns	r3, r3
 80041e2:	401a      	ands	r2, r3
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	fb01 f303 	mul.w	r3, r1, r3
 80041ec:	431a      	orrs	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	605a      	str	r2, [r3, #4]
}
 80041f2:	bf00      	nop
 80041f4:	3714      	adds	r7, #20
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <LL_GPIO_SetPinSpeed>:
{
 80041fe:	b480      	push	{r7}
 8004200:	b089      	sub	sp, #36	; 0x24
 8004202:	af00      	add	r7, sp, #0
 8004204:	60f8      	str	r0, [r7, #12]
 8004206:	60b9      	str	r1, [r7, #8]
 8004208:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	fa93 f3a3 	rbit	r3, r3
 8004218:	613b      	str	r3, [r7, #16]
  return result;
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	fab3 f383 	clz	r3, r3
 8004220:	b2db      	uxtb	r3, r3
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	2103      	movs	r1, #3
 8004226:	fa01 f303 	lsl.w	r3, r1, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	401a      	ands	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	fa93 f3a3 	rbit	r3, r3
 8004238:	61bb      	str	r3, [r7, #24]
  return result;
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	fab3 f383 	clz	r3, r3
 8004240:	b2db      	uxtb	r3, r3
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	6879      	ldr	r1, [r7, #4]
 8004246:	fa01 f303 	lsl.w	r3, r1, r3
 800424a:	431a      	orrs	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	609a      	str	r2, [r3, #8]
}
 8004250:	bf00      	nop
 8004252:	3724      	adds	r7, #36	; 0x24
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <LL_GPIO_SetPinPull>:
{
 800425c:	b480      	push	{r7}
 800425e:	b089      	sub	sp, #36	; 0x24
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	68da      	ldr	r2, [r3, #12]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	fa93 f3a3 	rbit	r3, r3
 8004276:	613b      	str	r3, [r7, #16]
  return result;
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	fab3 f383 	clz	r3, r3
 800427e:	b2db      	uxtb	r3, r3
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	2103      	movs	r1, #3
 8004284:	fa01 f303 	lsl.w	r3, r1, r3
 8004288:	43db      	mvns	r3, r3
 800428a:	401a      	ands	r2, r3
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	fa93 f3a3 	rbit	r3, r3
 8004296:	61bb      	str	r3, [r7, #24]
  return result;
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	fab3 f383 	clz	r3, r3
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	fa01 f303 	lsl.w	r3, r1, r3
 80042a8:	431a      	orrs	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	60da      	str	r2, [r3, #12]
}
 80042ae:	bf00      	nop
 80042b0:	3724      	adds	r7, #36	; 0x24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr

080042ba <LL_GPIO_SetAFPin_0_7>:
{
 80042ba:	b480      	push	{r7}
 80042bc:	b089      	sub	sp, #36	; 0x24
 80042be:	af00      	add	r7, sp, #0
 80042c0:	60f8      	str	r0, [r7, #12]
 80042c2:	60b9      	str	r1, [r7, #8]
 80042c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a1a      	ldr	r2, [r3, #32]
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	fa93 f3a3 	rbit	r3, r3
 80042d4:	613b      	str	r3, [r7, #16]
  return result;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	fab3 f383 	clz	r3, r3
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	210f      	movs	r1, #15
 80042e2:	fa01 f303 	lsl.w	r3, r1, r3
 80042e6:	43db      	mvns	r3, r3
 80042e8:	401a      	ands	r2, r3
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	fa93 f3a3 	rbit	r3, r3
 80042f4:	61bb      	str	r3, [r7, #24]
  return result;
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	fab3 f383 	clz	r3, r3
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	fa01 f303 	lsl.w	r3, r1, r3
 8004306:	431a      	orrs	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	621a      	str	r2, [r3, #32]
}
 800430c:	bf00      	nop
 800430e:	3724      	adds	r7, #36	; 0x24
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <LL_GPIO_SetAFPin_8_15>:
{
 8004318:	b480      	push	{r7}
 800431a:	b089      	sub	sp, #36	; 0x24
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	0a1b      	lsrs	r3, r3, #8
 800432c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	fa93 f3a3 	rbit	r3, r3
 8004334:	613b      	str	r3, [r7, #16]
  return result;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	fab3 f383 	clz	r3, r3
 800433c:	b2db      	uxtb	r3, r3
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	210f      	movs	r1, #15
 8004342:	fa01 f303 	lsl.w	r3, r1, r3
 8004346:	43db      	mvns	r3, r3
 8004348:	401a      	ands	r2, r3
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	0a1b      	lsrs	r3, r3, #8
 800434e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	fa93 f3a3 	rbit	r3, r3
 8004356:	61bb      	str	r3, [r7, #24]
  return result;
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	fab3 f383 	clz	r3, r3
 800435e:	b2db      	uxtb	r3, r3
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	6879      	ldr	r1, [r7, #4]
 8004364:	fa01 f303 	lsl.w	r3, r1, r3
 8004368:	431a      	orrs	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800436e:	bf00      	nop
 8004370:	3724      	adds	r7, #36	; 0x24
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b088      	sub	sp, #32
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8004384:	2300      	movs	r3, #0
 8004386:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8004388:	2300      	movs	r3, #0
 800438a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	fa93 f3a3 	rbit	r3, r3
 8004398:	613b      	str	r3, [r7, #16]
  return result;
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	fab3 f383 	clz	r3, r3
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80043a4:	e050      	b.n	8004448 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	2101      	movs	r1, #1
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	fa01 f303 	lsl.w	r3, r1, r3
 80043b2:	4013      	ands	r3, r2
 80043b4:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d042      	beq.n	8004442 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d003      	beq.n	80043cc <LL_GPIO_Init+0x52>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d10d      	bne.n	80043e8 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	461a      	mov	r2, r3
 80043d2:	69b9      	ldr	r1, [r7, #24]
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7ff ff12 	bl	80041fe <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	461a      	mov	r2, r3
 80043e0:	69b9      	ldr	r1, [r7, #24]
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f7ff fef3 	bl	80041ce <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	461a      	mov	r2, r3
 80043ee:	69b9      	ldr	r1, [r7, #24]
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7ff ff33 	bl	800425c <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d11a      	bne.n	8004434 <LL_GPIO_Init+0xba>
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	fa93 f3a3 	rbit	r3, r3
 8004408:	60bb      	str	r3, [r7, #8]
  return result;
 800440a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800440c:	fab3 f383 	clz	r3, r3
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b07      	cmp	r3, #7
 8004414:	d807      	bhi.n	8004426 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	461a      	mov	r2, r3
 800441c:	69b9      	ldr	r1, [r7, #24]
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7ff ff4b 	bl	80042ba <LL_GPIO_SetAFPin_0_7>
 8004424:	e006      	b.n	8004434 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	461a      	mov	r2, r3
 800442c:	69b9      	ldr	r1, [r7, #24]
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ff72 	bl	8004318 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	461a      	mov	r2, r3
 800443a:	69b9      	ldr	r1, [r7, #24]
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff fe97 	bl	8004170 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	3301      	adds	r3, #1
 8004446:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	fa22 f303 	lsr.w	r3, r2, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1a7      	bne.n	80043a6 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3720      	adds	r7, #32
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004464:	4b04      	ldr	r3, [pc, #16]	; (8004478 <LL_RCC_GetSysClkSource+0x18>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f003 030c 	and.w	r3, r3, #12
}
 800446c:	4618      	mov	r0, r3
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40023800 	.word	0x40023800

0800447c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004480:	4b04      	ldr	r3, [pc, #16]	; (8004494 <LL_RCC_GetAHBPrescaler+0x18>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004488:	4618      	mov	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40023800 	.word	0x40023800

08004498 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004498:	b480      	push	{r7}
 800449a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800449c:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <LL_RCC_GetAPB1Prescaler+0x18>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	40023800 	.word	0x40023800

080044b4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80044b8:	4b04      	ldr	r3, [pc, #16]	; (80044cc <LL_RCC_GetAPB2Prescaler+0x18>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	40023800 	.word	0x40023800

080044d0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80044d4:	4b04      	ldr	r3, [pc, #16]	; (80044e8 <LL_RCC_PLL_GetMainSource+0x18>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80044dc:	4618      	mov	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	40023800 	.word	0x40023800

080044ec <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80044f0:	4b04      	ldr	r3, [pc, #16]	; (8004504 <LL_RCC_PLL_GetN+0x18>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	099b      	lsrs	r3, r3, #6
 80044f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	40023800 	.word	0x40023800

08004508 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8004508:	b480      	push	{r7}
 800450a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800450c:	4b04      	ldr	r3, [pc, #16]	; (8004520 <LL_RCC_PLL_GetP+0x18>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8004514:	4618      	mov	r0, r3
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	40023800 	.word	0x40023800

08004524 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004528:	4b04      	ldr	r3, [pc, #16]	; (800453c <LL_RCC_PLL_GetDivider+0x18>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8004530:	4618      	mov	r0, r3
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	40023800 	.word	0x40023800

08004540 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004548:	f000 f820 	bl	800458c <RCC_GetSystemClockFreq>
 800454c:	4602      	mov	r2, r0
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f000 f840 	bl	80045dc <RCC_GetHCLKClockFreq>
 800455c:	4602      	mov	r2, r0
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f84e 	bl	8004608 <RCC_GetPCLK1ClockFreq>
 800456c:	4602      	mov	r2, r0
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	4618      	mov	r0, r3
 8004578:	f000 f85a 	bl	8004630 <RCC_GetPCLK2ClockFreq>
 800457c:	4602      	mov	r2, r0
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60da      	str	r2, [r3, #12]
}
 8004582:	bf00      	nop
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8004596:	f7ff ff63 	bl	8004460 <LL_RCC_GetSysClkSource>
 800459a:	4603      	mov	r3, r0
 800459c:	2b08      	cmp	r3, #8
 800459e:	d00c      	beq.n	80045ba <RCC_GetSystemClockFreq+0x2e>
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d80f      	bhi.n	80045c4 <RCC_GetSystemClockFreq+0x38>
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <RCC_GetSystemClockFreq+0x22>
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d003      	beq.n	80045b4 <RCC_GetSystemClockFreq+0x28>
 80045ac:	e00a      	b.n	80045c4 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80045ae:	4b09      	ldr	r3, [pc, #36]	; (80045d4 <RCC_GetSystemClockFreq+0x48>)
 80045b0:	607b      	str	r3, [r7, #4]
      break;
 80045b2:	e00a      	b.n	80045ca <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80045b4:	4b08      	ldr	r3, [pc, #32]	; (80045d8 <RCC_GetSystemClockFreq+0x4c>)
 80045b6:	607b      	str	r3, [r7, #4]
      break;
 80045b8:	e007      	b.n	80045ca <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80045ba:	2008      	movs	r0, #8
 80045bc:	f000 f84c 	bl	8004658 <RCC_PLL_GetFreqDomain_SYS>
 80045c0:	6078      	str	r0, [r7, #4]
      break;
 80045c2:	e002      	b.n	80045ca <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80045c4:	4b03      	ldr	r3, [pc, #12]	; (80045d4 <RCC_GetSystemClockFreq+0x48>)
 80045c6:	607b      	str	r3, [r7, #4]
      break;
 80045c8:	bf00      	nop
  }

  return frequency;
 80045ca:	687b      	ldr	r3, [r7, #4]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3708      	adds	r7, #8
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	00f42400 	.word	0x00f42400
 80045d8:	007a1200 	.word	0x007a1200

080045dc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80045e4:	f7ff ff4a 	bl	800447c <LL_RCC_GetAHBPrescaler>
 80045e8:	4603      	mov	r3, r0
 80045ea:	091b      	lsrs	r3, r3, #4
 80045ec:	f003 030f 	and.w	r3, r3, #15
 80045f0:	4a04      	ldr	r2, [pc, #16]	; (8004604 <RCC_GetHCLKClockFreq+0x28>)
 80045f2:	5cd3      	ldrb	r3, [r2, r3]
 80045f4:	461a      	mov	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	40d3      	lsrs	r3, r2
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3708      	adds	r7, #8
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	08007d84 	.word	0x08007d84

08004608 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004610:	f7ff ff42 	bl	8004498 <LL_RCC_GetAPB1Prescaler>
 8004614:	4603      	mov	r3, r0
 8004616:	0a9b      	lsrs	r3, r3, #10
 8004618:	4a04      	ldr	r2, [pc, #16]	; (800462c <RCC_GetPCLK1ClockFreq+0x24>)
 800461a:	5cd3      	ldrb	r3, [r2, r3]
 800461c:	461a      	mov	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	40d3      	lsrs	r3, r2
}
 8004622:	4618      	mov	r0, r3
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	08007d94 	.word	0x08007d94

08004630 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004638:	f7ff ff3c 	bl	80044b4 <LL_RCC_GetAPB2Prescaler>
 800463c:	4603      	mov	r3, r0
 800463e:	0b5b      	lsrs	r3, r3, #13
 8004640:	4a04      	ldr	r2, [pc, #16]	; (8004654 <RCC_GetPCLK2ClockFreq+0x24>)
 8004642:	5cd3      	ldrb	r3, [r2, r3]
 8004644:	461a      	mov	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	40d3      	lsrs	r3, r2
}
 800464a:	4618      	mov	r0, r3
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	08007d94 	.word	0x08007d94

08004658 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8004658:	b590      	push	{r4, r7, lr}
 800465a:	b087      	sub	sp, #28
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	2300      	movs	r3, #0
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	2300      	movs	r3, #0
 800466a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800466c:	f7ff ff30 	bl	80044d0 <LL_RCC_PLL_GetMainSource>
 8004670:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d004      	beq.n	8004682 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800467e:	d003      	beq.n	8004688 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8004680:	e005      	b.n	800468e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004682:	4b12      	ldr	r3, [pc, #72]	; (80046cc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004684:	617b      	str	r3, [r7, #20]
      break;
 8004686:	e005      	b.n	8004694 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004688:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800468a:	617b      	str	r3, [r7, #20]
      break;
 800468c:	e002      	b.n	8004694 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800468e:	4b0f      	ldr	r3, [pc, #60]	; (80046cc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004690:	617b      	str	r3, [r7, #20]
      break;
 8004692:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b08      	cmp	r3, #8
 8004698:	d113      	bne.n	80046c2 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800469a:	f7ff ff43 	bl	8004524 <LL_RCC_PLL_GetDivider>
 800469e:	4602      	mov	r2, r0
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	fbb3 f4f2 	udiv	r4, r3, r2
 80046a6:	f7ff ff21 	bl	80044ec <LL_RCC_PLL_GetN>
 80046aa:	4603      	mov	r3, r0
 80046ac:	fb03 f404 	mul.w	r4, r3, r4
 80046b0:	f7ff ff2a 	bl	8004508 <LL_RCC_PLL_GetP>
 80046b4:	4603      	mov	r3, r0
 80046b6:	0c1b      	lsrs	r3, r3, #16
 80046b8:	3301      	adds	r3, #1
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	fbb4 f3f3 	udiv	r3, r4, r3
 80046c0:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80046c2:	693b      	ldr	r3, [r7, #16]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	371c      	adds	r7, #28
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd90      	pop	{r4, r7, pc}
 80046cc:	00f42400 	.word	0x00f42400
 80046d0:	007a1200 	.word	0x007a1200

080046d4 <LL_TIM_SetPrescaler>:
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <LL_TIM_SetAutoReload>:
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <LL_TIM_SetRepetitionCounter>:
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <LL_TIM_OC_SetCompareCH1>:
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <LL_TIM_OC_SetCompareCH2>:
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <LL_TIM_OC_SetCompareCH3>:
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <LL_TIM_OC_SetCompareCH4>:
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	f043 0201 	orr.w	r2, r3, #1
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	615a      	str	r2, [r3, #20]
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a3d      	ldr	r2, [pc, #244]	; (80048c0 <LL_TIM_Init+0x108>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d013      	beq.n	80047f8 <LL_TIM_Init+0x40>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d6:	d00f      	beq.n	80047f8 <LL_TIM_Init+0x40>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a3a      	ldr	r2, [pc, #232]	; (80048c4 <LL_TIM_Init+0x10c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d00b      	beq.n	80047f8 <LL_TIM_Init+0x40>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a39      	ldr	r2, [pc, #228]	; (80048c8 <LL_TIM_Init+0x110>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d007      	beq.n	80047f8 <LL_TIM_Init+0x40>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a38      	ldr	r2, [pc, #224]	; (80048cc <LL_TIM_Init+0x114>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d003      	beq.n	80047f8 <LL_TIM_Init+0x40>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a37      	ldr	r2, [pc, #220]	; (80048d0 <LL_TIM_Init+0x118>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d106      	bne.n	8004806 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	4313      	orrs	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a2d      	ldr	r2, [pc, #180]	; (80048c0 <LL_TIM_Init+0x108>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d02b      	beq.n	8004866 <LL_TIM_Init+0xae>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004814:	d027      	beq.n	8004866 <LL_TIM_Init+0xae>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a2a      	ldr	r2, [pc, #168]	; (80048c4 <LL_TIM_Init+0x10c>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d023      	beq.n	8004866 <LL_TIM_Init+0xae>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a29      	ldr	r2, [pc, #164]	; (80048c8 <LL_TIM_Init+0x110>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d01f      	beq.n	8004866 <LL_TIM_Init+0xae>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a28      	ldr	r2, [pc, #160]	; (80048cc <LL_TIM_Init+0x114>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d01b      	beq.n	8004866 <LL_TIM_Init+0xae>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a27      	ldr	r2, [pc, #156]	; (80048d0 <LL_TIM_Init+0x118>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d017      	beq.n	8004866 <LL_TIM_Init+0xae>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a26      	ldr	r2, [pc, #152]	; (80048d4 <LL_TIM_Init+0x11c>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d013      	beq.n	8004866 <LL_TIM_Init+0xae>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a25      	ldr	r2, [pc, #148]	; (80048d8 <LL_TIM_Init+0x120>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00f      	beq.n	8004866 <LL_TIM_Init+0xae>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a24      	ldr	r2, [pc, #144]	; (80048dc <LL_TIM_Init+0x124>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d00b      	beq.n	8004866 <LL_TIM_Init+0xae>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a23      	ldr	r2, [pc, #140]	; (80048e0 <LL_TIM_Init+0x128>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d007      	beq.n	8004866 <LL_TIM_Init+0xae>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a22      	ldr	r2, [pc, #136]	; (80048e4 <LL_TIM_Init+0x12c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d003      	beq.n	8004866 <LL_TIM_Init+0xae>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a21      	ldr	r2, [pc, #132]	; (80048e8 <LL_TIM_Init+0x130>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d106      	bne.n	8004874 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	4619      	mov	r1, r3
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7ff ff35 	bl	80046f0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	4619      	mov	r1, r3
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7ff ff21 	bl	80046d4 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a0a      	ldr	r2, [pc, #40]	; (80048c0 <LL_TIM_Init+0x108>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d003      	beq.n	80048a2 <LL_TIM_Init+0xea>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a0c      	ldr	r2, [pc, #48]	; (80048d0 <LL_TIM_Init+0x118>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d105      	bne.n	80048ae <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	4619      	mov	r1, r3
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f7ff ff2f 	bl	800470c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f7ff ff72 	bl	8004798 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	40010000 	.word	0x40010000
 80048c4:	40000400 	.word	0x40000400
 80048c8:	40000800 	.word	0x40000800
 80048cc:	40000c00 	.word	0x40000c00
 80048d0:	40010400 	.word	0x40010400
 80048d4:	40014000 	.word	0x40014000
 80048d8:	40014400 	.word	0x40014400
 80048dc:	40014800 	.word	0x40014800
 80048e0:	40001800 	.word	0x40001800
 80048e4:	40001c00 	.word	0x40001c00
 80048e8:	40002000 	.word	0x40002000

080048ec <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004902:	d027      	beq.n	8004954 <LL_TIM_OC_Init+0x68>
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490a:	d82a      	bhi.n	8004962 <LL_TIM_OC_Init+0x76>
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004912:	d018      	beq.n	8004946 <LL_TIM_OC_Init+0x5a>
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800491a:	d822      	bhi.n	8004962 <LL_TIM_OC_Init+0x76>
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d003      	beq.n	800492a <LL_TIM_OC_Init+0x3e>
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b10      	cmp	r3, #16
 8004926:	d007      	beq.n	8004938 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004928:	e01b      	b.n	8004962 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800492a:	6879      	ldr	r1, [r7, #4]
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 f81f 	bl	8004970 <OC1Config>
 8004932:	4603      	mov	r3, r0
 8004934:	75fb      	strb	r3, [r7, #23]
      break;
 8004936:	e015      	b.n	8004964 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 f884 	bl	8004a48 <OC2Config>
 8004940:	4603      	mov	r3, r0
 8004942:	75fb      	strb	r3, [r7, #23]
      break;
 8004944:	e00e      	b.n	8004964 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 f8ed 	bl	8004b28 <OC3Config>
 800494e:	4603      	mov	r3, r0
 8004950:	75fb      	strb	r3, [r7, #23]
      break;
 8004952:	e007      	b.n	8004964 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 f956 	bl	8004c08 <OC4Config>
 800495c:	4603      	mov	r3, r0
 800495e:	75fb      	strb	r3, [r7, #23]
      break;
 8004960:	e000      	b.n	8004964 <LL_TIM_OC_Init+0x78>
      break;
 8004962:	bf00      	nop
  }

  return result;
 8004964:	7dfb      	ldrb	r3, [r7, #23]
}
 8004966:	4618      	mov	r0, r3
 8004968:	3718      	adds	r7, #24
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	f023 0201 	bic.w	r2, r3, #1
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0303 	bic.w	r3, r3, #3
 800499e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f023 0202 	bic.w	r2, r3, #2
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f023 0201 	bic.w	r2, r3, #1
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a1c      	ldr	r2, [pc, #112]	; (8004a40 <OC1Config+0xd0>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d003      	beq.n	80049da <OC1Config+0x6a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a1b      	ldr	r2, [pc, #108]	; (8004a44 <OC1Config+0xd4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d11e      	bne.n	8004a18 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f023 0208 	bic.w	r2, r3, #8
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f023 0204 	bic.w	r2, r3, #4
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4313      	orrs	r3, r2
 80049f8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	4313      	orrs	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	4619      	mov	r1, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7ff fe7c 	bl	8004728 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3718      	adds	r7, #24
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	40010000 	.word	0x40010000
 8004a44:	40010400 	.word	0x40010400

08004a48 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f023 0210 	bic.w	r2, r3, #16
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	021b      	lsls	r3, r3, #8
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f023 0220 	bic.w	r2, r3, #32
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	4313      	orrs	r3, r2
 8004a96:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0210 	bic.w	r2, r3, #16
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a1d      	ldr	r2, [pc, #116]	; (8004b20 <OC2Config+0xd8>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <OC2Config+0x70>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a1c      	ldr	r2, [pc, #112]	; (8004b24 <OC2Config+0xdc>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d11f      	bne.n	8004af8 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	019b      	lsls	r3, r3, #6
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	019b      	lsls	r3, r3, #6
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	4313      	orrs	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	4619      	mov	r1, r3
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f7ff fe1a 	bl	8004744 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40010000 	.word	0x40010000
 8004b24:	40010400 	.word	0x40010400

08004b28 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f023 0303 	bic.w	r3, r3, #3
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	021b      	lsls	r3, r3, #8
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	021b      	lsls	r3, r3, #8
 8004b82:	4313      	orrs	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a1d      	ldr	r2, [pc, #116]	; (8004c00 <OC3Config+0xd8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d003      	beq.n	8004b96 <OC3Config+0x6e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a1c      	ldr	r2, [pc, #112]	; (8004c04 <OC3Config+0xdc>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d11f      	bne.n	8004bd6 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	029b      	lsls	r3, r3, #10
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	029b      	lsls	r3, r3, #10
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	015b      	lsls	r3, r3, #5
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	4619      	mov	r1, r3
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff fdb9 	bl	8004760 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	697a      	ldr	r2, [r7, #20]
 8004bf2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	40010000 	.word	0x40010000
 8004c04:	40010400 	.word	0x40010400

08004c08 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	021b      	lsls	r3, r3, #8
 8004c44:	4313      	orrs	r3, r2
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	031b      	lsls	r3, r3, #12
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	031b      	lsls	r3, r3, #12
 8004c64:	4313      	orrs	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a11      	ldr	r2, [pc, #68]	; (8004cb0 <OC4Config+0xa8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d003      	beq.n	8004c78 <OC4Config+0x70>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a10      	ldr	r2, [pc, #64]	; (8004cb4 <OC4Config+0xac>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d107      	bne.n	8004c88 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	019b      	lsls	r3, r3, #6
 8004c84:	4313      	orrs	r3, r2
 8004c86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	4619      	mov	r1, r3
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7ff fd6e 	bl	800477c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40010000 	.word	0x40010000
 8004cb4:	40010400 	.word	0x40010400

08004cb8 <LL_USART_IsEnabled>:
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ccc:	bf0c      	ite	eq
 8004cce:	2301      	moveq	r3, #1
 8004cd0:	2300      	movne	r3, #0
 8004cd2:	b2db      	uxtb	r3, r3
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <LL_USART_SetStopBitsLength>:
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	611a      	str	r2, [r3, #16]
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr

08004d06 <LL_USART_SetHWFlowCtrl>:
{
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
 8004d0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	615a      	str	r2, [r3, #20]
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <LL_USART_SetBaudRate>:
{
 8004d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d30:	b0c0      	sub	sp, #256	; 0x100
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d38:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8004d3c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004d40:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d4c:	f040 810c 	bne.w	8004f68 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004d50:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d54:	2200      	movs	r2, #0
 8004d56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d5a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d62:	4622      	mov	r2, r4
 8004d64:	462b      	mov	r3, r5
 8004d66:	1891      	adds	r1, r2, r2
 8004d68:	6639      	str	r1, [r7, #96]	; 0x60
 8004d6a:	415b      	adcs	r3, r3
 8004d6c:	667b      	str	r3, [r7, #100]	; 0x64
 8004d6e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004d72:	4621      	mov	r1, r4
 8004d74:	eb12 0801 	adds.w	r8, r2, r1
 8004d78:	4629      	mov	r1, r5
 8004d7a:	eb43 0901 	adc.w	r9, r3, r1
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d92:	4690      	mov	r8, r2
 8004d94:	4699      	mov	r9, r3
 8004d96:	4623      	mov	r3, r4
 8004d98:	eb18 0303 	adds.w	r3, r8, r3
 8004d9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004da0:	462b      	mov	r3, r5
 8004da2:	eb49 0303 	adc.w	r3, r9, r3
 8004da6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004daa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004dae:	2200      	movs	r2, #0
 8004db0:	469a      	mov	sl, r3
 8004db2:	4693      	mov	fp, r2
 8004db4:	eb1a 030a 	adds.w	r3, sl, sl
 8004db8:	65bb      	str	r3, [r7, #88]	; 0x58
 8004dba:	eb4b 030b 	adc.w	r3, fp, fp
 8004dbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004dc0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004dc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004dc8:	f7fb feee 	bl	8000ba8 <__aeabi_uldivmod>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	460b      	mov	r3, r1
 8004dd0:	4b64      	ldr	r3, [pc, #400]	; (8004f64 <LL_USART_SetBaudRate+0x238>)
 8004dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8004dd6:	095b      	lsrs	r3, r3, #5
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	b29c      	uxth	r4, r3
 8004dde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004de8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004dec:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004df0:	4642      	mov	r2, r8
 8004df2:	464b      	mov	r3, r9
 8004df4:	1891      	adds	r1, r2, r2
 8004df6:	6539      	str	r1, [r7, #80]	; 0x50
 8004df8:	415b      	adcs	r3, r3
 8004dfa:	657b      	str	r3, [r7, #84]	; 0x54
 8004dfc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004e00:	4641      	mov	r1, r8
 8004e02:	1851      	adds	r1, r2, r1
 8004e04:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e06:	4649      	mov	r1, r9
 8004e08:	414b      	adcs	r3, r1
 8004e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e0c:	f04f 0200 	mov.w	r2, #0
 8004e10:	f04f 0300 	mov.w	r3, #0
 8004e14:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8004e18:	4659      	mov	r1, fp
 8004e1a:	00cb      	lsls	r3, r1, #3
 8004e1c:	4651      	mov	r1, sl
 8004e1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e22:	4651      	mov	r1, sl
 8004e24:	00ca      	lsls	r2, r1, #3
 8004e26:	4610      	mov	r0, r2
 8004e28:	4619      	mov	r1, r3
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	4642      	mov	r2, r8
 8004e2e:	189b      	adds	r3, r3, r2
 8004e30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e34:	464b      	mov	r3, r9
 8004e36:	460a      	mov	r2, r1
 8004e38:	eb42 0303 	adc.w	r3, r2, r3
 8004e3c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004e40:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004e44:	2200      	movs	r2, #0
 8004e46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e4a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004e4e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004e52:	460b      	mov	r3, r1
 8004e54:	18db      	adds	r3, r3, r3
 8004e56:	643b      	str	r3, [r7, #64]	; 0x40
 8004e58:	4613      	mov	r3, r2
 8004e5a:	eb42 0303 	adc.w	r3, r2, r3
 8004e5e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e60:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e64:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004e68:	f7fb fe9e 	bl	8000ba8 <__aeabi_uldivmod>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4611      	mov	r1, r2
 8004e72:	4b3c      	ldr	r3, [pc, #240]	; (8004f64 <LL_USART_SetBaudRate+0x238>)
 8004e74:	fba3 2301 	umull	r2, r3, r3, r1
 8004e78:	095b      	lsrs	r3, r3, #5
 8004e7a:	2264      	movs	r2, #100	; 0x64
 8004e7c:	fb02 f303 	mul.w	r3, r2, r3
 8004e80:	1acb      	subs	r3, r1, r3
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e88:	4b36      	ldr	r3, [pc, #216]	; (8004f64 <LL_USART_SetBaudRate+0x238>)
 8004e8a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e8e:	095b      	lsrs	r3, r3, #5
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	4423      	add	r3, r4
 8004e9e:	b29c      	uxth	r4, r3
 8004ea0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004eaa:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004eae:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004eb2:	4642      	mov	r2, r8
 8004eb4:	464b      	mov	r3, r9
 8004eb6:	1891      	adds	r1, r2, r2
 8004eb8:	63b9      	str	r1, [r7, #56]	; 0x38
 8004eba:	415b      	adcs	r3, r3
 8004ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ebe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ec2:	4641      	mov	r1, r8
 8004ec4:	1851      	adds	r1, r2, r1
 8004ec6:	6339      	str	r1, [r7, #48]	; 0x30
 8004ec8:	4649      	mov	r1, r9
 8004eca:	414b      	adcs	r3, r1
 8004ecc:	637b      	str	r3, [r7, #52]	; 0x34
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	f04f 0300 	mov.w	r3, #0
 8004ed6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004eda:	4659      	mov	r1, fp
 8004edc:	00cb      	lsls	r3, r1, #3
 8004ede:	4651      	mov	r1, sl
 8004ee0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ee4:	4651      	mov	r1, sl
 8004ee6:	00ca      	lsls	r2, r1, #3
 8004ee8:	4610      	mov	r0, r2
 8004eea:	4619      	mov	r1, r3
 8004eec:	4603      	mov	r3, r0
 8004eee:	4642      	mov	r2, r8
 8004ef0:	189b      	adds	r3, r3, r2
 8004ef2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ef6:	464b      	mov	r3, r9
 8004ef8:	460a      	mov	r2, r1
 8004efa:	eb42 0303 	adc.w	r3, r2, r3
 8004efe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004f02:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f0c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004f10:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004f14:	460b      	mov	r3, r1
 8004f16:	18db      	adds	r3, r3, r3
 8004f18:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	eb42 0303 	adc.w	r3, r2, r3
 8004f20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f26:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004f2a:	f7fb fe3d 	bl	8000ba8 <__aeabi_uldivmod>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	460b      	mov	r3, r1
 8004f32:	4b0c      	ldr	r3, [pc, #48]	; (8004f64 <LL_USART_SetBaudRate+0x238>)
 8004f34:	fba3 1302 	umull	r1, r3, r3, r2
 8004f38:	095b      	lsrs	r3, r3, #5
 8004f3a:	2164      	movs	r1, #100	; 0x64
 8004f3c:	fb01 f303 	mul.w	r3, r1, r3
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	3332      	adds	r3, #50	; 0x32
 8004f46:	4a07      	ldr	r2, [pc, #28]	; (8004f64 <LL_USART_SetBaudRate+0x238>)
 8004f48:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4c:	095b      	lsrs	r3, r3, #5
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	4423      	add	r3, r4
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f60:	609a      	str	r2, [r3, #8]
}
 8004f62:	e107      	b.n	8005174 <LL_USART_SetBaudRate+0x448>
 8004f64:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004f68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f72:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f76:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004f7a:	4642      	mov	r2, r8
 8004f7c:	464b      	mov	r3, r9
 8004f7e:	1891      	adds	r1, r2, r2
 8004f80:	6239      	str	r1, [r7, #32]
 8004f82:	415b      	adcs	r3, r3
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
 8004f86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f8a:	4641      	mov	r1, r8
 8004f8c:	1854      	adds	r4, r2, r1
 8004f8e:	4649      	mov	r1, r9
 8004f90:	eb43 0501 	adc.w	r5, r3, r1
 8004f94:	f04f 0200 	mov.w	r2, #0
 8004f98:	f04f 0300 	mov.w	r3, #0
 8004f9c:	00eb      	lsls	r3, r5, #3
 8004f9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fa2:	00e2      	lsls	r2, r4, #3
 8004fa4:	4614      	mov	r4, r2
 8004fa6:	461d      	mov	r5, r3
 8004fa8:	4643      	mov	r3, r8
 8004faa:	18e3      	adds	r3, r4, r3
 8004fac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004fb0:	464b      	mov	r3, r9
 8004fb2:	eb45 0303 	adc.w	r3, r5, r3
 8004fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004fba:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fc4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	f04f 0300 	mov.w	r3, #0
 8004fd0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	008b      	lsls	r3, r1, #2
 8004fd8:	4621      	mov	r1, r4
 8004fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fde:	4621      	mov	r1, r4
 8004fe0:	008a      	lsls	r2, r1, #2
 8004fe2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004fe6:	f7fb fddf 	bl	8000ba8 <__aeabi_uldivmod>
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	4b64      	ldr	r3, [pc, #400]	; (8005180 <LL_USART_SetBaudRate+0x454>)
 8004ff0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ff4:	095b      	lsrs	r3, r3, #5
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	b29c      	uxth	r4, r3
 8004ffc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005000:	2200      	movs	r2, #0
 8005002:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005006:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800500a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800500e:	4642      	mov	r2, r8
 8005010:	464b      	mov	r3, r9
 8005012:	1891      	adds	r1, r2, r2
 8005014:	61b9      	str	r1, [r7, #24]
 8005016:	415b      	adcs	r3, r3
 8005018:	61fb      	str	r3, [r7, #28]
 800501a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800501e:	4641      	mov	r1, r8
 8005020:	1851      	adds	r1, r2, r1
 8005022:	6139      	str	r1, [r7, #16]
 8005024:	4649      	mov	r1, r9
 8005026:	414b      	adcs	r3, r1
 8005028:	617b      	str	r3, [r7, #20]
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005036:	4659      	mov	r1, fp
 8005038:	00cb      	lsls	r3, r1, #3
 800503a:	4651      	mov	r1, sl
 800503c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005040:	4651      	mov	r1, sl
 8005042:	00ca      	lsls	r2, r1, #3
 8005044:	4610      	mov	r0, r2
 8005046:	4619      	mov	r1, r3
 8005048:	4603      	mov	r3, r0
 800504a:	4642      	mov	r2, r8
 800504c:	189b      	adds	r3, r3, r2
 800504e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005052:	464b      	mov	r3, r9
 8005054:	460a      	mov	r2, r1
 8005056:	eb42 0303 	adc.w	r3, r2, r3
 800505a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800505e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005062:	2200      	movs	r2, #0
 8005064:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005068:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8005078:	4649      	mov	r1, r9
 800507a:	008b      	lsls	r3, r1, #2
 800507c:	4641      	mov	r1, r8
 800507e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005082:	4641      	mov	r1, r8
 8005084:	008a      	lsls	r2, r1, #2
 8005086:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800508a:	f7fb fd8d 	bl	8000ba8 <__aeabi_uldivmod>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4b3b      	ldr	r3, [pc, #236]	; (8005180 <LL_USART_SetBaudRate+0x454>)
 8005094:	fba3 1302 	umull	r1, r3, r3, r2
 8005098:	095b      	lsrs	r3, r3, #5
 800509a:	2164      	movs	r1, #100	; 0x64
 800509c:	fb01 f303 	mul.w	r3, r1, r3
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	3332      	adds	r3, #50	; 0x32
 80050a6:	4a36      	ldr	r2, [pc, #216]	; (8005180 <LL_USART_SetBaudRate+0x454>)
 80050a8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ac:	095b      	lsrs	r3, r3, #5
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	4423      	add	r3, r4
 80050b8:	b29c      	uxth	r4, r3
 80050ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80050be:	2200      	movs	r2, #0
 80050c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80050c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80050c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	1891      	adds	r1, r2, r2
 80050ce:	60b9      	str	r1, [r7, #8]
 80050d0:	415b      	adcs	r3, r3
 80050d2:	60fb      	str	r3, [r7, #12]
 80050d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050d8:	4641      	mov	r1, r8
 80050da:	1851      	adds	r1, r2, r1
 80050dc:	6039      	str	r1, [r7, #0]
 80050de:	4649      	mov	r1, r9
 80050e0:	414b      	adcs	r3, r1
 80050e2:	607b      	str	r3, [r7, #4]
 80050e4:	f04f 0200 	mov.w	r2, #0
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050f0:	4659      	mov	r1, fp
 80050f2:	00cb      	lsls	r3, r1, #3
 80050f4:	4651      	mov	r1, sl
 80050f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050fa:	4651      	mov	r1, sl
 80050fc:	00ca      	lsls	r2, r1, #3
 80050fe:	4610      	mov	r0, r2
 8005100:	4619      	mov	r1, r3
 8005102:	4603      	mov	r3, r0
 8005104:	4642      	mov	r2, r8
 8005106:	189b      	adds	r3, r3, r2
 8005108:	673b      	str	r3, [r7, #112]	; 0x70
 800510a:	464b      	mov	r3, r9
 800510c:	460a      	mov	r2, r1
 800510e:	eb42 0303 	adc.w	r3, r2, r3
 8005112:	677b      	str	r3, [r7, #116]	; 0x74
 8005114:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005118:	2200      	movs	r2, #0
 800511a:	66bb      	str	r3, [r7, #104]	; 0x68
 800511c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800511e:	f04f 0200 	mov.w	r2, #0
 8005122:	f04f 0300 	mov.w	r3, #0
 8005126:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800512a:	4649      	mov	r1, r9
 800512c:	008b      	lsls	r3, r1, #2
 800512e:	4641      	mov	r1, r8
 8005130:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005134:	4641      	mov	r1, r8
 8005136:	008a      	lsls	r2, r1, #2
 8005138:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800513c:	f7fb fd34 	bl	8000ba8 <__aeabi_uldivmod>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4b0e      	ldr	r3, [pc, #56]	; (8005180 <LL_USART_SetBaudRate+0x454>)
 8005146:	fba3 1302 	umull	r1, r3, r3, r2
 800514a:	095b      	lsrs	r3, r3, #5
 800514c:	2164      	movs	r1, #100	; 0x64
 800514e:	fb01 f303 	mul.w	r3, r1, r3
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	3332      	adds	r3, #50	; 0x32
 8005158:	4a09      	ldr	r2, [pc, #36]	; (8005180 <LL_USART_SetBaudRate+0x454>)
 800515a:	fba2 2303 	umull	r2, r3, r2, r3
 800515e:	095b      	lsrs	r3, r3, #5
 8005160:	b29b      	uxth	r3, r3
 8005162:	f003 030f 	and.w	r3, r3, #15
 8005166:	b29b      	uxth	r3, r3
 8005168:	4423      	add	r3, r4
 800516a:	b29b      	uxth	r3, r3
 800516c:	461a      	mov	r2, r3
 800516e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005172:	609a      	str	r2, [r3, #8]
}
 8005174:	bf00      	nop
 8005176:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800517a:	46bd      	mov	sp, r7
 800517c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005180:	51eb851f 	.word	0x51eb851f

08005184 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005192:	2300      	movs	r3, #0
 8005194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7ff fd8e 	bl	8004cb8 <LL_USART_IsEnabled>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d15e      	bne.n	8005260 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80051aa:	f023 030c 	bic.w	r3, r3, #12
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	6851      	ldr	r1, [r2, #4]
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	68d2      	ldr	r2, [r2, #12]
 80051b6:	4311      	orrs	r1, r2
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	6912      	ldr	r2, [r2, #16]
 80051bc:	4311      	orrs	r1, r2
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	6992      	ldr	r2, [r2, #24]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	431a      	orrs	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	4619      	mov	r1, r3
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f7ff fd85 	bl	8004ce0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	4619      	mov	r1, r3
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f7ff fd92 	bl	8004d06 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80051e2:	f107 0308 	add.w	r3, r7, #8
 80051e6:	4618      	mov	r0, r3
 80051e8:	f7ff f9aa 	bl	8004540 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a1f      	ldr	r2, [pc, #124]	; (800526c <LL_USART_Init+0xe8>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d102      	bne.n	80051fa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e021      	b.n	800523e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a1c      	ldr	r2, [pc, #112]	; (8005270 <LL_USART_Init+0xec>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d102      	bne.n	8005208 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	61bb      	str	r3, [r7, #24]
 8005206:	e01a      	b.n	800523e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a1a      	ldr	r2, [pc, #104]	; (8005274 <LL_USART_Init+0xf0>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d102      	bne.n	8005216 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	61bb      	str	r3, [r7, #24]
 8005214:	e013      	b.n	800523e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a17      	ldr	r2, [pc, #92]	; (8005278 <LL_USART_Init+0xf4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d102      	bne.n	8005224 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	61bb      	str	r3, [r7, #24]
 8005222:	e00c      	b.n	800523e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a15      	ldr	r2, [pc, #84]	; (800527c <LL_USART_Init+0xf8>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d102      	bne.n	8005232 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	61bb      	str	r3, [r7, #24]
 8005230:	e005      	b.n	800523e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a12      	ldr	r2, [pc, #72]	; (8005280 <LL_USART_Init+0xfc>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d101      	bne.n	800523e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00d      	beq.n	8005260 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d009      	beq.n	8005260 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800524c:	2300      	movs	r3, #0
 800524e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	699a      	ldr	r2, [r3, #24]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	69b9      	ldr	r1, [r7, #24]
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7ff fd66 	bl	8004d2c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005260:	7ffb      	ldrb	r3, [r7, #31]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3720      	adds	r7, #32
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	40011000 	.word	0x40011000
 8005270:	40004400 	.word	0x40004400
 8005274:	40004800 	.word	0x40004800
 8005278:	40011400 	.word	0x40011400
 800527c:	40004c00 	.word	0x40004c00
 8005280:	40005000 	.word	0x40005000

08005284 <__errno>:
 8005284:	4b01      	ldr	r3, [pc, #4]	; (800528c <__errno+0x8>)
 8005286:	6818      	ldr	r0, [r3, #0]
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	2000000c 	.word	0x2000000c

08005290 <__libc_init_array>:
 8005290:	b570      	push	{r4, r5, r6, lr}
 8005292:	4d0d      	ldr	r5, [pc, #52]	; (80052c8 <__libc_init_array+0x38>)
 8005294:	4c0d      	ldr	r4, [pc, #52]	; (80052cc <__libc_init_array+0x3c>)
 8005296:	1b64      	subs	r4, r4, r5
 8005298:	10a4      	asrs	r4, r4, #2
 800529a:	2600      	movs	r6, #0
 800529c:	42a6      	cmp	r6, r4
 800529e:	d109      	bne.n	80052b4 <__libc_init_array+0x24>
 80052a0:	4d0b      	ldr	r5, [pc, #44]	; (80052d0 <__libc_init_array+0x40>)
 80052a2:	4c0c      	ldr	r4, [pc, #48]	; (80052d4 <__libc_init_array+0x44>)
 80052a4:	f002 fd38 	bl	8007d18 <_init>
 80052a8:	1b64      	subs	r4, r4, r5
 80052aa:	10a4      	asrs	r4, r4, #2
 80052ac:	2600      	movs	r6, #0
 80052ae:	42a6      	cmp	r6, r4
 80052b0:	d105      	bne.n	80052be <__libc_init_array+0x2e>
 80052b2:	bd70      	pop	{r4, r5, r6, pc}
 80052b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052b8:	4798      	blx	r3
 80052ba:	3601      	adds	r6, #1
 80052bc:	e7ee      	b.n	800529c <__libc_init_array+0xc>
 80052be:	f855 3b04 	ldr.w	r3, [r5], #4
 80052c2:	4798      	blx	r3
 80052c4:	3601      	adds	r6, #1
 80052c6:	e7f2      	b.n	80052ae <__libc_init_array+0x1e>
 80052c8:	0800818c 	.word	0x0800818c
 80052cc:	0800818c 	.word	0x0800818c
 80052d0:	0800818c 	.word	0x0800818c
 80052d4:	08008190 	.word	0x08008190

080052d8 <memset>:
 80052d8:	4402      	add	r2, r0
 80052da:	4603      	mov	r3, r0
 80052dc:	4293      	cmp	r3, r2
 80052de:	d100      	bne.n	80052e2 <memset+0xa>
 80052e0:	4770      	bx	lr
 80052e2:	f803 1b01 	strb.w	r1, [r3], #1
 80052e6:	e7f9      	b.n	80052dc <memset+0x4>

080052e8 <__cvt>:
 80052e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052ec:	ec55 4b10 	vmov	r4, r5, d0
 80052f0:	2d00      	cmp	r5, #0
 80052f2:	460e      	mov	r6, r1
 80052f4:	4619      	mov	r1, r3
 80052f6:	462b      	mov	r3, r5
 80052f8:	bfbb      	ittet	lt
 80052fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80052fe:	461d      	movlt	r5, r3
 8005300:	2300      	movge	r3, #0
 8005302:	232d      	movlt	r3, #45	; 0x2d
 8005304:	700b      	strb	r3, [r1, #0]
 8005306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005308:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800530c:	4691      	mov	r9, r2
 800530e:	f023 0820 	bic.w	r8, r3, #32
 8005312:	bfbc      	itt	lt
 8005314:	4622      	movlt	r2, r4
 8005316:	4614      	movlt	r4, r2
 8005318:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800531c:	d005      	beq.n	800532a <__cvt+0x42>
 800531e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005322:	d100      	bne.n	8005326 <__cvt+0x3e>
 8005324:	3601      	adds	r6, #1
 8005326:	2102      	movs	r1, #2
 8005328:	e000      	b.n	800532c <__cvt+0x44>
 800532a:	2103      	movs	r1, #3
 800532c:	ab03      	add	r3, sp, #12
 800532e:	9301      	str	r3, [sp, #4]
 8005330:	ab02      	add	r3, sp, #8
 8005332:	9300      	str	r3, [sp, #0]
 8005334:	ec45 4b10 	vmov	d0, r4, r5
 8005338:	4653      	mov	r3, sl
 800533a:	4632      	mov	r2, r6
 800533c:	f000 fccc 	bl	8005cd8 <_dtoa_r>
 8005340:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005344:	4607      	mov	r7, r0
 8005346:	d102      	bne.n	800534e <__cvt+0x66>
 8005348:	f019 0f01 	tst.w	r9, #1
 800534c:	d022      	beq.n	8005394 <__cvt+0xac>
 800534e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005352:	eb07 0906 	add.w	r9, r7, r6
 8005356:	d110      	bne.n	800537a <__cvt+0x92>
 8005358:	783b      	ldrb	r3, [r7, #0]
 800535a:	2b30      	cmp	r3, #48	; 0x30
 800535c:	d10a      	bne.n	8005374 <__cvt+0x8c>
 800535e:	2200      	movs	r2, #0
 8005360:	2300      	movs	r3, #0
 8005362:	4620      	mov	r0, r4
 8005364:	4629      	mov	r1, r5
 8005366:	f7fb fbaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800536a:	b918      	cbnz	r0, 8005374 <__cvt+0x8c>
 800536c:	f1c6 0601 	rsb	r6, r6, #1
 8005370:	f8ca 6000 	str.w	r6, [sl]
 8005374:	f8da 3000 	ldr.w	r3, [sl]
 8005378:	4499      	add	r9, r3
 800537a:	2200      	movs	r2, #0
 800537c:	2300      	movs	r3, #0
 800537e:	4620      	mov	r0, r4
 8005380:	4629      	mov	r1, r5
 8005382:	f7fb fba1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005386:	b108      	cbz	r0, 800538c <__cvt+0xa4>
 8005388:	f8cd 900c 	str.w	r9, [sp, #12]
 800538c:	2230      	movs	r2, #48	; 0x30
 800538e:	9b03      	ldr	r3, [sp, #12]
 8005390:	454b      	cmp	r3, r9
 8005392:	d307      	bcc.n	80053a4 <__cvt+0xbc>
 8005394:	9b03      	ldr	r3, [sp, #12]
 8005396:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005398:	1bdb      	subs	r3, r3, r7
 800539a:	4638      	mov	r0, r7
 800539c:	6013      	str	r3, [r2, #0]
 800539e:	b004      	add	sp, #16
 80053a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053a4:	1c59      	adds	r1, r3, #1
 80053a6:	9103      	str	r1, [sp, #12]
 80053a8:	701a      	strb	r2, [r3, #0]
 80053aa:	e7f0      	b.n	800538e <__cvt+0xa6>

080053ac <__exponent>:
 80053ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053ae:	4603      	mov	r3, r0
 80053b0:	2900      	cmp	r1, #0
 80053b2:	bfb8      	it	lt
 80053b4:	4249      	neglt	r1, r1
 80053b6:	f803 2b02 	strb.w	r2, [r3], #2
 80053ba:	bfb4      	ite	lt
 80053bc:	222d      	movlt	r2, #45	; 0x2d
 80053be:	222b      	movge	r2, #43	; 0x2b
 80053c0:	2909      	cmp	r1, #9
 80053c2:	7042      	strb	r2, [r0, #1]
 80053c4:	dd2a      	ble.n	800541c <__exponent+0x70>
 80053c6:	f10d 0407 	add.w	r4, sp, #7
 80053ca:	46a4      	mov	ip, r4
 80053cc:	270a      	movs	r7, #10
 80053ce:	46a6      	mov	lr, r4
 80053d0:	460a      	mov	r2, r1
 80053d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80053d6:	fb07 1516 	mls	r5, r7, r6, r1
 80053da:	3530      	adds	r5, #48	; 0x30
 80053dc:	2a63      	cmp	r2, #99	; 0x63
 80053de:	f104 34ff 	add.w	r4, r4, #4294967295
 80053e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80053e6:	4631      	mov	r1, r6
 80053e8:	dcf1      	bgt.n	80053ce <__exponent+0x22>
 80053ea:	3130      	adds	r1, #48	; 0x30
 80053ec:	f1ae 0502 	sub.w	r5, lr, #2
 80053f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80053f4:	1c44      	adds	r4, r0, #1
 80053f6:	4629      	mov	r1, r5
 80053f8:	4561      	cmp	r1, ip
 80053fa:	d30a      	bcc.n	8005412 <__exponent+0x66>
 80053fc:	f10d 0209 	add.w	r2, sp, #9
 8005400:	eba2 020e 	sub.w	r2, r2, lr
 8005404:	4565      	cmp	r5, ip
 8005406:	bf88      	it	hi
 8005408:	2200      	movhi	r2, #0
 800540a:	4413      	add	r3, r2
 800540c:	1a18      	subs	r0, r3, r0
 800540e:	b003      	add	sp, #12
 8005410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005412:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005416:	f804 2f01 	strb.w	r2, [r4, #1]!
 800541a:	e7ed      	b.n	80053f8 <__exponent+0x4c>
 800541c:	2330      	movs	r3, #48	; 0x30
 800541e:	3130      	adds	r1, #48	; 0x30
 8005420:	7083      	strb	r3, [r0, #2]
 8005422:	70c1      	strb	r1, [r0, #3]
 8005424:	1d03      	adds	r3, r0, #4
 8005426:	e7f1      	b.n	800540c <__exponent+0x60>

08005428 <_printf_float>:
 8005428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800542c:	ed2d 8b02 	vpush	{d8}
 8005430:	b08d      	sub	sp, #52	; 0x34
 8005432:	460c      	mov	r4, r1
 8005434:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005438:	4616      	mov	r6, r2
 800543a:	461f      	mov	r7, r3
 800543c:	4605      	mov	r5, r0
 800543e:	f001 fa39 	bl	80068b4 <_localeconv_r>
 8005442:	f8d0 a000 	ldr.w	sl, [r0]
 8005446:	4650      	mov	r0, sl
 8005448:	f7fa fec2 	bl	80001d0 <strlen>
 800544c:	2300      	movs	r3, #0
 800544e:	930a      	str	r3, [sp, #40]	; 0x28
 8005450:	6823      	ldr	r3, [r4, #0]
 8005452:	9305      	str	r3, [sp, #20]
 8005454:	f8d8 3000 	ldr.w	r3, [r8]
 8005458:	f894 b018 	ldrb.w	fp, [r4, #24]
 800545c:	3307      	adds	r3, #7
 800545e:	f023 0307 	bic.w	r3, r3, #7
 8005462:	f103 0208 	add.w	r2, r3, #8
 8005466:	f8c8 2000 	str.w	r2, [r8]
 800546a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005472:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005476:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800547a:	9307      	str	r3, [sp, #28]
 800547c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005480:	ee08 0a10 	vmov	s16, r0
 8005484:	4b9f      	ldr	r3, [pc, #636]	; (8005704 <_printf_float+0x2dc>)
 8005486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800548a:	f04f 32ff 	mov.w	r2, #4294967295
 800548e:	f7fb fb4d 	bl	8000b2c <__aeabi_dcmpun>
 8005492:	bb88      	cbnz	r0, 80054f8 <_printf_float+0xd0>
 8005494:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005498:	4b9a      	ldr	r3, [pc, #616]	; (8005704 <_printf_float+0x2dc>)
 800549a:	f04f 32ff 	mov.w	r2, #4294967295
 800549e:	f7fb fb27 	bl	8000af0 <__aeabi_dcmple>
 80054a2:	bb48      	cbnz	r0, 80054f8 <_printf_float+0xd0>
 80054a4:	2200      	movs	r2, #0
 80054a6:	2300      	movs	r3, #0
 80054a8:	4640      	mov	r0, r8
 80054aa:	4649      	mov	r1, r9
 80054ac:	f7fb fb16 	bl	8000adc <__aeabi_dcmplt>
 80054b0:	b110      	cbz	r0, 80054b8 <_printf_float+0x90>
 80054b2:	232d      	movs	r3, #45	; 0x2d
 80054b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054b8:	4b93      	ldr	r3, [pc, #588]	; (8005708 <_printf_float+0x2e0>)
 80054ba:	4894      	ldr	r0, [pc, #592]	; (800570c <_printf_float+0x2e4>)
 80054bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80054c0:	bf94      	ite	ls
 80054c2:	4698      	movls	r8, r3
 80054c4:	4680      	movhi	r8, r0
 80054c6:	2303      	movs	r3, #3
 80054c8:	6123      	str	r3, [r4, #16]
 80054ca:	9b05      	ldr	r3, [sp, #20]
 80054cc:	f023 0204 	bic.w	r2, r3, #4
 80054d0:	6022      	str	r2, [r4, #0]
 80054d2:	f04f 0900 	mov.w	r9, #0
 80054d6:	9700      	str	r7, [sp, #0]
 80054d8:	4633      	mov	r3, r6
 80054da:	aa0b      	add	r2, sp, #44	; 0x2c
 80054dc:	4621      	mov	r1, r4
 80054de:	4628      	mov	r0, r5
 80054e0:	f000 f9d8 	bl	8005894 <_printf_common>
 80054e4:	3001      	adds	r0, #1
 80054e6:	f040 8090 	bne.w	800560a <_printf_float+0x1e2>
 80054ea:	f04f 30ff 	mov.w	r0, #4294967295
 80054ee:	b00d      	add	sp, #52	; 0x34
 80054f0:	ecbd 8b02 	vpop	{d8}
 80054f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054f8:	4642      	mov	r2, r8
 80054fa:	464b      	mov	r3, r9
 80054fc:	4640      	mov	r0, r8
 80054fe:	4649      	mov	r1, r9
 8005500:	f7fb fb14 	bl	8000b2c <__aeabi_dcmpun>
 8005504:	b140      	cbz	r0, 8005518 <_printf_float+0xf0>
 8005506:	464b      	mov	r3, r9
 8005508:	2b00      	cmp	r3, #0
 800550a:	bfbc      	itt	lt
 800550c:	232d      	movlt	r3, #45	; 0x2d
 800550e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005512:	487f      	ldr	r0, [pc, #508]	; (8005710 <_printf_float+0x2e8>)
 8005514:	4b7f      	ldr	r3, [pc, #508]	; (8005714 <_printf_float+0x2ec>)
 8005516:	e7d1      	b.n	80054bc <_printf_float+0x94>
 8005518:	6863      	ldr	r3, [r4, #4]
 800551a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800551e:	9206      	str	r2, [sp, #24]
 8005520:	1c5a      	adds	r2, r3, #1
 8005522:	d13f      	bne.n	80055a4 <_printf_float+0x17c>
 8005524:	2306      	movs	r3, #6
 8005526:	6063      	str	r3, [r4, #4]
 8005528:	9b05      	ldr	r3, [sp, #20]
 800552a:	6861      	ldr	r1, [r4, #4]
 800552c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005530:	2300      	movs	r3, #0
 8005532:	9303      	str	r3, [sp, #12]
 8005534:	ab0a      	add	r3, sp, #40	; 0x28
 8005536:	e9cd b301 	strd	fp, r3, [sp, #4]
 800553a:	ab09      	add	r3, sp, #36	; 0x24
 800553c:	ec49 8b10 	vmov	d0, r8, r9
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	6022      	str	r2, [r4, #0]
 8005544:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005548:	4628      	mov	r0, r5
 800554a:	f7ff fecd 	bl	80052e8 <__cvt>
 800554e:	9b06      	ldr	r3, [sp, #24]
 8005550:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005552:	2b47      	cmp	r3, #71	; 0x47
 8005554:	4680      	mov	r8, r0
 8005556:	d108      	bne.n	800556a <_printf_float+0x142>
 8005558:	1cc8      	adds	r0, r1, #3
 800555a:	db02      	blt.n	8005562 <_printf_float+0x13a>
 800555c:	6863      	ldr	r3, [r4, #4]
 800555e:	4299      	cmp	r1, r3
 8005560:	dd41      	ble.n	80055e6 <_printf_float+0x1be>
 8005562:	f1ab 0b02 	sub.w	fp, fp, #2
 8005566:	fa5f fb8b 	uxtb.w	fp, fp
 800556a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800556e:	d820      	bhi.n	80055b2 <_printf_float+0x18a>
 8005570:	3901      	subs	r1, #1
 8005572:	465a      	mov	r2, fp
 8005574:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005578:	9109      	str	r1, [sp, #36]	; 0x24
 800557a:	f7ff ff17 	bl	80053ac <__exponent>
 800557e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005580:	1813      	adds	r3, r2, r0
 8005582:	2a01      	cmp	r2, #1
 8005584:	4681      	mov	r9, r0
 8005586:	6123      	str	r3, [r4, #16]
 8005588:	dc02      	bgt.n	8005590 <_printf_float+0x168>
 800558a:	6822      	ldr	r2, [r4, #0]
 800558c:	07d2      	lsls	r2, r2, #31
 800558e:	d501      	bpl.n	8005594 <_printf_float+0x16c>
 8005590:	3301      	adds	r3, #1
 8005592:	6123      	str	r3, [r4, #16]
 8005594:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005598:	2b00      	cmp	r3, #0
 800559a:	d09c      	beq.n	80054d6 <_printf_float+0xae>
 800559c:	232d      	movs	r3, #45	; 0x2d
 800559e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055a2:	e798      	b.n	80054d6 <_printf_float+0xae>
 80055a4:	9a06      	ldr	r2, [sp, #24]
 80055a6:	2a47      	cmp	r2, #71	; 0x47
 80055a8:	d1be      	bne.n	8005528 <_printf_float+0x100>
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1bc      	bne.n	8005528 <_printf_float+0x100>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e7b9      	b.n	8005526 <_printf_float+0xfe>
 80055b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80055b6:	d118      	bne.n	80055ea <_printf_float+0x1c2>
 80055b8:	2900      	cmp	r1, #0
 80055ba:	6863      	ldr	r3, [r4, #4]
 80055bc:	dd0b      	ble.n	80055d6 <_printf_float+0x1ae>
 80055be:	6121      	str	r1, [r4, #16]
 80055c0:	b913      	cbnz	r3, 80055c8 <_printf_float+0x1a0>
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	07d0      	lsls	r0, r2, #31
 80055c6:	d502      	bpl.n	80055ce <_printf_float+0x1a6>
 80055c8:	3301      	adds	r3, #1
 80055ca:	440b      	add	r3, r1
 80055cc:	6123      	str	r3, [r4, #16]
 80055ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80055d0:	f04f 0900 	mov.w	r9, #0
 80055d4:	e7de      	b.n	8005594 <_printf_float+0x16c>
 80055d6:	b913      	cbnz	r3, 80055de <_printf_float+0x1b6>
 80055d8:	6822      	ldr	r2, [r4, #0]
 80055da:	07d2      	lsls	r2, r2, #31
 80055dc:	d501      	bpl.n	80055e2 <_printf_float+0x1ba>
 80055de:	3302      	adds	r3, #2
 80055e0:	e7f4      	b.n	80055cc <_printf_float+0x1a4>
 80055e2:	2301      	movs	r3, #1
 80055e4:	e7f2      	b.n	80055cc <_printf_float+0x1a4>
 80055e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80055ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055ec:	4299      	cmp	r1, r3
 80055ee:	db05      	blt.n	80055fc <_printf_float+0x1d4>
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	6121      	str	r1, [r4, #16]
 80055f4:	07d8      	lsls	r0, r3, #31
 80055f6:	d5ea      	bpl.n	80055ce <_printf_float+0x1a6>
 80055f8:	1c4b      	adds	r3, r1, #1
 80055fa:	e7e7      	b.n	80055cc <_printf_float+0x1a4>
 80055fc:	2900      	cmp	r1, #0
 80055fe:	bfd4      	ite	le
 8005600:	f1c1 0202 	rsble	r2, r1, #2
 8005604:	2201      	movgt	r2, #1
 8005606:	4413      	add	r3, r2
 8005608:	e7e0      	b.n	80055cc <_printf_float+0x1a4>
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	055a      	lsls	r2, r3, #21
 800560e:	d407      	bmi.n	8005620 <_printf_float+0x1f8>
 8005610:	6923      	ldr	r3, [r4, #16]
 8005612:	4642      	mov	r2, r8
 8005614:	4631      	mov	r1, r6
 8005616:	4628      	mov	r0, r5
 8005618:	47b8      	blx	r7
 800561a:	3001      	adds	r0, #1
 800561c:	d12c      	bne.n	8005678 <_printf_float+0x250>
 800561e:	e764      	b.n	80054ea <_printf_float+0xc2>
 8005620:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005624:	f240 80e0 	bls.w	80057e8 <_printf_float+0x3c0>
 8005628:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800562c:	2200      	movs	r2, #0
 800562e:	2300      	movs	r3, #0
 8005630:	f7fb fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005634:	2800      	cmp	r0, #0
 8005636:	d034      	beq.n	80056a2 <_printf_float+0x27a>
 8005638:	4a37      	ldr	r2, [pc, #220]	; (8005718 <_printf_float+0x2f0>)
 800563a:	2301      	movs	r3, #1
 800563c:	4631      	mov	r1, r6
 800563e:	4628      	mov	r0, r5
 8005640:	47b8      	blx	r7
 8005642:	3001      	adds	r0, #1
 8005644:	f43f af51 	beq.w	80054ea <_printf_float+0xc2>
 8005648:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800564c:	429a      	cmp	r2, r3
 800564e:	db02      	blt.n	8005656 <_printf_float+0x22e>
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	07d8      	lsls	r0, r3, #31
 8005654:	d510      	bpl.n	8005678 <_printf_float+0x250>
 8005656:	ee18 3a10 	vmov	r3, s16
 800565a:	4652      	mov	r2, sl
 800565c:	4631      	mov	r1, r6
 800565e:	4628      	mov	r0, r5
 8005660:	47b8      	blx	r7
 8005662:	3001      	adds	r0, #1
 8005664:	f43f af41 	beq.w	80054ea <_printf_float+0xc2>
 8005668:	f04f 0800 	mov.w	r8, #0
 800566c:	f104 091a 	add.w	r9, r4, #26
 8005670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005672:	3b01      	subs	r3, #1
 8005674:	4543      	cmp	r3, r8
 8005676:	dc09      	bgt.n	800568c <_printf_float+0x264>
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	079b      	lsls	r3, r3, #30
 800567c:	f100 8105 	bmi.w	800588a <_printf_float+0x462>
 8005680:	68e0      	ldr	r0, [r4, #12]
 8005682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005684:	4298      	cmp	r0, r3
 8005686:	bfb8      	it	lt
 8005688:	4618      	movlt	r0, r3
 800568a:	e730      	b.n	80054ee <_printf_float+0xc6>
 800568c:	2301      	movs	r3, #1
 800568e:	464a      	mov	r2, r9
 8005690:	4631      	mov	r1, r6
 8005692:	4628      	mov	r0, r5
 8005694:	47b8      	blx	r7
 8005696:	3001      	adds	r0, #1
 8005698:	f43f af27 	beq.w	80054ea <_printf_float+0xc2>
 800569c:	f108 0801 	add.w	r8, r8, #1
 80056a0:	e7e6      	b.n	8005670 <_printf_float+0x248>
 80056a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	dc39      	bgt.n	800571c <_printf_float+0x2f4>
 80056a8:	4a1b      	ldr	r2, [pc, #108]	; (8005718 <_printf_float+0x2f0>)
 80056aa:	2301      	movs	r3, #1
 80056ac:	4631      	mov	r1, r6
 80056ae:	4628      	mov	r0, r5
 80056b0:	47b8      	blx	r7
 80056b2:	3001      	adds	r0, #1
 80056b4:	f43f af19 	beq.w	80054ea <_printf_float+0xc2>
 80056b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056bc:	4313      	orrs	r3, r2
 80056be:	d102      	bne.n	80056c6 <_printf_float+0x29e>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	07d9      	lsls	r1, r3, #31
 80056c4:	d5d8      	bpl.n	8005678 <_printf_float+0x250>
 80056c6:	ee18 3a10 	vmov	r3, s16
 80056ca:	4652      	mov	r2, sl
 80056cc:	4631      	mov	r1, r6
 80056ce:	4628      	mov	r0, r5
 80056d0:	47b8      	blx	r7
 80056d2:	3001      	adds	r0, #1
 80056d4:	f43f af09 	beq.w	80054ea <_printf_float+0xc2>
 80056d8:	f04f 0900 	mov.w	r9, #0
 80056dc:	f104 0a1a 	add.w	sl, r4, #26
 80056e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056e2:	425b      	negs	r3, r3
 80056e4:	454b      	cmp	r3, r9
 80056e6:	dc01      	bgt.n	80056ec <_printf_float+0x2c4>
 80056e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ea:	e792      	b.n	8005612 <_printf_float+0x1ea>
 80056ec:	2301      	movs	r3, #1
 80056ee:	4652      	mov	r2, sl
 80056f0:	4631      	mov	r1, r6
 80056f2:	4628      	mov	r0, r5
 80056f4:	47b8      	blx	r7
 80056f6:	3001      	adds	r0, #1
 80056f8:	f43f aef7 	beq.w	80054ea <_printf_float+0xc2>
 80056fc:	f109 0901 	add.w	r9, r9, #1
 8005700:	e7ee      	b.n	80056e0 <_printf_float+0x2b8>
 8005702:	bf00      	nop
 8005704:	7fefffff 	.word	0x7fefffff
 8005708:	08007db0 	.word	0x08007db0
 800570c:	08007db4 	.word	0x08007db4
 8005710:	08007dbc 	.word	0x08007dbc
 8005714:	08007db8 	.word	0x08007db8
 8005718:	08007dc0 	.word	0x08007dc0
 800571c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800571e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005720:	429a      	cmp	r2, r3
 8005722:	bfa8      	it	ge
 8005724:	461a      	movge	r2, r3
 8005726:	2a00      	cmp	r2, #0
 8005728:	4691      	mov	r9, r2
 800572a:	dc37      	bgt.n	800579c <_printf_float+0x374>
 800572c:	f04f 0b00 	mov.w	fp, #0
 8005730:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005734:	f104 021a 	add.w	r2, r4, #26
 8005738:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800573a:	9305      	str	r3, [sp, #20]
 800573c:	eba3 0309 	sub.w	r3, r3, r9
 8005740:	455b      	cmp	r3, fp
 8005742:	dc33      	bgt.n	80057ac <_printf_float+0x384>
 8005744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005748:	429a      	cmp	r2, r3
 800574a:	db3b      	blt.n	80057c4 <_printf_float+0x39c>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	07da      	lsls	r2, r3, #31
 8005750:	d438      	bmi.n	80057c4 <_printf_float+0x39c>
 8005752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005754:	9a05      	ldr	r2, [sp, #20]
 8005756:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005758:	1a9a      	subs	r2, r3, r2
 800575a:	eba3 0901 	sub.w	r9, r3, r1
 800575e:	4591      	cmp	r9, r2
 8005760:	bfa8      	it	ge
 8005762:	4691      	movge	r9, r2
 8005764:	f1b9 0f00 	cmp.w	r9, #0
 8005768:	dc35      	bgt.n	80057d6 <_printf_float+0x3ae>
 800576a:	f04f 0800 	mov.w	r8, #0
 800576e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005772:	f104 0a1a 	add.w	sl, r4, #26
 8005776:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	eba3 0309 	sub.w	r3, r3, r9
 8005780:	4543      	cmp	r3, r8
 8005782:	f77f af79 	ble.w	8005678 <_printf_float+0x250>
 8005786:	2301      	movs	r3, #1
 8005788:	4652      	mov	r2, sl
 800578a:	4631      	mov	r1, r6
 800578c:	4628      	mov	r0, r5
 800578e:	47b8      	blx	r7
 8005790:	3001      	adds	r0, #1
 8005792:	f43f aeaa 	beq.w	80054ea <_printf_float+0xc2>
 8005796:	f108 0801 	add.w	r8, r8, #1
 800579a:	e7ec      	b.n	8005776 <_printf_float+0x34e>
 800579c:	4613      	mov	r3, r2
 800579e:	4631      	mov	r1, r6
 80057a0:	4642      	mov	r2, r8
 80057a2:	4628      	mov	r0, r5
 80057a4:	47b8      	blx	r7
 80057a6:	3001      	adds	r0, #1
 80057a8:	d1c0      	bne.n	800572c <_printf_float+0x304>
 80057aa:	e69e      	b.n	80054ea <_printf_float+0xc2>
 80057ac:	2301      	movs	r3, #1
 80057ae:	4631      	mov	r1, r6
 80057b0:	4628      	mov	r0, r5
 80057b2:	9205      	str	r2, [sp, #20]
 80057b4:	47b8      	blx	r7
 80057b6:	3001      	adds	r0, #1
 80057b8:	f43f ae97 	beq.w	80054ea <_printf_float+0xc2>
 80057bc:	9a05      	ldr	r2, [sp, #20]
 80057be:	f10b 0b01 	add.w	fp, fp, #1
 80057c2:	e7b9      	b.n	8005738 <_printf_float+0x310>
 80057c4:	ee18 3a10 	vmov	r3, s16
 80057c8:	4652      	mov	r2, sl
 80057ca:	4631      	mov	r1, r6
 80057cc:	4628      	mov	r0, r5
 80057ce:	47b8      	blx	r7
 80057d0:	3001      	adds	r0, #1
 80057d2:	d1be      	bne.n	8005752 <_printf_float+0x32a>
 80057d4:	e689      	b.n	80054ea <_printf_float+0xc2>
 80057d6:	9a05      	ldr	r2, [sp, #20]
 80057d8:	464b      	mov	r3, r9
 80057da:	4442      	add	r2, r8
 80057dc:	4631      	mov	r1, r6
 80057de:	4628      	mov	r0, r5
 80057e0:	47b8      	blx	r7
 80057e2:	3001      	adds	r0, #1
 80057e4:	d1c1      	bne.n	800576a <_printf_float+0x342>
 80057e6:	e680      	b.n	80054ea <_printf_float+0xc2>
 80057e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057ea:	2a01      	cmp	r2, #1
 80057ec:	dc01      	bgt.n	80057f2 <_printf_float+0x3ca>
 80057ee:	07db      	lsls	r3, r3, #31
 80057f0:	d538      	bpl.n	8005864 <_printf_float+0x43c>
 80057f2:	2301      	movs	r3, #1
 80057f4:	4642      	mov	r2, r8
 80057f6:	4631      	mov	r1, r6
 80057f8:	4628      	mov	r0, r5
 80057fa:	47b8      	blx	r7
 80057fc:	3001      	adds	r0, #1
 80057fe:	f43f ae74 	beq.w	80054ea <_printf_float+0xc2>
 8005802:	ee18 3a10 	vmov	r3, s16
 8005806:	4652      	mov	r2, sl
 8005808:	4631      	mov	r1, r6
 800580a:	4628      	mov	r0, r5
 800580c:	47b8      	blx	r7
 800580e:	3001      	adds	r0, #1
 8005810:	f43f ae6b 	beq.w	80054ea <_printf_float+0xc2>
 8005814:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005818:	2200      	movs	r2, #0
 800581a:	2300      	movs	r3, #0
 800581c:	f7fb f954 	bl	8000ac8 <__aeabi_dcmpeq>
 8005820:	b9d8      	cbnz	r0, 800585a <_printf_float+0x432>
 8005822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005824:	f108 0201 	add.w	r2, r8, #1
 8005828:	3b01      	subs	r3, #1
 800582a:	4631      	mov	r1, r6
 800582c:	4628      	mov	r0, r5
 800582e:	47b8      	blx	r7
 8005830:	3001      	adds	r0, #1
 8005832:	d10e      	bne.n	8005852 <_printf_float+0x42a>
 8005834:	e659      	b.n	80054ea <_printf_float+0xc2>
 8005836:	2301      	movs	r3, #1
 8005838:	4652      	mov	r2, sl
 800583a:	4631      	mov	r1, r6
 800583c:	4628      	mov	r0, r5
 800583e:	47b8      	blx	r7
 8005840:	3001      	adds	r0, #1
 8005842:	f43f ae52 	beq.w	80054ea <_printf_float+0xc2>
 8005846:	f108 0801 	add.w	r8, r8, #1
 800584a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800584c:	3b01      	subs	r3, #1
 800584e:	4543      	cmp	r3, r8
 8005850:	dcf1      	bgt.n	8005836 <_printf_float+0x40e>
 8005852:	464b      	mov	r3, r9
 8005854:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005858:	e6dc      	b.n	8005614 <_printf_float+0x1ec>
 800585a:	f04f 0800 	mov.w	r8, #0
 800585e:	f104 0a1a 	add.w	sl, r4, #26
 8005862:	e7f2      	b.n	800584a <_printf_float+0x422>
 8005864:	2301      	movs	r3, #1
 8005866:	4642      	mov	r2, r8
 8005868:	e7df      	b.n	800582a <_printf_float+0x402>
 800586a:	2301      	movs	r3, #1
 800586c:	464a      	mov	r2, r9
 800586e:	4631      	mov	r1, r6
 8005870:	4628      	mov	r0, r5
 8005872:	47b8      	blx	r7
 8005874:	3001      	adds	r0, #1
 8005876:	f43f ae38 	beq.w	80054ea <_printf_float+0xc2>
 800587a:	f108 0801 	add.w	r8, r8, #1
 800587e:	68e3      	ldr	r3, [r4, #12]
 8005880:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005882:	1a5b      	subs	r3, r3, r1
 8005884:	4543      	cmp	r3, r8
 8005886:	dcf0      	bgt.n	800586a <_printf_float+0x442>
 8005888:	e6fa      	b.n	8005680 <_printf_float+0x258>
 800588a:	f04f 0800 	mov.w	r8, #0
 800588e:	f104 0919 	add.w	r9, r4, #25
 8005892:	e7f4      	b.n	800587e <_printf_float+0x456>

08005894 <_printf_common>:
 8005894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005898:	4616      	mov	r6, r2
 800589a:	4699      	mov	r9, r3
 800589c:	688a      	ldr	r2, [r1, #8]
 800589e:	690b      	ldr	r3, [r1, #16]
 80058a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058a4:	4293      	cmp	r3, r2
 80058a6:	bfb8      	it	lt
 80058a8:	4613      	movlt	r3, r2
 80058aa:	6033      	str	r3, [r6, #0]
 80058ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058b0:	4607      	mov	r7, r0
 80058b2:	460c      	mov	r4, r1
 80058b4:	b10a      	cbz	r2, 80058ba <_printf_common+0x26>
 80058b6:	3301      	adds	r3, #1
 80058b8:	6033      	str	r3, [r6, #0]
 80058ba:	6823      	ldr	r3, [r4, #0]
 80058bc:	0699      	lsls	r1, r3, #26
 80058be:	bf42      	ittt	mi
 80058c0:	6833      	ldrmi	r3, [r6, #0]
 80058c2:	3302      	addmi	r3, #2
 80058c4:	6033      	strmi	r3, [r6, #0]
 80058c6:	6825      	ldr	r5, [r4, #0]
 80058c8:	f015 0506 	ands.w	r5, r5, #6
 80058cc:	d106      	bne.n	80058dc <_printf_common+0x48>
 80058ce:	f104 0a19 	add.w	sl, r4, #25
 80058d2:	68e3      	ldr	r3, [r4, #12]
 80058d4:	6832      	ldr	r2, [r6, #0]
 80058d6:	1a9b      	subs	r3, r3, r2
 80058d8:	42ab      	cmp	r3, r5
 80058da:	dc26      	bgt.n	800592a <_printf_common+0x96>
 80058dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058e0:	1e13      	subs	r3, r2, #0
 80058e2:	6822      	ldr	r2, [r4, #0]
 80058e4:	bf18      	it	ne
 80058e6:	2301      	movne	r3, #1
 80058e8:	0692      	lsls	r2, r2, #26
 80058ea:	d42b      	bmi.n	8005944 <_printf_common+0xb0>
 80058ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058f0:	4649      	mov	r1, r9
 80058f2:	4638      	mov	r0, r7
 80058f4:	47c0      	blx	r8
 80058f6:	3001      	adds	r0, #1
 80058f8:	d01e      	beq.n	8005938 <_printf_common+0xa4>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	68e5      	ldr	r5, [r4, #12]
 80058fe:	6832      	ldr	r2, [r6, #0]
 8005900:	f003 0306 	and.w	r3, r3, #6
 8005904:	2b04      	cmp	r3, #4
 8005906:	bf08      	it	eq
 8005908:	1aad      	subeq	r5, r5, r2
 800590a:	68a3      	ldr	r3, [r4, #8]
 800590c:	6922      	ldr	r2, [r4, #16]
 800590e:	bf0c      	ite	eq
 8005910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005914:	2500      	movne	r5, #0
 8005916:	4293      	cmp	r3, r2
 8005918:	bfc4      	itt	gt
 800591a:	1a9b      	subgt	r3, r3, r2
 800591c:	18ed      	addgt	r5, r5, r3
 800591e:	2600      	movs	r6, #0
 8005920:	341a      	adds	r4, #26
 8005922:	42b5      	cmp	r5, r6
 8005924:	d11a      	bne.n	800595c <_printf_common+0xc8>
 8005926:	2000      	movs	r0, #0
 8005928:	e008      	b.n	800593c <_printf_common+0xa8>
 800592a:	2301      	movs	r3, #1
 800592c:	4652      	mov	r2, sl
 800592e:	4649      	mov	r1, r9
 8005930:	4638      	mov	r0, r7
 8005932:	47c0      	blx	r8
 8005934:	3001      	adds	r0, #1
 8005936:	d103      	bne.n	8005940 <_printf_common+0xac>
 8005938:	f04f 30ff 	mov.w	r0, #4294967295
 800593c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005940:	3501      	adds	r5, #1
 8005942:	e7c6      	b.n	80058d2 <_printf_common+0x3e>
 8005944:	18e1      	adds	r1, r4, r3
 8005946:	1c5a      	adds	r2, r3, #1
 8005948:	2030      	movs	r0, #48	; 0x30
 800594a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800594e:	4422      	add	r2, r4
 8005950:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005954:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005958:	3302      	adds	r3, #2
 800595a:	e7c7      	b.n	80058ec <_printf_common+0x58>
 800595c:	2301      	movs	r3, #1
 800595e:	4622      	mov	r2, r4
 8005960:	4649      	mov	r1, r9
 8005962:	4638      	mov	r0, r7
 8005964:	47c0      	blx	r8
 8005966:	3001      	adds	r0, #1
 8005968:	d0e6      	beq.n	8005938 <_printf_common+0xa4>
 800596a:	3601      	adds	r6, #1
 800596c:	e7d9      	b.n	8005922 <_printf_common+0x8e>
	...

08005970 <_printf_i>:
 8005970:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	7e0f      	ldrb	r7, [r1, #24]
 8005976:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005978:	2f78      	cmp	r7, #120	; 0x78
 800597a:	4691      	mov	r9, r2
 800597c:	4680      	mov	r8, r0
 800597e:	460c      	mov	r4, r1
 8005980:	469a      	mov	sl, r3
 8005982:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005986:	d807      	bhi.n	8005998 <_printf_i+0x28>
 8005988:	2f62      	cmp	r7, #98	; 0x62
 800598a:	d80a      	bhi.n	80059a2 <_printf_i+0x32>
 800598c:	2f00      	cmp	r7, #0
 800598e:	f000 80d8 	beq.w	8005b42 <_printf_i+0x1d2>
 8005992:	2f58      	cmp	r7, #88	; 0x58
 8005994:	f000 80a3 	beq.w	8005ade <_printf_i+0x16e>
 8005998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800599c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059a0:	e03a      	b.n	8005a18 <_printf_i+0xa8>
 80059a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059a6:	2b15      	cmp	r3, #21
 80059a8:	d8f6      	bhi.n	8005998 <_printf_i+0x28>
 80059aa:	a101      	add	r1, pc, #4	; (adr r1, 80059b0 <_printf_i+0x40>)
 80059ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059b0:	08005a09 	.word	0x08005a09
 80059b4:	08005a1d 	.word	0x08005a1d
 80059b8:	08005999 	.word	0x08005999
 80059bc:	08005999 	.word	0x08005999
 80059c0:	08005999 	.word	0x08005999
 80059c4:	08005999 	.word	0x08005999
 80059c8:	08005a1d 	.word	0x08005a1d
 80059cc:	08005999 	.word	0x08005999
 80059d0:	08005999 	.word	0x08005999
 80059d4:	08005999 	.word	0x08005999
 80059d8:	08005999 	.word	0x08005999
 80059dc:	08005b29 	.word	0x08005b29
 80059e0:	08005a4d 	.word	0x08005a4d
 80059e4:	08005b0b 	.word	0x08005b0b
 80059e8:	08005999 	.word	0x08005999
 80059ec:	08005999 	.word	0x08005999
 80059f0:	08005b4b 	.word	0x08005b4b
 80059f4:	08005999 	.word	0x08005999
 80059f8:	08005a4d 	.word	0x08005a4d
 80059fc:	08005999 	.word	0x08005999
 8005a00:	08005999 	.word	0x08005999
 8005a04:	08005b13 	.word	0x08005b13
 8005a08:	682b      	ldr	r3, [r5, #0]
 8005a0a:	1d1a      	adds	r2, r3, #4
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	602a      	str	r2, [r5, #0]
 8005a10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e0a3      	b.n	8005b64 <_printf_i+0x1f4>
 8005a1c:	6820      	ldr	r0, [r4, #0]
 8005a1e:	6829      	ldr	r1, [r5, #0]
 8005a20:	0606      	lsls	r6, r0, #24
 8005a22:	f101 0304 	add.w	r3, r1, #4
 8005a26:	d50a      	bpl.n	8005a3e <_printf_i+0xce>
 8005a28:	680e      	ldr	r6, [r1, #0]
 8005a2a:	602b      	str	r3, [r5, #0]
 8005a2c:	2e00      	cmp	r6, #0
 8005a2e:	da03      	bge.n	8005a38 <_printf_i+0xc8>
 8005a30:	232d      	movs	r3, #45	; 0x2d
 8005a32:	4276      	negs	r6, r6
 8005a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a38:	485e      	ldr	r0, [pc, #376]	; (8005bb4 <_printf_i+0x244>)
 8005a3a:	230a      	movs	r3, #10
 8005a3c:	e019      	b.n	8005a72 <_printf_i+0x102>
 8005a3e:	680e      	ldr	r6, [r1, #0]
 8005a40:	602b      	str	r3, [r5, #0]
 8005a42:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a46:	bf18      	it	ne
 8005a48:	b236      	sxthne	r6, r6
 8005a4a:	e7ef      	b.n	8005a2c <_printf_i+0xbc>
 8005a4c:	682b      	ldr	r3, [r5, #0]
 8005a4e:	6820      	ldr	r0, [r4, #0]
 8005a50:	1d19      	adds	r1, r3, #4
 8005a52:	6029      	str	r1, [r5, #0]
 8005a54:	0601      	lsls	r1, r0, #24
 8005a56:	d501      	bpl.n	8005a5c <_printf_i+0xec>
 8005a58:	681e      	ldr	r6, [r3, #0]
 8005a5a:	e002      	b.n	8005a62 <_printf_i+0xf2>
 8005a5c:	0646      	lsls	r6, r0, #25
 8005a5e:	d5fb      	bpl.n	8005a58 <_printf_i+0xe8>
 8005a60:	881e      	ldrh	r6, [r3, #0]
 8005a62:	4854      	ldr	r0, [pc, #336]	; (8005bb4 <_printf_i+0x244>)
 8005a64:	2f6f      	cmp	r7, #111	; 0x6f
 8005a66:	bf0c      	ite	eq
 8005a68:	2308      	moveq	r3, #8
 8005a6a:	230a      	movne	r3, #10
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a72:	6865      	ldr	r5, [r4, #4]
 8005a74:	60a5      	str	r5, [r4, #8]
 8005a76:	2d00      	cmp	r5, #0
 8005a78:	bfa2      	ittt	ge
 8005a7a:	6821      	ldrge	r1, [r4, #0]
 8005a7c:	f021 0104 	bicge.w	r1, r1, #4
 8005a80:	6021      	strge	r1, [r4, #0]
 8005a82:	b90e      	cbnz	r6, 8005a88 <_printf_i+0x118>
 8005a84:	2d00      	cmp	r5, #0
 8005a86:	d04d      	beq.n	8005b24 <_printf_i+0x1b4>
 8005a88:	4615      	mov	r5, r2
 8005a8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a8e:	fb03 6711 	mls	r7, r3, r1, r6
 8005a92:	5dc7      	ldrb	r7, [r0, r7]
 8005a94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a98:	4637      	mov	r7, r6
 8005a9a:	42bb      	cmp	r3, r7
 8005a9c:	460e      	mov	r6, r1
 8005a9e:	d9f4      	bls.n	8005a8a <_printf_i+0x11a>
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d10b      	bne.n	8005abc <_printf_i+0x14c>
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	07de      	lsls	r6, r3, #31
 8005aa8:	d508      	bpl.n	8005abc <_printf_i+0x14c>
 8005aaa:	6923      	ldr	r3, [r4, #16]
 8005aac:	6861      	ldr	r1, [r4, #4]
 8005aae:	4299      	cmp	r1, r3
 8005ab0:	bfde      	ittt	le
 8005ab2:	2330      	movle	r3, #48	; 0x30
 8005ab4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ab8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005abc:	1b52      	subs	r2, r2, r5
 8005abe:	6122      	str	r2, [r4, #16]
 8005ac0:	f8cd a000 	str.w	sl, [sp]
 8005ac4:	464b      	mov	r3, r9
 8005ac6:	aa03      	add	r2, sp, #12
 8005ac8:	4621      	mov	r1, r4
 8005aca:	4640      	mov	r0, r8
 8005acc:	f7ff fee2 	bl	8005894 <_printf_common>
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	d14c      	bne.n	8005b6e <_printf_i+0x1fe>
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	b004      	add	sp, #16
 8005ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ade:	4835      	ldr	r0, [pc, #212]	; (8005bb4 <_printf_i+0x244>)
 8005ae0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ae4:	6829      	ldr	r1, [r5, #0]
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005aec:	6029      	str	r1, [r5, #0]
 8005aee:	061d      	lsls	r5, r3, #24
 8005af0:	d514      	bpl.n	8005b1c <_printf_i+0x1ac>
 8005af2:	07df      	lsls	r7, r3, #31
 8005af4:	bf44      	itt	mi
 8005af6:	f043 0320 	orrmi.w	r3, r3, #32
 8005afa:	6023      	strmi	r3, [r4, #0]
 8005afc:	b91e      	cbnz	r6, 8005b06 <_printf_i+0x196>
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	f023 0320 	bic.w	r3, r3, #32
 8005b04:	6023      	str	r3, [r4, #0]
 8005b06:	2310      	movs	r3, #16
 8005b08:	e7b0      	b.n	8005a6c <_printf_i+0xfc>
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	f043 0320 	orr.w	r3, r3, #32
 8005b10:	6023      	str	r3, [r4, #0]
 8005b12:	2378      	movs	r3, #120	; 0x78
 8005b14:	4828      	ldr	r0, [pc, #160]	; (8005bb8 <_printf_i+0x248>)
 8005b16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b1a:	e7e3      	b.n	8005ae4 <_printf_i+0x174>
 8005b1c:	0659      	lsls	r1, r3, #25
 8005b1e:	bf48      	it	mi
 8005b20:	b2b6      	uxthmi	r6, r6
 8005b22:	e7e6      	b.n	8005af2 <_printf_i+0x182>
 8005b24:	4615      	mov	r5, r2
 8005b26:	e7bb      	b.n	8005aa0 <_printf_i+0x130>
 8005b28:	682b      	ldr	r3, [r5, #0]
 8005b2a:	6826      	ldr	r6, [r4, #0]
 8005b2c:	6961      	ldr	r1, [r4, #20]
 8005b2e:	1d18      	adds	r0, r3, #4
 8005b30:	6028      	str	r0, [r5, #0]
 8005b32:	0635      	lsls	r5, r6, #24
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	d501      	bpl.n	8005b3c <_printf_i+0x1cc>
 8005b38:	6019      	str	r1, [r3, #0]
 8005b3a:	e002      	b.n	8005b42 <_printf_i+0x1d2>
 8005b3c:	0670      	lsls	r0, r6, #25
 8005b3e:	d5fb      	bpl.n	8005b38 <_printf_i+0x1c8>
 8005b40:	8019      	strh	r1, [r3, #0]
 8005b42:	2300      	movs	r3, #0
 8005b44:	6123      	str	r3, [r4, #16]
 8005b46:	4615      	mov	r5, r2
 8005b48:	e7ba      	b.n	8005ac0 <_printf_i+0x150>
 8005b4a:	682b      	ldr	r3, [r5, #0]
 8005b4c:	1d1a      	adds	r2, r3, #4
 8005b4e:	602a      	str	r2, [r5, #0]
 8005b50:	681d      	ldr	r5, [r3, #0]
 8005b52:	6862      	ldr	r2, [r4, #4]
 8005b54:	2100      	movs	r1, #0
 8005b56:	4628      	mov	r0, r5
 8005b58:	f7fa fb42 	bl	80001e0 <memchr>
 8005b5c:	b108      	cbz	r0, 8005b62 <_printf_i+0x1f2>
 8005b5e:	1b40      	subs	r0, r0, r5
 8005b60:	6060      	str	r0, [r4, #4]
 8005b62:	6863      	ldr	r3, [r4, #4]
 8005b64:	6123      	str	r3, [r4, #16]
 8005b66:	2300      	movs	r3, #0
 8005b68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b6c:	e7a8      	b.n	8005ac0 <_printf_i+0x150>
 8005b6e:	6923      	ldr	r3, [r4, #16]
 8005b70:	462a      	mov	r2, r5
 8005b72:	4649      	mov	r1, r9
 8005b74:	4640      	mov	r0, r8
 8005b76:	47d0      	blx	sl
 8005b78:	3001      	adds	r0, #1
 8005b7a:	d0ab      	beq.n	8005ad4 <_printf_i+0x164>
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	079b      	lsls	r3, r3, #30
 8005b80:	d413      	bmi.n	8005baa <_printf_i+0x23a>
 8005b82:	68e0      	ldr	r0, [r4, #12]
 8005b84:	9b03      	ldr	r3, [sp, #12]
 8005b86:	4298      	cmp	r0, r3
 8005b88:	bfb8      	it	lt
 8005b8a:	4618      	movlt	r0, r3
 8005b8c:	e7a4      	b.n	8005ad8 <_printf_i+0x168>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	4632      	mov	r2, r6
 8005b92:	4649      	mov	r1, r9
 8005b94:	4640      	mov	r0, r8
 8005b96:	47d0      	blx	sl
 8005b98:	3001      	adds	r0, #1
 8005b9a:	d09b      	beq.n	8005ad4 <_printf_i+0x164>
 8005b9c:	3501      	adds	r5, #1
 8005b9e:	68e3      	ldr	r3, [r4, #12]
 8005ba0:	9903      	ldr	r1, [sp, #12]
 8005ba2:	1a5b      	subs	r3, r3, r1
 8005ba4:	42ab      	cmp	r3, r5
 8005ba6:	dcf2      	bgt.n	8005b8e <_printf_i+0x21e>
 8005ba8:	e7eb      	b.n	8005b82 <_printf_i+0x212>
 8005baa:	2500      	movs	r5, #0
 8005bac:	f104 0619 	add.w	r6, r4, #25
 8005bb0:	e7f5      	b.n	8005b9e <_printf_i+0x22e>
 8005bb2:	bf00      	nop
 8005bb4:	08007dc2 	.word	0x08007dc2
 8005bb8:	08007dd3 	.word	0x08007dd3

08005bbc <quorem>:
 8005bbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc0:	6903      	ldr	r3, [r0, #16]
 8005bc2:	690c      	ldr	r4, [r1, #16]
 8005bc4:	42a3      	cmp	r3, r4
 8005bc6:	4607      	mov	r7, r0
 8005bc8:	f2c0 8081 	blt.w	8005cce <quorem+0x112>
 8005bcc:	3c01      	subs	r4, #1
 8005bce:	f101 0814 	add.w	r8, r1, #20
 8005bd2:	f100 0514 	add.w	r5, r0, #20
 8005bd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bda:	9301      	str	r3, [sp, #4]
 8005bdc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005be0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005be4:	3301      	adds	r3, #1
 8005be6:	429a      	cmp	r2, r3
 8005be8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005bec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005bf0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005bf4:	d331      	bcc.n	8005c5a <quorem+0x9e>
 8005bf6:	f04f 0e00 	mov.w	lr, #0
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	46ac      	mov	ip, r5
 8005bfe:	46f2      	mov	sl, lr
 8005c00:	f850 2b04 	ldr.w	r2, [r0], #4
 8005c04:	b293      	uxth	r3, r2
 8005c06:	fb06 e303 	mla	r3, r6, r3, lr
 8005c0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	ebaa 0303 	sub.w	r3, sl, r3
 8005c14:	f8dc a000 	ldr.w	sl, [ip]
 8005c18:	0c12      	lsrs	r2, r2, #16
 8005c1a:	fa13 f38a 	uxtah	r3, r3, sl
 8005c1e:	fb06 e202 	mla	r2, r6, r2, lr
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	9b00      	ldr	r3, [sp, #0]
 8005c26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005c2a:	b292      	uxth	r2, r2
 8005c2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005c30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c34:	f8bd 3000 	ldrh.w	r3, [sp]
 8005c38:	4581      	cmp	r9, r0
 8005c3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c3e:	f84c 3b04 	str.w	r3, [ip], #4
 8005c42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005c46:	d2db      	bcs.n	8005c00 <quorem+0x44>
 8005c48:	f855 300b 	ldr.w	r3, [r5, fp]
 8005c4c:	b92b      	cbnz	r3, 8005c5a <quorem+0x9e>
 8005c4e:	9b01      	ldr	r3, [sp, #4]
 8005c50:	3b04      	subs	r3, #4
 8005c52:	429d      	cmp	r5, r3
 8005c54:	461a      	mov	r2, r3
 8005c56:	d32e      	bcc.n	8005cb6 <quorem+0xfa>
 8005c58:	613c      	str	r4, [r7, #16]
 8005c5a:	4638      	mov	r0, r7
 8005c5c:	f001 f8c6 	bl	8006dec <__mcmp>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	db24      	blt.n	8005cae <quorem+0xf2>
 8005c64:	3601      	adds	r6, #1
 8005c66:	4628      	mov	r0, r5
 8005c68:	f04f 0c00 	mov.w	ip, #0
 8005c6c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c70:	f8d0 e000 	ldr.w	lr, [r0]
 8005c74:	b293      	uxth	r3, r2
 8005c76:	ebac 0303 	sub.w	r3, ip, r3
 8005c7a:	0c12      	lsrs	r2, r2, #16
 8005c7c:	fa13 f38e 	uxtah	r3, r3, lr
 8005c80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005c84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c8e:	45c1      	cmp	r9, r8
 8005c90:	f840 3b04 	str.w	r3, [r0], #4
 8005c94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005c98:	d2e8      	bcs.n	8005c6c <quorem+0xb0>
 8005c9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ca2:	b922      	cbnz	r2, 8005cae <quorem+0xf2>
 8005ca4:	3b04      	subs	r3, #4
 8005ca6:	429d      	cmp	r5, r3
 8005ca8:	461a      	mov	r2, r3
 8005caa:	d30a      	bcc.n	8005cc2 <quorem+0x106>
 8005cac:	613c      	str	r4, [r7, #16]
 8005cae:	4630      	mov	r0, r6
 8005cb0:	b003      	add	sp, #12
 8005cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb6:	6812      	ldr	r2, [r2, #0]
 8005cb8:	3b04      	subs	r3, #4
 8005cba:	2a00      	cmp	r2, #0
 8005cbc:	d1cc      	bne.n	8005c58 <quorem+0x9c>
 8005cbe:	3c01      	subs	r4, #1
 8005cc0:	e7c7      	b.n	8005c52 <quorem+0x96>
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	3b04      	subs	r3, #4
 8005cc6:	2a00      	cmp	r2, #0
 8005cc8:	d1f0      	bne.n	8005cac <quorem+0xf0>
 8005cca:	3c01      	subs	r4, #1
 8005ccc:	e7eb      	b.n	8005ca6 <quorem+0xea>
 8005cce:	2000      	movs	r0, #0
 8005cd0:	e7ee      	b.n	8005cb0 <quorem+0xf4>
 8005cd2:	0000      	movs	r0, r0
 8005cd4:	0000      	movs	r0, r0
	...

08005cd8 <_dtoa_r>:
 8005cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cdc:	ed2d 8b04 	vpush	{d8-d9}
 8005ce0:	ec57 6b10 	vmov	r6, r7, d0
 8005ce4:	b093      	sub	sp, #76	; 0x4c
 8005ce6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ce8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005cec:	9106      	str	r1, [sp, #24]
 8005cee:	ee10 aa10 	vmov	sl, s0
 8005cf2:	4604      	mov	r4, r0
 8005cf4:	9209      	str	r2, [sp, #36]	; 0x24
 8005cf6:	930c      	str	r3, [sp, #48]	; 0x30
 8005cf8:	46bb      	mov	fp, r7
 8005cfa:	b975      	cbnz	r5, 8005d1a <_dtoa_r+0x42>
 8005cfc:	2010      	movs	r0, #16
 8005cfe:	f000 fddd 	bl	80068bc <malloc>
 8005d02:	4602      	mov	r2, r0
 8005d04:	6260      	str	r0, [r4, #36]	; 0x24
 8005d06:	b920      	cbnz	r0, 8005d12 <_dtoa_r+0x3a>
 8005d08:	4ba7      	ldr	r3, [pc, #668]	; (8005fa8 <_dtoa_r+0x2d0>)
 8005d0a:	21ea      	movs	r1, #234	; 0xea
 8005d0c:	48a7      	ldr	r0, [pc, #668]	; (8005fac <_dtoa_r+0x2d4>)
 8005d0e:	f001 fa75 	bl	80071fc <__assert_func>
 8005d12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005d16:	6005      	str	r5, [r0, #0]
 8005d18:	60c5      	str	r5, [r0, #12]
 8005d1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d1c:	6819      	ldr	r1, [r3, #0]
 8005d1e:	b151      	cbz	r1, 8005d36 <_dtoa_r+0x5e>
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	604a      	str	r2, [r1, #4]
 8005d24:	2301      	movs	r3, #1
 8005d26:	4093      	lsls	r3, r2
 8005d28:	608b      	str	r3, [r1, #8]
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f000 fe1c 	bl	8006968 <_Bfree>
 8005d30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	1e3b      	subs	r3, r7, #0
 8005d38:	bfaa      	itet	ge
 8005d3a:	2300      	movge	r3, #0
 8005d3c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005d40:	f8c8 3000 	strge.w	r3, [r8]
 8005d44:	4b9a      	ldr	r3, [pc, #616]	; (8005fb0 <_dtoa_r+0x2d8>)
 8005d46:	bfbc      	itt	lt
 8005d48:	2201      	movlt	r2, #1
 8005d4a:	f8c8 2000 	strlt.w	r2, [r8]
 8005d4e:	ea33 030b 	bics.w	r3, r3, fp
 8005d52:	d11b      	bne.n	8005d8c <_dtoa_r+0xb4>
 8005d54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d56:	f242 730f 	movw	r3, #9999	; 0x270f
 8005d5a:	6013      	str	r3, [r2, #0]
 8005d5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d60:	4333      	orrs	r3, r6
 8005d62:	f000 8592 	beq.w	800688a <_dtoa_r+0xbb2>
 8005d66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d68:	b963      	cbnz	r3, 8005d84 <_dtoa_r+0xac>
 8005d6a:	4b92      	ldr	r3, [pc, #584]	; (8005fb4 <_dtoa_r+0x2dc>)
 8005d6c:	e022      	b.n	8005db4 <_dtoa_r+0xdc>
 8005d6e:	4b92      	ldr	r3, [pc, #584]	; (8005fb8 <_dtoa_r+0x2e0>)
 8005d70:	9301      	str	r3, [sp, #4]
 8005d72:	3308      	adds	r3, #8
 8005d74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005d76:	6013      	str	r3, [r2, #0]
 8005d78:	9801      	ldr	r0, [sp, #4]
 8005d7a:	b013      	add	sp, #76	; 0x4c
 8005d7c:	ecbd 8b04 	vpop	{d8-d9}
 8005d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d84:	4b8b      	ldr	r3, [pc, #556]	; (8005fb4 <_dtoa_r+0x2dc>)
 8005d86:	9301      	str	r3, [sp, #4]
 8005d88:	3303      	adds	r3, #3
 8005d8a:	e7f3      	b.n	8005d74 <_dtoa_r+0x9c>
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2300      	movs	r3, #0
 8005d90:	4650      	mov	r0, sl
 8005d92:	4659      	mov	r1, fp
 8005d94:	f7fa fe98 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d98:	ec4b ab19 	vmov	d9, sl, fp
 8005d9c:	4680      	mov	r8, r0
 8005d9e:	b158      	cbz	r0, 8005db8 <_dtoa_r+0xe0>
 8005da0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005da2:	2301      	movs	r3, #1
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 856b 	beq.w	8006884 <_dtoa_r+0xbac>
 8005dae:	4883      	ldr	r0, [pc, #524]	; (8005fbc <_dtoa_r+0x2e4>)
 8005db0:	6018      	str	r0, [r3, #0]
 8005db2:	1e43      	subs	r3, r0, #1
 8005db4:	9301      	str	r3, [sp, #4]
 8005db6:	e7df      	b.n	8005d78 <_dtoa_r+0xa0>
 8005db8:	ec4b ab10 	vmov	d0, sl, fp
 8005dbc:	aa10      	add	r2, sp, #64	; 0x40
 8005dbe:	a911      	add	r1, sp, #68	; 0x44
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f001 f8b9 	bl	8006f38 <__d2b>
 8005dc6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005dca:	ee08 0a10 	vmov	s16, r0
 8005dce:	2d00      	cmp	r5, #0
 8005dd0:	f000 8084 	beq.w	8005edc <_dtoa_r+0x204>
 8005dd4:	ee19 3a90 	vmov	r3, s19
 8005dd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ddc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005de0:	4656      	mov	r6, sl
 8005de2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005de6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005dea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005dee:	4b74      	ldr	r3, [pc, #464]	; (8005fc0 <_dtoa_r+0x2e8>)
 8005df0:	2200      	movs	r2, #0
 8005df2:	4630      	mov	r0, r6
 8005df4:	4639      	mov	r1, r7
 8005df6:	f7fa fa47 	bl	8000288 <__aeabi_dsub>
 8005dfa:	a365      	add	r3, pc, #404	; (adr r3, 8005f90 <_dtoa_r+0x2b8>)
 8005dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e00:	f7fa fbfa 	bl	80005f8 <__aeabi_dmul>
 8005e04:	a364      	add	r3, pc, #400	; (adr r3, 8005f98 <_dtoa_r+0x2c0>)
 8005e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0a:	f7fa fa3f 	bl	800028c <__adddf3>
 8005e0e:	4606      	mov	r6, r0
 8005e10:	4628      	mov	r0, r5
 8005e12:	460f      	mov	r7, r1
 8005e14:	f7fa fb86 	bl	8000524 <__aeabi_i2d>
 8005e18:	a361      	add	r3, pc, #388	; (adr r3, 8005fa0 <_dtoa_r+0x2c8>)
 8005e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1e:	f7fa fbeb 	bl	80005f8 <__aeabi_dmul>
 8005e22:	4602      	mov	r2, r0
 8005e24:	460b      	mov	r3, r1
 8005e26:	4630      	mov	r0, r6
 8005e28:	4639      	mov	r1, r7
 8005e2a:	f7fa fa2f 	bl	800028c <__adddf3>
 8005e2e:	4606      	mov	r6, r0
 8005e30:	460f      	mov	r7, r1
 8005e32:	f7fa fe91 	bl	8000b58 <__aeabi_d2iz>
 8005e36:	2200      	movs	r2, #0
 8005e38:	9000      	str	r0, [sp, #0]
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	4630      	mov	r0, r6
 8005e3e:	4639      	mov	r1, r7
 8005e40:	f7fa fe4c 	bl	8000adc <__aeabi_dcmplt>
 8005e44:	b150      	cbz	r0, 8005e5c <_dtoa_r+0x184>
 8005e46:	9800      	ldr	r0, [sp, #0]
 8005e48:	f7fa fb6c 	bl	8000524 <__aeabi_i2d>
 8005e4c:	4632      	mov	r2, r6
 8005e4e:	463b      	mov	r3, r7
 8005e50:	f7fa fe3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e54:	b910      	cbnz	r0, 8005e5c <_dtoa_r+0x184>
 8005e56:	9b00      	ldr	r3, [sp, #0]
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	9b00      	ldr	r3, [sp, #0]
 8005e5e:	2b16      	cmp	r3, #22
 8005e60:	d85a      	bhi.n	8005f18 <_dtoa_r+0x240>
 8005e62:	9a00      	ldr	r2, [sp, #0]
 8005e64:	4b57      	ldr	r3, [pc, #348]	; (8005fc4 <_dtoa_r+0x2ec>)
 8005e66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	ec51 0b19 	vmov	r0, r1, d9
 8005e72:	f7fa fe33 	bl	8000adc <__aeabi_dcmplt>
 8005e76:	2800      	cmp	r0, #0
 8005e78:	d050      	beq.n	8005f1c <_dtoa_r+0x244>
 8005e7a:	9b00      	ldr	r3, [sp, #0]
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	2300      	movs	r3, #0
 8005e82:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e86:	1b5d      	subs	r5, r3, r5
 8005e88:	1e6b      	subs	r3, r5, #1
 8005e8a:	9305      	str	r3, [sp, #20]
 8005e8c:	bf45      	ittet	mi
 8005e8e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005e92:	9304      	strmi	r3, [sp, #16]
 8005e94:	2300      	movpl	r3, #0
 8005e96:	2300      	movmi	r3, #0
 8005e98:	bf4c      	ite	mi
 8005e9a:	9305      	strmi	r3, [sp, #20]
 8005e9c:	9304      	strpl	r3, [sp, #16]
 8005e9e:	9b00      	ldr	r3, [sp, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	db3d      	blt.n	8005f20 <_dtoa_r+0x248>
 8005ea4:	9b05      	ldr	r3, [sp, #20]
 8005ea6:	9a00      	ldr	r2, [sp, #0]
 8005ea8:	920a      	str	r2, [sp, #40]	; 0x28
 8005eaa:	4413      	add	r3, r2
 8005eac:	9305      	str	r3, [sp, #20]
 8005eae:	2300      	movs	r3, #0
 8005eb0:	9307      	str	r3, [sp, #28]
 8005eb2:	9b06      	ldr	r3, [sp, #24]
 8005eb4:	2b09      	cmp	r3, #9
 8005eb6:	f200 8089 	bhi.w	8005fcc <_dtoa_r+0x2f4>
 8005eba:	2b05      	cmp	r3, #5
 8005ebc:	bfc4      	itt	gt
 8005ebe:	3b04      	subgt	r3, #4
 8005ec0:	9306      	strgt	r3, [sp, #24]
 8005ec2:	9b06      	ldr	r3, [sp, #24]
 8005ec4:	f1a3 0302 	sub.w	r3, r3, #2
 8005ec8:	bfcc      	ite	gt
 8005eca:	2500      	movgt	r5, #0
 8005ecc:	2501      	movle	r5, #1
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	f200 8087 	bhi.w	8005fe2 <_dtoa_r+0x30a>
 8005ed4:	e8df f003 	tbb	[pc, r3]
 8005ed8:	59383a2d 	.word	0x59383a2d
 8005edc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005ee0:	441d      	add	r5, r3
 8005ee2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	bfc1      	itttt	gt
 8005eea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005eee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ef2:	fa0b f303 	lslgt.w	r3, fp, r3
 8005ef6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005efa:	bfda      	itte	le
 8005efc:	f1c3 0320 	rsble	r3, r3, #32
 8005f00:	fa06 f003 	lslle.w	r0, r6, r3
 8005f04:	4318      	orrgt	r0, r3
 8005f06:	f7fa fafd 	bl	8000504 <__aeabi_ui2d>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	4606      	mov	r6, r0
 8005f0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005f12:	3d01      	subs	r5, #1
 8005f14:	930e      	str	r3, [sp, #56]	; 0x38
 8005f16:	e76a      	b.n	8005dee <_dtoa_r+0x116>
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e7b2      	b.n	8005e82 <_dtoa_r+0x1aa>
 8005f1c:	900b      	str	r0, [sp, #44]	; 0x2c
 8005f1e:	e7b1      	b.n	8005e84 <_dtoa_r+0x1ac>
 8005f20:	9b04      	ldr	r3, [sp, #16]
 8005f22:	9a00      	ldr	r2, [sp, #0]
 8005f24:	1a9b      	subs	r3, r3, r2
 8005f26:	9304      	str	r3, [sp, #16]
 8005f28:	4253      	negs	r3, r2
 8005f2a:	9307      	str	r3, [sp, #28]
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f30:	e7bf      	b.n	8005eb2 <_dtoa_r+0x1da>
 8005f32:	2300      	movs	r3, #0
 8005f34:	9308      	str	r3, [sp, #32]
 8005f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	dc55      	bgt.n	8005fe8 <_dtoa_r+0x310>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005f42:	461a      	mov	r2, r3
 8005f44:	9209      	str	r2, [sp, #36]	; 0x24
 8005f46:	e00c      	b.n	8005f62 <_dtoa_r+0x28a>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e7f3      	b.n	8005f34 <_dtoa_r+0x25c>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f50:	9308      	str	r3, [sp, #32]
 8005f52:	9b00      	ldr	r3, [sp, #0]
 8005f54:	4413      	add	r3, r2
 8005f56:	9302      	str	r3, [sp, #8]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	9303      	str	r3, [sp, #12]
 8005f5e:	bfb8      	it	lt
 8005f60:	2301      	movlt	r3, #1
 8005f62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005f64:	2200      	movs	r2, #0
 8005f66:	6042      	str	r2, [r0, #4]
 8005f68:	2204      	movs	r2, #4
 8005f6a:	f102 0614 	add.w	r6, r2, #20
 8005f6e:	429e      	cmp	r6, r3
 8005f70:	6841      	ldr	r1, [r0, #4]
 8005f72:	d93d      	bls.n	8005ff0 <_dtoa_r+0x318>
 8005f74:	4620      	mov	r0, r4
 8005f76:	f000 fcb7 	bl	80068e8 <_Balloc>
 8005f7a:	9001      	str	r0, [sp, #4]
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d13b      	bne.n	8005ff8 <_dtoa_r+0x320>
 8005f80:	4b11      	ldr	r3, [pc, #68]	; (8005fc8 <_dtoa_r+0x2f0>)
 8005f82:	4602      	mov	r2, r0
 8005f84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005f88:	e6c0      	b.n	8005d0c <_dtoa_r+0x34>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e7df      	b.n	8005f4e <_dtoa_r+0x276>
 8005f8e:	bf00      	nop
 8005f90:	636f4361 	.word	0x636f4361
 8005f94:	3fd287a7 	.word	0x3fd287a7
 8005f98:	8b60c8b3 	.word	0x8b60c8b3
 8005f9c:	3fc68a28 	.word	0x3fc68a28
 8005fa0:	509f79fb 	.word	0x509f79fb
 8005fa4:	3fd34413 	.word	0x3fd34413
 8005fa8:	08007df1 	.word	0x08007df1
 8005fac:	08007e08 	.word	0x08007e08
 8005fb0:	7ff00000 	.word	0x7ff00000
 8005fb4:	08007ded 	.word	0x08007ded
 8005fb8:	08007de4 	.word	0x08007de4
 8005fbc:	08007dc1 	.word	0x08007dc1
 8005fc0:	3ff80000 	.word	0x3ff80000
 8005fc4:	08007ef8 	.word	0x08007ef8
 8005fc8:	08007e63 	.word	0x08007e63
 8005fcc:	2501      	movs	r5, #1
 8005fce:	2300      	movs	r3, #0
 8005fd0:	9306      	str	r3, [sp, #24]
 8005fd2:	9508      	str	r5, [sp, #32]
 8005fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8005fd8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2312      	movs	r3, #18
 8005fe0:	e7b0      	b.n	8005f44 <_dtoa_r+0x26c>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	9308      	str	r3, [sp, #32]
 8005fe6:	e7f5      	b.n	8005fd4 <_dtoa_r+0x2fc>
 8005fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005fee:	e7b8      	b.n	8005f62 <_dtoa_r+0x28a>
 8005ff0:	3101      	adds	r1, #1
 8005ff2:	6041      	str	r1, [r0, #4]
 8005ff4:	0052      	lsls	r2, r2, #1
 8005ff6:	e7b8      	b.n	8005f6a <_dtoa_r+0x292>
 8005ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ffa:	9a01      	ldr	r2, [sp, #4]
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	9b03      	ldr	r3, [sp, #12]
 8006000:	2b0e      	cmp	r3, #14
 8006002:	f200 809d 	bhi.w	8006140 <_dtoa_r+0x468>
 8006006:	2d00      	cmp	r5, #0
 8006008:	f000 809a 	beq.w	8006140 <_dtoa_r+0x468>
 800600c:	9b00      	ldr	r3, [sp, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	dd32      	ble.n	8006078 <_dtoa_r+0x3a0>
 8006012:	4ab7      	ldr	r2, [pc, #732]	; (80062f0 <_dtoa_r+0x618>)
 8006014:	f003 030f 	and.w	r3, r3, #15
 8006018:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800601c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006020:	9b00      	ldr	r3, [sp, #0]
 8006022:	05d8      	lsls	r0, r3, #23
 8006024:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006028:	d516      	bpl.n	8006058 <_dtoa_r+0x380>
 800602a:	4bb2      	ldr	r3, [pc, #712]	; (80062f4 <_dtoa_r+0x61c>)
 800602c:	ec51 0b19 	vmov	r0, r1, d9
 8006030:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006034:	f7fa fc0a 	bl	800084c <__aeabi_ddiv>
 8006038:	f007 070f 	and.w	r7, r7, #15
 800603c:	4682      	mov	sl, r0
 800603e:	468b      	mov	fp, r1
 8006040:	2503      	movs	r5, #3
 8006042:	4eac      	ldr	r6, [pc, #688]	; (80062f4 <_dtoa_r+0x61c>)
 8006044:	b957      	cbnz	r7, 800605c <_dtoa_r+0x384>
 8006046:	4642      	mov	r2, r8
 8006048:	464b      	mov	r3, r9
 800604a:	4650      	mov	r0, sl
 800604c:	4659      	mov	r1, fp
 800604e:	f7fa fbfd 	bl	800084c <__aeabi_ddiv>
 8006052:	4682      	mov	sl, r0
 8006054:	468b      	mov	fp, r1
 8006056:	e028      	b.n	80060aa <_dtoa_r+0x3d2>
 8006058:	2502      	movs	r5, #2
 800605a:	e7f2      	b.n	8006042 <_dtoa_r+0x36a>
 800605c:	07f9      	lsls	r1, r7, #31
 800605e:	d508      	bpl.n	8006072 <_dtoa_r+0x39a>
 8006060:	4640      	mov	r0, r8
 8006062:	4649      	mov	r1, r9
 8006064:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006068:	f7fa fac6 	bl	80005f8 <__aeabi_dmul>
 800606c:	3501      	adds	r5, #1
 800606e:	4680      	mov	r8, r0
 8006070:	4689      	mov	r9, r1
 8006072:	107f      	asrs	r7, r7, #1
 8006074:	3608      	adds	r6, #8
 8006076:	e7e5      	b.n	8006044 <_dtoa_r+0x36c>
 8006078:	f000 809b 	beq.w	80061b2 <_dtoa_r+0x4da>
 800607c:	9b00      	ldr	r3, [sp, #0]
 800607e:	4f9d      	ldr	r7, [pc, #628]	; (80062f4 <_dtoa_r+0x61c>)
 8006080:	425e      	negs	r6, r3
 8006082:	4b9b      	ldr	r3, [pc, #620]	; (80062f0 <_dtoa_r+0x618>)
 8006084:	f006 020f 	and.w	r2, r6, #15
 8006088:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006090:	ec51 0b19 	vmov	r0, r1, d9
 8006094:	f7fa fab0 	bl	80005f8 <__aeabi_dmul>
 8006098:	1136      	asrs	r6, r6, #4
 800609a:	4682      	mov	sl, r0
 800609c:	468b      	mov	fp, r1
 800609e:	2300      	movs	r3, #0
 80060a0:	2502      	movs	r5, #2
 80060a2:	2e00      	cmp	r6, #0
 80060a4:	d17a      	bne.n	800619c <_dtoa_r+0x4c4>
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1d3      	bne.n	8006052 <_dtoa_r+0x37a>
 80060aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 8082 	beq.w	80061b6 <_dtoa_r+0x4de>
 80060b2:	4b91      	ldr	r3, [pc, #580]	; (80062f8 <_dtoa_r+0x620>)
 80060b4:	2200      	movs	r2, #0
 80060b6:	4650      	mov	r0, sl
 80060b8:	4659      	mov	r1, fp
 80060ba:	f7fa fd0f 	bl	8000adc <__aeabi_dcmplt>
 80060be:	2800      	cmp	r0, #0
 80060c0:	d079      	beq.n	80061b6 <_dtoa_r+0x4de>
 80060c2:	9b03      	ldr	r3, [sp, #12]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d076      	beq.n	80061b6 <_dtoa_r+0x4de>
 80060c8:	9b02      	ldr	r3, [sp, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	dd36      	ble.n	800613c <_dtoa_r+0x464>
 80060ce:	9b00      	ldr	r3, [sp, #0]
 80060d0:	4650      	mov	r0, sl
 80060d2:	4659      	mov	r1, fp
 80060d4:	1e5f      	subs	r7, r3, #1
 80060d6:	2200      	movs	r2, #0
 80060d8:	4b88      	ldr	r3, [pc, #544]	; (80062fc <_dtoa_r+0x624>)
 80060da:	f7fa fa8d 	bl	80005f8 <__aeabi_dmul>
 80060de:	9e02      	ldr	r6, [sp, #8]
 80060e0:	4682      	mov	sl, r0
 80060e2:	468b      	mov	fp, r1
 80060e4:	3501      	adds	r5, #1
 80060e6:	4628      	mov	r0, r5
 80060e8:	f7fa fa1c 	bl	8000524 <__aeabi_i2d>
 80060ec:	4652      	mov	r2, sl
 80060ee:	465b      	mov	r3, fp
 80060f0:	f7fa fa82 	bl	80005f8 <__aeabi_dmul>
 80060f4:	4b82      	ldr	r3, [pc, #520]	; (8006300 <_dtoa_r+0x628>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	f7fa f8c8 	bl	800028c <__adddf3>
 80060fc:	46d0      	mov	r8, sl
 80060fe:	46d9      	mov	r9, fp
 8006100:	4682      	mov	sl, r0
 8006102:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006106:	2e00      	cmp	r6, #0
 8006108:	d158      	bne.n	80061bc <_dtoa_r+0x4e4>
 800610a:	4b7e      	ldr	r3, [pc, #504]	; (8006304 <_dtoa_r+0x62c>)
 800610c:	2200      	movs	r2, #0
 800610e:	4640      	mov	r0, r8
 8006110:	4649      	mov	r1, r9
 8006112:	f7fa f8b9 	bl	8000288 <__aeabi_dsub>
 8006116:	4652      	mov	r2, sl
 8006118:	465b      	mov	r3, fp
 800611a:	4680      	mov	r8, r0
 800611c:	4689      	mov	r9, r1
 800611e:	f7fa fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 8006122:	2800      	cmp	r0, #0
 8006124:	f040 8295 	bne.w	8006652 <_dtoa_r+0x97a>
 8006128:	4652      	mov	r2, sl
 800612a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800612e:	4640      	mov	r0, r8
 8006130:	4649      	mov	r1, r9
 8006132:	f7fa fcd3 	bl	8000adc <__aeabi_dcmplt>
 8006136:	2800      	cmp	r0, #0
 8006138:	f040 8289 	bne.w	800664e <_dtoa_r+0x976>
 800613c:	ec5b ab19 	vmov	sl, fp, d9
 8006140:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006142:	2b00      	cmp	r3, #0
 8006144:	f2c0 8148 	blt.w	80063d8 <_dtoa_r+0x700>
 8006148:	9a00      	ldr	r2, [sp, #0]
 800614a:	2a0e      	cmp	r2, #14
 800614c:	f300 8144 	bgt.w	80063d8 <_dtoa_r+0x700>
 8006150:	4b67      	ldr	r3, [pc, #412]	; (80062f0 <_dtoa_r+0x618>)
 8006152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006156:	e9d3 8900 	ldrd	r8, r9, [r3]
 800615a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800615c:	2b00      	cmp	r3, #0
 800615e:	f280 80d5 	bge.w	800630c <_dtoa_r+0x634>
 8006162:	9b03      	ldr	r3, [sp, #12]
 8006164:	2b00      	cmp	r3, #0
 8006166:	f300 80d1 	bgt.w	800630c <_dtoa_r+0x634>
 800616a:	f040 826f 	bne.w	800664c <_dtoa_r+0x974>
 800616e:	4b65      	ldr	r3, [pc, #404]	; (8006304 <_dtoa_r+0x62c>)
 8006170:	2200      	movs	r2, #0
 8006172:	4640      	mov	r0, r8
 8006174:	4649      	mov	r1, r9
 8006176:	f7fa fa3f 	bl	80005f8 <__aeabi_dmul>
 800617a:	4652      	mov	r2, sl
 800617c:	465b      	mov	r3, fp
 800617e:	f7fa fcc1 	bl	8000b04 <__aeabi_dcmpge>
 8006182:	9e03      	ldr	r6, [sp, #12]
 8006184:	4637      	mov	r7, r6
 8006186:	2800      	cmp	r0, #0
 8006188:	f040 8245 	bne.w	8006616 <_dtoa_r+0x93e>
 800618c:	9d01      	ldr	r5, [sp, #4]
 800618e:	2331      	movs	r3, #49	; 0x31
 8006190:	f805 3b01 	strb.w	r3, [r5], #1
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	e240      	b.n	800661e <_dtoa_r+0x946>
 800619c:	07f2      	lsls	r2, r6, #31
 800619e:	d505      	bpl.n	80061ac <_dtoa_r+0x4d4>
 80061a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061a4:	f7fa fa28 	bl	80005f8 <__aeabi_dmul>
 80061a8:	3501      	adds	r5, #1
 80061aa:	2301      	movs	r3, #1
 80061ac:	1076      	asrs	r6, r6, #1
 80061ae:	3708      	adds	r7, #8
 80061b0:	e777      	b.n	80060a2 <_dtoa_r+0x3ca>
 80061b2:	2502      	movs	r5, #2
 80061b4:	e779      	b.n	80060aa <_dtoa_r+0x3d2>
 80061b6:	9f00      	ldr	r7, [sp, #0]
 80061b8:	9e03      	ldr	r6, [sp, #12]
 80061ba:	e794      	b.n	80060e6 <_dtoa_r+0x40e>
 80061bc:	9901      	ldr	r1, [sp, #4]
 80061be:	4b4c      	ldr	r3, [pc, #304]	; (80062f0 <_dtoa_r+0x618>)
 80061c0:	4431      	add	r1, r6
 80061c2:	910d      	str	r1, [sp, #52]	; 0x34
 80061c4:	9908      	ldr	r1, [sp, #32]
 80061c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80061ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061ce:	2900      	cmp	r1, #0
 80061d0:	d043      	beq.n	800625a <_dtoa_r+0x582>
 80061d2:	494d      	ldr	r1, [pc, #308]	; (8006308 <_dtoa_r+0x630>)
 80061d4:	2000      	movs	r0, #0
 80061d6:	f7fa fb39 	bl	800084c <__aeabi_ddiv>
 80061da:	4652      	mov	r2, sl
 80061dc:	465b      	mov	r3, fp
 80061de:	f7fa f853 	bl	8000288 <__aeabi_dsub>
 80061e2:	9d01      	ldr	r5, [sp, #4]
 80061e4:	4682      	mov	sl, r0
 80061e6:	468b      	mov	fp, r1
 80061e8:	4649      	mov	r1, r9
 80061ea:	4640      	mov	r0, r8
 80061ec:	f7fa fcb4 	bl	8000b58 <__aeabi_d2iz>
 80061f0:	4606      	mov	r6, r0
 80061f2:	f7fa f997 	bl	8000524 <__aeabi_i2d>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4640      	mov	r0, r8
 80061fc:	4649      	mov	r1, r9
 80061fe:	f7fa f843 	bl	8000288 <__aeabi_dsub>
 8006202:	3630      	adds	r6, #48	; 0x30
 8006204:	f805 6b01 	strb.w	r6, [r5], #1
 8006208:	4652      	mov	r2, sl
 800620a:	465b      	mov	r3, fp
 800620c:	4680      	mov	r8, r0
 800620e:	4689      	mov	r9, r1
 8006210:	f7fa fc64 	bl	8000adc <__aeabi_dcmplt>
 8006214:	2800      	cmp	r0, #0
 8006216:	d163      	bne.n	80062e0 <_dtoa_r+0x608>
 8006218:	4642      	mov	r2, r8
 800621a:	464b      	mov	r3, r9
 800621c:	4936      	ldr	r1, [pc, #216]	; (80062f8 <_dtoa_r+0x620>)
 800621e:	2000      	movs	r0, #0
 8006220:	f7fa f832 	bl	8000288 <__aeabi_dsub>
 8006224:	4652      	mov	r2, sl
 8006226:	465b      	mov	r3, fp
 8006228:	f7fa fc58 	bl	8000adc <__aeabi_dcmplt>
 800622c:	2800      	cmp	r0, #0
 800622e:	f040 80b5 	bne.w	800639c <_dtoa_r+0x6c4>
 8006232:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006234:	429d      	cmp	r5, r3
 8006236:	d081      	beq.n	800613c <_dtoa_r+0x464>
 8006238:	4b30      	ldr	r3, [pc, #192]	; (80062fc <_dtoa_r+0x624>)
 800623a:	2200      	movs	r2, #0
 800623c:	4650      	mov	r0, sl
 800623e:	4659      	mov	r1, fp
 8006240:	f7fa f9da 	bl	80005f8 <__aeabi_dmul>
 8006244:	4b2d      	ldr	r3, [pc, #180]	; (80062fc <_dtoa_r+0x624>)
 8006246:	4682      	mov	sl, r0
 8006248:	468b      	mov	fp, r1
 800624a:	4640      	mov	r0, r8
 800624c:	4649      	mov	r1, r9
 800624e:	2200      	movs	r2, #0
 8006250:	f7fa f9d2 	bl	80005f8 <__aeabi_dmul>
 8006254:	4680      	mov	r8, r0
 8006256:	4689      	mov	r9, r1
 8006258:	e7c6      	b.n	80061e8 <_dtoa_r+0x510>
 800625a:	4650      	mov	r0, sl
 800625c:	4659      	mov	r1, fp
 800625e:	f7fa f9cb 	bl	80005f8 <__aeabi_dmul>
 8006262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006264:	9d01      	ldr	r5, [sp, #4]
 8006266:	930f      	str	r3, [sp, #60]	; 0x3c
 8006268:	4682      	mov	sl, r0
 800626a:	468b      	mov	fp, r1
 800626c:	4649      	mov	r1, r9
 800626e:	4640      	mov	r0, r8
 8006270:	f7fa fc72 	bl	8000b58 <__aeabi_d2iz>
 8006274:	4606      	mov	r6, r0
 8006276:	f7fa f955 	bl	8000524 <__aeabi_i2d>
 800627a:	3630      	adds	r6, #48	; 0x30
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	4640      	mov	r0, r8
 8006282:	4649      	mov	r1, r9
 8006284:	f7fa f800 	bl	8000288 <__aeabi_dsub>
 8006288:	f805 6b01 	strb.w	r6, [r5], #1
 800628c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800628e:	429d      	cmp	r5, r3
 8006290:	4680      	mov	r8, r0
 8006292:	4689      	mov	r9, r1
 8006294:	f04f 0200 	mov.w	r2, #0
 8006298:	d124      	bne.n	80062e4 <_dtoa_r+0x60c>
 800629a:	4b1b      	ldr	r3, [pc, #108]	; (8006308 <_dtoa_r+0x630>)
 800629c:	4650      	mov	r0, sl
 800629e:	4659      	mov	r1, fp
 80062a0:	f7f9 fff4 	bl	800028c <__adddf3>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4640      	mov	r0, r8
 80062aa:	4649      	mov	r1, r9
 80062ac:	f7fa fc34 	bl	8000b18 <__aeabi_dcmpgt>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d173      	bne.n	800639c <_dtoa_r+0x6c4>
 80062b4:	4652      	mov	r2, sl
 80062b6:	465b      	mov	r3, fp
 80062b8:	4913      	ldr	r1, [pc, #76]	; (8006308 <_dtoa_r+0x630>)
 80062ba:	2000      	movs	r0, #0
 80062bc:	f7f9 ffe4 	bl	8000288 <__aeabi_dsub>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4640      	mov	r0, r8
 80062c6:	4649      	mov	r1, r9
 80062c8:	f7fa fc08 	bl	8000adc <__aeabi_dcmplt>
 80062cc:	2800      	cmp	r0, #0
 80062ce:	f43f af35 	beq.w	800613c <_dtoa_r+0x464>
 80062d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80062d4:	1e6b      	subs	r3, r5, #1
 80062d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80062d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80062dc:	2b30      	cmp	r3, #48	; 0x30
 80062de:	d0f8      	beq.n	80062d2 <_dtoa_r+0x5fa>
 80062e0:	9700      	str	r7, [sp, #0]
 80062e2:	e049      	b.n	8006378 <_dtoa_r+0x6a0>
 80062e4:	4b05      	ldr	r3, [pc, #20]	; (80062fc <_dtoa_r+0x624>)
 80062e6:	f7fa f987 	bl	80005f8 <__aeabi_dmul>
 80062ea:	4680      	mov	r8, r0
 80062ec:	4689      	mov	r9, r1
 80062ee:	e7bd      	b.n	800626c <_dtoa_r+0x594>
 80062f0:	08007ef8 	.word	0x08007ef8
 80062f4:	08007ed0 	.word	0x08007ed0
 80062f8:	3ff00000 	.word	0x3ff00000
 80062fc:	40240000 	.word	0x40240000
 8006300:	401c0000 	.word	0x401c0000
 8006304:	40140000 	.word	0x40140000
 8006308:	3fe00000 	.word	0x3fe00000
 800630c:	9d01      	ldr	r5, [sp, #4]
 800630e:	4656      	mov	r6, sl
 8006310:	465f      	mov	r7, fp
 8006312:	4642      	mov	r2, r8
 8006314:	464b      	mov	r3, r9
 8006316:	4630      	mov	r0, r6
 8006318:	4639      	mov	r1, r7
 800631a:	f7fa fa97 	bl	800084c <__aeabi_ddiv>
 800631e:	f7fa fc1b 	bl	8000b58 <__aeabi_d2iz>
 8006322:	4682      	mov	sl, r0
 8006324:	f7fa f8fe 	bl	8000524 <__aeabi_i2d>
 8006328:	4642      	mov	r2, r8
 800632a:	464b      	mov	r3, r9
 800632c:	f7fa f964 	bl	80005f8 <__aeabi_dmul>
 8006330:	4602      	mov	r2, r0
 8006332:	460b      	mov	r3, r1
 8006334:	4630      	mov	r0, r6
 8006336:	4639      	mov	r1, r7
 8006338:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800633c:	f7f9 ffa4 	bl	8000288 <__aeabi_dsub>
 8006340:	f805 6b01 	strb.w	r6, [r5], #1
 8006344:	9e01      	ldr	r6, [sp, #4]
 8006346:	9f03      	ldr	r7, [sp, #12]
 8006348:	1bae      	subs	r6, r5, r6
 800634a:	42b7      	cmp	r7, r6
 800634c:	4602      	mov	r2, r0
 800634e:	460b      	mov	r3, r1
 8006350:	d135      	bne.n	80063be <_dtoa_r+0x6e6>
 8006352:	f7f9 ff9b 	bl	800028c <__adddf3>
 8006356:	4642      	mov	r2, r8
 8006358:	464b      	mov	r3, r9
 800635a:	4606      	mov	r6, r0
 800635c:	460f      	mov	r7, r1
 800635e:	f7fa fbdb 	bl	8000b18 <__aeabi_dcmpgt>
 8006362:	b9d0      	cbnz	r0, 800639a <_dtoa_r+0x6c2>
 8006364:	4642      	mov	r2, r8
 8006366:	464b      	mov	r3, r9
 8006368:	4630      	mov	r0, r6
 800636a:	4639      	mov	r1, r7
 800636c:	f7fa fbac 	bl	8000ac8 <__aeabi_dcmpeq>
 8006370:	b110      	cbz	r0, 8006378 <_dtoa_r+0x6a0>
 8006372:	f01a 0f01 	tst.w	sl, #1
 8006376:	d110      	bne.n	800639a <_dtoa_r+0x6c2>
 8006378:	4620      	mov	r0, r4
 800637a:	ee18 1a10 	vmov	r1, s16
 800637e:	f000 faf3 	bl	8006968 <_Bfree>
 8006382:	2300      	movs	r3, #0
 8006384:	9800      	ldr	r0, [sp, #0]
 8006386:	702b      	strb	r3, [r5, #0]
 8006388:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800638a:	3001      	adds	r0, #1
 800638c:	6018      	str	r0, [r3, #0]
 800638e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006390:	2b00      	cmp	r3, #0
 8006392:	f43f acf1 	beq.w	8005d78 <_dtoa_r+0xa0>
 8006396:	601d      	str	r5, [r3, #0]
 8006398:	e4ee      	b.n	8005d78 <_dtoa_r+0xa0>
 800639a:	9f00      	ldr	r7, [sp, #0]
 800639c:	462b      	mov	r3, r5
 800639e:	461d      	mov	r5, r3
 80063a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063a4:	2a39      	cmp	r2, #57	; 0x39
 80063a6:	d106      	bne.n	80063b6 <_dtoa_r+0x6de>
 80063a8:	9a01      	ldr	r2, [sp, #4]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d1f7      	bne.n	800639e <_dtoa_r+0x6c6>
 80063ae:	9901      	ldr	r1, [sp, #4]
 80063b0:	2230      	movs	r2, #48	; 0x30
 80063b2:	3701      	adds	r7, #1
 80063b4:	700a      	strb	r2, [r1, #0]
 80063b6:	781a      	ldrb	r2, [r3, #0]
 80063b8:	3201      	adds	r2, #1
 80063ba:	701a      	strb	r2, [r3, #0]
 80063bc:	e790      	b.n	80062e0 <_dtoa_r+0x608>
 80063be:	4ba6      	ldr	r3, [pc, #664]	; (8006658 <_dtoa_r+0x980>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	f7fa f919 	bl	80005f8 <__aeabi_dmul>
 80063c6:	2200      	movs	r2, #0
 80063c8:	2300      	movs	r3, #0
 80063ca:	4606      	mov	r6, r0
 80063cc:	460f      	mov	r7, r1
 80063ce:	f7fa fb7b 	bl	8000ac8 <__aeabi_dcmpeq>
 80063d2:	2800      	cmp	r0, #0
 80063d4:	d09d      	beq.n	8006312 <_dtoa_r+0x63a>
 80063d6:	e7cf      	b.n	8006378 <_dtoa_r+0x6a0>
 80063d8:	9a08      	ldr	r2, [sp, #32]
 80063da:	2a00      	cmp	r2, #0
 80063dc:	f000 80d7 	beq.w	800658e <_dtoa_r+0x8b6>
 80063e0:	9a06      	ldr	r2, [sp, #24]
 80063e2:	2a01      	cmp	r2, #1
 80063e4:	f300 80ba 	bgt.w	800655c <_dtoa_r+0x884>
 80063e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063ea:	2a00      	cmp	r2, #0
 80063ec:	f000 80b2 	beq.w	8006554 <_dtoa_r+0x87c>
 80063f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80063f4:	9e07      	ldr	r6, [sp, #28]
 80063f6:	9d04      	ldr	r5, [sp, #16]
 80063f8:	9a04      	ldr	r2, [sp, #16]
 80063fa:	441a      	add	r2, r3
 80063fc:	9204      	str	r2, [sp, #16]
 80063fe:	9a05      	ldr	r2, [sp, #20]
 8006400:	2101      	movs	r1, #1
 8006402:	441a      	add	r2, r3
 8006404:	4620      	mov	r0, r4
 8006406:	9205      	str	r2, [sp, #20]
 8006408:	f000 fb66 	bl	8006ad8 <__i2b>
 800640c:	4607      	mov	r7, r0
 800640e:	2d00      	cmp	r5, #0
 8006410:	dd0c      	ble.n	800642c <_dtoa_r+0x754>
 8006412:	9b05      	ldr	r3, [sp, #20]
 8006414:	2b00      	cmp	r3, #0
 8006416:	dd09      	ble.n	800642c <_dtoa_r+0x754>
 8006418:	42ab      	cmp	r3, r5
 800641a:	9a04      	ldr	r2, [sp, #16]
 800641c:	bfa8      	it	ge
 800641e:	462b      	movge	r3, r5
 8006420:	1ad2      	subs	r2, r2, r3
 8006422:	9204      	str	r2, [sp, #16]
 8006424:	9a05      	ldr	r2, [sp, #20]
 8006426:	1aed      	subs	r5, r5, r3
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	9305      	str	r3, [sp, #20]
 800642c:	9b07      	ldr	r3, [sp, #28]
 800642e:	b31b      	cbz	r3, 8006478 <_dtoa_r+0x7a0>
 8006430:	9b08      	ldr	r3, [sp, #32]
 8006432:	2b00      	cmp	r3, #0
 8006434:	f000 80af 	beq.w	8006596 <_dtoa_r+0x8be>
 8006438:	2e00      	cmp	r6, #0
 800643a:	dd13      	ble.n	8006464 <_dtoa_r+0x78c>
 800643c:	4639      	mov	r1, r7
 800643e:	4632      	mov	r2, r6
 8006440:	4620      	mov	r0, r4
 8006442:	f000 fc09 	bl	8006c58 <__pow5mult>
 8006446:	ee18 2a10 	vmov	r2, s16
 800644a:	4601      	mov	r1, r0
 800644c:	4607      	mov	r7, r0
 800644e:	4620      	mov	r0, r4
 8006450:	f000 fb58 	bl	8006b04 <__multiply>
 8006454:	ee18 1a10 	vmov	r1, s16
 8006458:	4680      	mov	r8, r0
 800645a:	4620      	mov	r0, r4
 800645c:	f000 fa84 	bl	8006968 <_Bfree>
 8006460:	ee08 8a10 	vmov	s16, r8
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	1b9a      	subs	r2, r3, r6
 8006468:	d006      	beq.n	8006478 <_dtoa_r+0x7a0>
 800646a:	ee18 1a10 	vmov	r1, s16
 800646e:	4620      	mov	r0, r4
 8006470:	f000 fbf2 	bl	8006c58 <__pow5mult>
 8006474:	ee08 0a10 	vmov	s16, r0
 8006478:	2101      	movs	r1, #1
 800647a:	4620      	mov	r0, r4
 800647c:	f000 fb2c 	bl	8006ad8 <__i2b>
 8006480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006482:	2b00      	cmp	r3, #0
 8006484:	4606      	mov	r6, r0
 8006486:	f340 8088 	ble.w	800659a <_dtoa_r+0x8c2>
 800648a:	461a      	mov	r2, r3
 800648c:	4601      	mov	r1, r0
 800648e:	4620      	mov	r0, r4
 8006490:	f000 fbe2 	bl	8006c58 <__pow5mult>
 8006494:	9b06      	ldr	r3, [sp, #24]
 8006496:	2b01      	cmp	r3, #1
 8006498:	4606      	mov	r6, r0
 800649a:	f340 8081 	ble.w	80065a0 <_dtoa_r+0x8c8>
 800649e:	f04f 0800 	mov.w	r8, #0
 80064a2:	6933      	ldr	r3, [r6, #16]
 80064a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80064a8:	6918      	ldr	r0, [r3, #16]
 80064aa:	f000 fac5 	bl	8006a38 <__hi0bits>
 80064ae:	f1c0 0020 	rsb	r0, r0, #32
 80064b2:	9b05      	ldr	r3, [sp, #20]
 80064b4:	4418      	add	r0, r3
 80064b6:	f010 001f 	ands.w	r0, r0, #31
 80064ba:	f000 8092 	beq.w	80065e2 <_dtoa_r+0x90a>
 80064be:	f1c0 0320 	rsb	r3, r0, #32
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	f340 808a 	ble.w	80065dc <_dtoa_r+0x904>
 80064c8:	f1c0 001c 	rsb	r0, r0, #28
 80064cc:	9b04      	ldr	r3, [sp, #16]
 80064ce:	4403      	add	r3, r0
 80064d0:	9304      	str	r3, [sp, #16]
 80064d2:	9b05      	ldr	r3, [sp, #20]
 80064d4:	4403      	add	r3, r0
 80064d6:	4405      	add	r5, r0
 80064d8:	9305      	str	r3, [sp, #20]
 80064da:	9b04      	ldr	r3, [sp, #16]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	dd07      	ble.n	80064f0 <_dtoa_r+0x818>
 80064e0:	ee18 1a10 	vmov	r1, s16
 80064e4:	461a      	mov	r2, r3
 80064e6:	4620      	mov	r0, r4
 80064e8:	f000 fc10 	bl	8006d0c <__lshift>
 80064ec:	ee08 0a10 	vmov	s16, r0
 80064f0:	9b05      	ldr	r3, [sp, #20]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	dd05      	ble.n	8006502 <_dtoa_r+0x82a>
 80064f6:	4631      	mov	r1, r6
 80064f8:	461a      	mov	r2, r3
 80064fa:	4620      	mov	r0, r4
 80064fc:	f000 fc06 	bl	8006d0c <__lshift>
 8006500:	4606      	mov	r6, r0
 8006502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006504:	2b00      	cmp	r3, #0
 8006506:	d06e      	beq.n	80065e6 <_dtoa_r+0x90e>
 8006508:	ee18 0a10 	vmov	r0, s16
 800650c:	4631      	mov	r1, r6
 800650e:	f000 fc6d 	bl	8006dec <__mcmp>
 8006512:	2800      	cmp	r0, #0
 8006514:	da67      	bge.n	80065e6 <_dtoa_r+0x90e>
 8006516:	9b00      	ldr	r3, [sp, #0]
 8006518:	3b01      	subs	r3, #1
 800651a:	ee18 1a10 	vmov	r1, s16
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	220a      	movs	r2, #10
 8006522:	2300      	movs	r3, #0
 8006524:	4620      	mov	r0, r4
 8006526:	f000 fa41 	bl	80069ac <__multadd>
 800652a:	9b08      	ldr	r3, [sp, #32]
 800652c:	ee08 0a10 	vmov	s16, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 81b1 	beq.w	8006898 <_dtoa_r+0xbc0>
 8006536:	2300      	movs	r3, #0
 8006538:	4639      	mov	r1, r7
 800653a:	220a      	movs	r2, #10
 800653c:	4620      	mov	r0, r4
 800653e:	f000 fa35 	bl	80069ac <__multadd>
 8006542:	9b02      	ldr	r3, [sp, #8]
 8006544:	2b00      	cmp	r3, #0
 8006546:	4607      	mov	r7, r0
 8006548:	f300 808e 	bgt.w	8006668 <_dtoa_r+0x990>
 800654c:	9b06      	ldr	r3, [sp, #24]
 800654e:	2b02      	cmp	r3, #2
 8006550:	dc51      	bgt.n	80065f6 <_dtoa_r+0x91e>
 8006552:	e089      	b.n	8006668 <_dtoa_r+0x990>
 8006554:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006556:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800655a:	e74b      	b.n	80063f4 <_dtoa_r+0x71c>
 800655c:	9b03      	ldr	r3, [sp, #12]
 800655e:	1e5e      	subs	r6, r3, #1
 8006560:	9b07      	ldr	r3, [sp, #28]
 8006562:	42b3      	cmp	r3, r6
 8006564:	bfbf      	itttt	lt
 8006566:	9b07      	ldrlt	r3, [sp, #28]
 8006568:	9607      	strlt	r6, [sp, #28]
 800656a:	1af2      	sublt	r2, r6, r3
 800656c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800656e:	bfb6      	itet	lt
 8006570:	189b      	addlt	r3, r3, r2
 8006572:	1b9e      	subge	r6, r3, r6
 8006574:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006576:	9b03      	ldr	r3, [sp, #12]
 8006578:	bfb8      	it	lt
 800657a:	2600      	movlt	r6, #0
 800657c:	2b00      	cmp	r3, #0
 800657e:	bfb7      	itett	lt
 8006580:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006584:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006588:	1a9d      	sublt	r5, r3, r2
 800658a:	2300      	movlt	r3, #0
 800658c:	e734      	b.n	80063f8 <_dtoa_r+0x720>
 800658e:	9e07      	ldr	r6, [sp, #28]
 8006590:	9d04      	ldr	r5, [sp, #16]
 8006592:	9f08      	ldr	r7, [sp, #32]
 8006594:	e73b      	b.n	800640e <_dtoa_r+0x736>
 8006596:	9a07      	ldr	r2, [sp, #28]
 8006598:	e767      	b.n	800646a <_dtoa_r+0x792>
 800659a:	9b06      	ldr	r3, [sp, #24]
 800659c:	2b01      	cmp	r3, #1
 800659e:	dc18      	bgt.n	80065d2 <_dtoa_r+0x8fa>
 80065a0:	f1ba 0f00 	cmp.w	sl, #0
 80065a4:	d115      	bne.n	80065d2 <_dtoa_r+0x8fa>
 80065a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80065aa:	b993      	cbnz	r3, 80065d2 <_dtoa_r+0x8fa>
 80065ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80065b0:	0d1b      	lsrs	r3, r3, #20
 80065b2:	051b      	lsls	r3, r3, #20
 80065b4:	b183      	cbz	r3, 80065d8 <_dtoa_r+0x900>
 80065b6:	9b04      	ldr	r3, [sp, #16]
 80065b8:	3301      	adds	r3, #1
 80065ba:	9304      	str	r3, [sp, #16]
 80065bc:	9b05      	ldr	r3, [sp, #20]
 80065be:	3301      	adds	r3, #1
 80065c0:	9305      	str	r3, [sp, #20]
 80065c2:	f04f 0801 	mov.w	r8, #1
 80065c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f47f af6a 	bne.w	80064a2 <_dtoa_r+0x7ca>
 80065ce:	2001      	movs	r0, #1
 80065d0:	e76f      	b.n	80064b2 <_dtoa_r+0x7da>
 80065d2:	f04f 0800 	mov.w	r8, #0
 80065d6:	e7f6      	b.n	80065c6 <_dtoa_r+0x8ee>
 80065d8:	4698      	mov	r8, r3
 80065da:	e7f4      	b.n	80065c6 <_dtoa_r+0x8ee>
 80065dc:	f43f af7d 	beq.w	80064da <_dtoa_r+0x802>
 80065e0:	4618      	mov	r0, r3
 80065e2:	301c      	adds	r0, #28
 80065e4:	e772      	b.n	80064cc <_dtoa_r+0x7f4>
 80065e6:	9b03      	ldr	r3, [sp, #12]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	dc37      	bgt.n	800665c <_dtoa_r+0x984>
 80065ec:	9b06      	ldr	r3, [sp, #24]
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	dd34      	ble.n	800665c <_dtoa_r+0x984>
 80065f2:	9b03      	ldr	r3, [sp, #12]
 80065f4:	9302      	str	r3, [sp, #8]
 80065f6:	9b02      	ldr	r3, [sp, #8]
 80065f8:	b96b      	cbnz	r3, 8006616 <_dtoa_r+0x93e>
 80065fa:	4631      	mov	r1, r6
 80065fc:	2205      	movs	r2, #5
 80065fe:	4620      	mov	r0, r4
 8006600:	f000 f9d4 	bl	80069ac <__multadd>
 8006604:	4601      	mov	r1, r0
 8006606:	4606      	mov	r6, r0
 8006608:	ee18 0a10 	vmov	r0, s16
 800660c:	f000 fbee 	bl	8006dec <__mcmp>
 8006610:	2800      	cmp	r0, #0
 8006612:	f73f adbb 	bgt.w	800618c <_dtoa_r+0x4b4>
 8006616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006618:	9d01      	ldr	r5, [sp, #4]
 800661a:	43db      	mvns	r3, r3
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	f04f 0800 	mov.w	r8, #0
 8006622:	4631      	mov	r1, r6
 8006624:	4620      	mov	r0, r4
 8006626:	f000 f99f 	bl	8006968 <_Bfree>
 800662a:	2f00      	cmp	r7, #0
 800662c:	f43f aea4 	beq.w	8006378 <_dtoa_r+0x6a0>
 8006630:	f1b8 0f00 	cmp.w	r8, #0
 8006634:	d005      	beq.n	8006642 <_dtoa_r+0x96a>
 8006636:	45b8      	cmp	r8, r7
 8006638:	d003      	beq.n	8006642 <_dtoa_r+0x96a>
 800663a:	4641      	mov	r1, r8
 800663c:	4620      	mov	r0, r4
 800663e:	f000 f993 	bl	8006968 <_Bfree>
 8006642:	4639      	mov	r1, r7
 8006644:	4620      	mov	r0, r4
 8006646:	f000 f98f 	bl	8006968 <_Bfree>
 800664a:	e695      	b.n	8006378 <_dtoa_r+0x6a0>
 800664c:	2600      	movs	r6, #0
 800664e:	4637      	mov	r7, r6
 8006650:	e7e1      	b.n	8006616 <_dtoa_r+0x93e>
 8006652:	9700      	str	r7, [sp, #0]
 8006654:	4637      	mov	r7, r6
 8006656:	e599      	b.n	800618c <_dtoa_r+0x4b4>
 8006658:	40240000 	.word	0x40240000
 800665c:	9b08      	ldr	r3, [sp, #32]
 800665e:	2b00      	cmp	r3, #0
 8006660:	f000 80ca 	beq.w	80067f8 <_dtoa_r+0xb20>
 8006664:	9b03      	ldr	r3, [sp, #12]
 8006666:	9302      	str	r3, [sp, #8]
 8006668:	2d00      	cmp	r5, #0
 800666a:	dd05      	ble.n	8006678 <_dtoa_r+0x9a0>
 800666c:	4639      	mov	r1, r7
 800666e:	462a      	mov	r2, r5
 8006670:	4620      	mov	r0, r4
 8006672:	f000 fb4b 	bl	8006d0c <__lshift>
 8006676:	4607      	mov	r7, r0
 8006678:	f1b8 0f00 	cmp.w	r8, #0
 800667c:	d05b      	beq.n	8006736 <_dtoa_r+0xa5e>
 800667e:	6879      	ldr	r1, [r7, #4]
 8006680:	4620      	mov	r0, r4
 8006682:	f000 f931 	bl	80068e8 <_Balloc>
 8006686:	4605      	mov	r5, r0
 8006688:	b928      	cbnz	r0, 8006696 <_dtoa_r+0x9be>
 800668a:	4b87      	ldr	r3, [pc, #540]	; (80068a8 <_dtoa_r+0xbd0>)
 800668c:	4602      	mov	r2, r0
 800668e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006692:	f7ff bb3b 	b.w	8005d0c <_dtoa_r+0x34>
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	3202      	adds	r2, #2
 800669a:	0092      	lsls	r2, r2, #2
 800669c:	f107 010c 	add.w	r1, r7, #12
 80066a0:	300c      	adds	r0, #12
 80066a2:	f000 f913 	bl	80068cc <memcpy>
 80066a6:	2201      	movs	r2, #1
 80066a8:	4629      	mov	r1, r5
 80066aa:	4620      	mov	r0, r4
 80066ac:	f000 fb2e 	bl	8006d0c <__lshift>
 80066b0:	9b01      	ldr	r3, [sp, #4]
 80066b2:	f103 0901 	add.w	r9, r3, #1
 80066b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80066ba:	4413      	add	r3, r2
 80066bc:	9305      	str	r3, [sp, #20]
 80066be:	f00a 0301 	and.w	r3, sl, #1
 80066c2:	46b8      	mov	r8, r7
 80066c4:	9304      	str	r3, [sp, #16]
 80066c6:	4607      	mov	r7, r0
 80066c8:	4631      	mov	r1, r6
 80066ca:	ee18 0a10 	vmov	r0, s16
 80066ce:	f7ff fa75 	bl	8005bbc <quorem>
 80066d2:	4641      	mov	r1, r8
 80066d4:	9002      	str	r0, [sp, #8]
 80066d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80066da:	ee18 0a10 	vmov	r0, s16
 80066de:	f000 fb85 	bl	8006dec <__mcmp>
 80066e2:	463a      	mov	r2, r7
 80066e4:	9003      	str	r0, [sp, #12]
 80066e6:	4631      	mov	r1, r6
 80066e8:	4620      	mov	r0, r4
 80066ea:	f000 fb9b 	bl	8006e24 <__mdiff>
 80066ee:	68c2      	ldr	r2, [r0, #12]
 80066f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80066f4:	4605      	mov	r5, r0
 80066f6:	bb02      	cbnz	r2, 800673a <_dtoa_r+0xa62>
 80066f8:	4601      	mov	r1, r0
 80066fa:	ee18 0a10 	vmov	r0, s16
 80066fe:	f000 fb75 	bl	8006dec <__mcmp>
 8006702:	4602      	mov	r2, r0
 8006704:	4629      	mov	r1, r5
 8006706:	4620      	mov	r0, r4
 8006708:	9207      	str	r2, [sp, #28]
 800670a:	f000 f92d 	bl	8006968 <_Bfree>
 800670e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006712:	ea43 0102 	orr.w	r1, r3, r2
 8006716:	9b04      	ldr	r3, [sp, #16]
 8006718:	430b      	orrs	r3, r1
 800671a:	464d      	mov	r5, r9
 800671c:	d10f      	bne.n	800673e <_dtoa_r+0xa66>
 800671e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006722:	d02a      	beq.n	800677a <_dtoa_r+0xaa2>
 8006724:	9b03      	ldr	r3, [sp, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	dd02      	ble.n	8006730 <_dtoa_r+0xa58>
 800672a:	9b02      	ldr	r3, [sp, #8]
 800672c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006730:	f88b a000 	strb.w	sl, [fp]
 8006734:	e775      	b.n	8006622 <_dtoa_r+0x94a>
 8006736:	4638      	mov	r0, r7
 8006738:	e7ba      	b.n	80066b0 <_dtoa_r+0x9d8>
 800673a:	2201      	movs	r2, #1
 800673c:	e7e2      	b.n	8006704 <_dtoa_r+0xa2c>
 800673e:	9b03      	ldr	r3, [sp, #12]
 8006740:	2b00      	cmp	r3, #0
 8006742:	db04      	blt.n	800674e <_dtoa_r+0xa76>
 8006744:	9906      	ldr	r1, [sp, #24]
 8006746:	430b      	orrs	r3, r1
 8006748:	9904      	ldr	r1, [sp, #16]
 800674a:	430b      	orrs	r3, r1
 800674c:	d122      	bne.n	8006794 <_dtoa_r+0xabc>
 800674e:	2a00      	cmp	r2, #0
 8006750:	ddee      	ble.n	8006730 <_dtoa_r+0xa58>
 8006752:	ee18 1a10 	vmov	r1, s16
 8006756:	2201      	movs	r2, #1
 8006758:	4620      	mov	r0, r4
 800675a:	f000 fad7 	bl	8006d0c <__lshift>
 800675e:	4631      	mov	r1, r6
 8006760:	ee08 0a10 	vmov	s16, r0
 8006764:	f000 fb42 	bl	8006dec <__mcmp>
 8006768:	2800      	cmp	r0, #0
 800676a:	dc03      	bgt.n	8006774 <_dtoa_r+0xa9c>
 800676c:	d1e0      	bne.n	8006730 <_dtoa_r+0xa58>
 800676e:	f01a 0f01 	tst.w	sl, #1
 8006772:	d0dd      	beq.n	8006730 <_dtoa_r+0xa58>
 8006774:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006778:	d1d7      	bne.n	800672a <_dtoa_r+0xa52>
 800677a:	2339      	movs	r3, #57	; 0x39
 800677c:	f88b 3000 	strb.w	r3, [fp]
 8006780:	462b      	mov	r3, r5
 8006782:	461d      	mov	r5, r3
 8006784:	3b01      	subs	r3, #1
 8006786:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800678a:	2a39      	cmp	r2, #57	; 0x39
 800678c:	d071      	beq.n	8006872 <_dtoa_r+0xb9a>
 800678e:	3201      	adds	r2, #1
 8006790:	701a      	strb	r2, [r3, #0]
 8006792:	e746      	b.n	8006622 <_dtoa_r+0x94a>
 8006794:	2a00      	cmp	r2, #0
 8006796:	dd07      	ble.n	80067a8 <_dtoa_r+0xad0>
 8006798:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800679c:	d0ed      	beq.n	800677a <_dtoa_r+0xaa2>
 800679e:	f10a 0301 	add.w	r3, sl, #1
 80067a2:	f88b 3000 	strb.w	r3, [fp]
 80067a6:	e73c      	b.n	8006622 <_dtoa_r+0x94a>
 80067a8:	9b05      	ldr	r3, [sp, #20]
 80067aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80067ae:	4599      	cmp	r9, r3
 80067b0:	d047      	beq.n	8006842 <_dtoa_r+0xb6a>
 80067b2:	ee18 1a10 	vmov	r1, s16
 80067b6:	2300      	movs	r3, #0
 80067b8:	220a      	movs	r2, #10
 80067ba:	4620      	mov	r0, r4
 80067bc:	f000 f8f6 	bl	80069ac <__multadd>
 80067c0:	45b8      	cmp	r8, r7
 80067c2:	ee08 0a10 	vmov	s16, r0
 80067c6:	f04f 0300 	mov.w	r3, #0
 80067ca:	f04f 020a 	mov.w	r2, #10
 80067ce:	4641      	mov	r1, r8
 80067d0:	4620      	mov	r0, r4
 80067d2:	d106      	bne.n	80067e2 <_dtoa_r+0xb0a>
 80067d4:	f000 f8ea 	bl	80069ac <__multadd>
 80067d8:	4680      	mov	r8, r0
 80067da:	4607      	mov	r7, r0
 80067dc:	f109 0901 	add.w	r9, r9, #1
 80067e0:	e772      	b.n	80066c8 <_dtoa_r+0x9f0>
 80067e2:	f000 f8e3 	bl	80069ac <__multadd>
 80067e6:	4639      	mov	r1, r7
 80067e8:	4680      	mov	r8, r0
 80067ea:	2300      	movs	r3, #0
 80067ec:	220a      	movs	r2, #10
 80067ee:	4620      	mov	r0, r4
 80067f0:	f000 f8dc 	bl	80069ac <__multadd>
 80067f4:	4607      	mov	r7, r0
 80067f6:	e7f1      	b.n	80067dc <_dtoa_r+0xb04>
 80067f8:	9b03      	ldr	r3, [sp, #12]
 80067fa:	9302      	str	r3, [sp, #8]
 80067fc:	9d01      	ldr	r5, [sp, #4]
 80067fe:	ee18 0a10 	vmov	r0, s16
 8006802:	4631      	mov	r1, r6
 8006804:	f7ff f9da 	bl	8005bbc <quorem>
 8006808:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800680c:	9b01      	ldr	r3, [sp, #4]
 800680e:	f805 ab01 	strb.w	sl, [r5], #1
 8006812:	1aea      	subs	r2, r5, r3
 8006814:	9b02      	ldr	r3, [sp, #8]
 8006816:	4293      	cmp	r3, r2
 8006818:	dd09      	ble.n	800682e <_dtoa_r+0xb56>
 800681a:	ee18 1a10 	vmov	r1, s16
 800681e:	2300      	movs	r3, #0
 8006820:	220a      	movs	r2, #10
 8006822:	4620      	mov	r0, r4
 8006824:	f000 f8c2 	bl	80069ac <__multadd>
 8006828:	ee08 0a10 	vmov	s16, r0
 800682c:	e7e7      	b.n	80067fe <_dtoa_r+0xb26>
 800682e:	9b02      	ldr	r3, [sp, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	bfc8      	it	gt
 8006834:	461d      	movgt	r5, r3
 8006836:	9b01      	ldr	r3, [sp, #4]
 8006838:	bfd8      	it	le
 800683a:	2501      	movle	r5, #1
 800683c:	441d      	add	r5, r3
 800683e:	f04f 0800 	mov.w	r8, #0
 8006842:	ee18 1a10 	vmov	r1, s16
 8006846:	2201      	movs	r2, #1
 8006848:	4620      	mov	r0, r4
 800684a:	f000 fa5f 	bl	8006d0c <__lshift>
 800684e:	4631      	mov	r1, r6
 8006850:	ee08 0a10 	vmov	s16, r0
 8006854:	f000 faca 	bl	8006dec <__mcmp>
 8006858:	2800      	cmp	r0, #0
 800685a:	dc91      	bgt.n	8006780 <_dtoa_r+0xaa8>
 800685c:	d102      	bne.n	8006864 <_dtoa_r+0xb8c>
 800685e:	f01a 0f01 	tst.w	sl, #1
 8006862:	d18d      	bne.n	8006780 <_dtoa_r+0xaa8>
 8006864:	462b      	mov	r3, r5
 8006866:	461d      	mov	r5, r3
 8006868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800686c:	2a30      	cmp	r2, #48	; 0x30
 800686e:	d0fa      	beq.n	8006866 <_dtoa_r+0xb8e>
 8006870:	e6d7      	b.n	8006622 <_dtoa_r+0x94a>
 8006872:	9a01      	ldr	r2, [sp, #4]
 8006874:	429a      	cmp	r2, r3
 8006876:	d184      	bne.n	8006782 <_dtoa_r+0xaaa>
 8006878:	9b00      	ldr	r3, [sp, #0]
 800687a:	3301      	adds	r3, #1
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	2331      	movs	r3, #49	; 0x31
 8006880:	7013      	strb	r3, [r2, #0]
 8006882:	e6ce      	b.n	8006622 <_dtoa_r+0x94a>
 8006884:	4b09      	ldr	r3, [pc, #36]	; (80068ac <_dtoa_r+0xbd4>)
 8006886:	f7ff ba95 	b.w	8005db4 <_dtoa_r+0xdc>
 800688a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800688c:	2b00      	cmp	r3, #0
 800688e:	f47f aa6e 	bne.w	8005d6e <_dtoa_r+0x96>
 8006892:	4b07      	ldr	r3, [pc, #28]	; (80068b0 <_dtoa_r+0xbd8>)
 8006894:	f7ff ba8e 	b.w	8005db4 <_dtoa_r+0xdc>
 8006898:	9b02      	ldr	r3, [sp, #8]
 800689a:	2b00      	cmp	r3, #0
 800689c:	dcae      	bgt.n	80067fc <_dtoa_r+0xb24>
 800689e:	9b06      	ldr	r3, [sp, #24]
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	f73f aea8 	bgt.w	80065f6 <_dtoa_r+0x91e>
 80068a6:	e7a9      	b.n	80067fc <_dtoa_r+0xb24>
 80068a8:	08007e63 	.word	0x08007e63
 80068ac:	08007dc0 	.word	0x08007dc0
 80068b0:	08007de4 	.word	0x08007de4

080068b4 <_localeconv_r>:
 80068b4:	4800      	ldr	r0, [pc, #0]	; (80068b8 <_localeconv_r+0x4>)
 80068b6:	4770      	bx	lr
 80068b8:	20000160 	.word	0x20000160

080068bc <malloc>:
 80068bc:	4b02      	ldr	r3, [pc, #8]	; (80068c8 <malloc+0xc>)
 80068be:	4601      	mov	r1, r0
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	f000 bc17 	b.w	80070f4 <_malloc_r>
 80068c6:	bf00      	nop
 80068c8:	2000000c 	.word	0x2000000c

080068cc <memcpy>:
 80068cc:	440a      	add	r2, r1
 80068ce:	4291      	cmp	r1, r2
 80068d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80068d4:	d100      	bne.n	80068d8 <memcpy+0xc>
 80068d6:	4770      	bx	lr
 80068d8:	b510      	push	{r4, lr}
 80068da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068e2:	4291      	cmp	r1, r2
 80068e4:	d1f9      	bne.n	80068da <memcpy+0xe>
 80068e6:	bd10      	pop	{r4, pc}

080068e8 <_Balloc>:
 80068e8:	b570      	push	{r4, r5, r6, lr}
 80068ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068ec:	4604      	mov	r4, r0
 80068ee:	460d      	mov	r5, r1
 80068f0:	b976      	cbnz	r6, 8006910 <_Balloc+0x28>
 80068f2:	2010      	movs	r0, #16
 80068f4:	f7ff ffe2 	bl	80068bc <malloc>
 80068f8:	4602      	mov	r2, r0
 80068fa:	6260      	str	r0, [r4, #36]	; 0x24
 80068fc:	b920      	cbnz	r0, 8006908 <_Balloc+0x20>
 80068fe:	4b18      	ldr	r3, [pc, #96]	; (8006960 <_Balloc+0x78>)
 8006900:	4818      	ldr	r0, [pc, #96]	; (8006964 <_Balloc+0x7c>)
 8006902:	2166      	movs	r1, #102	; 0x66
 8006904:	f000 fc7a 	bl	80071fc <__assert_func>
 8006908:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800690c:	6006      	str	r6, [r0, #0]
 800690e:	60c6      	str	r6, [r0, #12]
 8006910:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006912:	68f3      	ldr	r3, [r6, #12]
 8006914:	b183      	cbz	r3, 8006938 <_Balloc+0x50>
 8006916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800691e:	b9b8      	cbnz	r0, 8006950 <_Balloc+0x68>
 8006920:	2101      	movs	r1, #1
 8006922:	fa01 f605 	lsl.w	r6, r1, r5
 8006926:	1d72      	adds	r2, r6, #5
 8006928:	0092      	lsls	r2, r2, #2
 800692a:	4620      	mov	r0, r4
 800692c:	f000 fb60 	bl	8006ff0 <_calloc_r>
 8006930:	b160      	cbz	r0, 800694c <_Balloc+0x64>
 8006932:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006936:	e00e      	b.n	8006956 <_Balloc+0x6e>
 8006938:	2221      	movs	r2, #33	; 0x21
 800693a:	2104      	movs	r1, #4
 800693c:	4620      	mov	r0, r4
 800693e:	f000 fb57 	bl	8006ff0 <_calloc_r>
 8006942:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006944:	60f0      	str	r0, [r6, #12]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1e4      	bne.n	8006916 <_Balloc+0x2e>
 800694c:	2000      	movs	r0, #0
 800694e:	bd70      	pop	{r4, r5, r6, pc}
 8006950:	6802      	ldr	r2, [r0, #0]
 8006952:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006956:	2300      	movs	r3, #0
 8006958:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800695c:	e7f7      	b.n	800694e <_Balloc+0x66>
 800695e:	bf00      	nop
 8006960:	08007df1 	.word	0x08007df1
 8006964:	08007e74 	.word	0x08007e74

08006968 <_Bfree>:
 8006968:	b570      	push	{r4, r5, r6, lr}
 800696a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800696c:	4605      	mov	r5, r0
 800696e:	460c      	mov	r4, r1
 8006970:	b976      	cbnz	r6, 8006990 <_Bfree+0x28>
 8006972:	2010      	movs	r0, #16
 8006974:	f7ff ffa2 	bl	80068bc <malloc>
 8006978:	4602      	mov	r2, r0
 800697a:	6268      	str	r0, [r5, #36]	; 0x24
 800697c:	b920      	cbnz	r0, 8006988 <_Bfree+0x20>
 800697e:	4b09      	ldr	r3, [pc, #36]	; (80069a4 <_Bfree+0x3c>)
 8006980:	4809      	ldr	r0, [pc, #36]	; (80069a8 <_Bfree+0x40>)
 8006982:	218a      	movs	r1, #138	; 0x8a
 8006984:	f000 fc3a 	bl	80071fc <__assert_func>
 8006988:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800698c:	6006      	str	r6, [r0, #0]
 800698e:	60c6      	str	r6, [r0, #12]
 8006990:	b13c      	cbz	r4, 80069a2 <_Bfree+0x3a>
 8006992:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006994:	6862      	ldr	r2, [r4, #4]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800699c:	6021      	str	r1, [r4, #0]
 800699e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069a2:	bd70      	pop	{r4, r5, r6, pc}
 80069a4:	08007df1 	.word	0x08007df1
 80069a8:	08007e74 	.word	0x08007e74

080069ac <__multadd>:
 80069ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b0:	690d      	ldr	r5, [r1, #16]
 80069b2:	4607      	mov	r7, r0
 80069b4:	460c      	mov	r4, r1
 80069b6:	461e      	mov	r6, r3
 80069b8:	f101 0c14 	add.w	ip, r1, #20
 80069bc:	2000      	movs	r0, #0
 80069be:	f8dc 3000 	ldr.w	r3, [ip]
 80069c2:	b299      	uxth	r1, r3
 80069c4:	fb02 6101 	mla	r1, r2, r1, r6
 80069c8:	0c1e      	lsrs	r6, r3, #16
 80069ca:	0c0b      	lsrs	r3, r1, #16
 80069cc:	fb02 3306 	mla	r3, r2, r6, r3
 80069d0:	b289      	uxth	r1, r1
 80069d2:	3001      	adds	r0, #1
 80069d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069d8:	4285      	cmp	r5, r0
 80069da:	f84c 1b04 	str.w	r1, [ip], #4
 80069de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069e2:	dcec      	bgt.n	80069be <__multadd+0x12>
 80069e4:	b30e      	cbz	r6, 8006a2a <__multadd+0x7e>
 80069e6:	68a3      	ldr	r3, [r4, #8]
 80069e8:	42ab      	cmp	r3, r5
 80069ea:	dc19      	bgt.n	8006a20 <__multadd+0x74>
 80069ec:	6861      	ldr	r1, [r4, #4]
 80069ee:	4638      	mov	r0, r7
 80069f0:	3101      	adds	r1, #1
 80069f2:	f7ff ff79 	bl	80068e8 <_Balloc>
 80069f6:	4680      	mov	r8, r0
 80069f8:	b928      	cbnz	r0, 8006a06 <__multadd+0x5a>
 80069fa:	4602      	mov	r2, r0
 80069fc:	4b0c      	ldr	r3, [pc, #48]	; (8006a30 <__multadd+0x84>)
 80069fe:	480d      	ldr	r0, [pc, #52]	; (8006a34 <__multadd+0x88>)
 8006a00:	21b5      	movs	r1, #181	; 0xb5
 8006a02:	f000 fbfb 	bl	80071fc <__assert_func>
 8006a06:	6922      	ldr	r2, [r4, #16]
 8006a08:	3202      	adds	r2, #2
 8006a0a:	f104 010c 	add.w	r1, r4, #12
 8006a0e:	0092      	lsls	r2, r2, #2
 8006a10:	300c      	adds	r0, #12
 8006a12:	f7ff ff5b 	bl	80068cc <memcpy>
 8006a16:	4621      	mov	r1, r4
 8006a18:	4638      	mov	r0, r7
 8006a1a:	f7ff ffa5 	bl	8006968 <_Bfree>
 8006a1e:	4644      	mov	r4, r8
 8006a20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a24:	3501      	adds	r5, #1
 8006a26:	615e      	str	r6, [r3, #20]
 8006a28:	6125      	str	r5, [r4, #16]
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a30:	08007e63 	.word	0x08007e63
 8006a34:	08007e74 	.word	0x08007e74

08006a38 <__hi0bits>:
 8006a38:	0c03      	lsrs	r3, r0, #16
 8006a3a:	041b      	lsls	r3, r3, #16
 8006a3c:	b9d3      	cbnz	r3, 8006a74 <__hi0bits+0x3c>
 8006a3e:	0400      	lsls	r0, r0, #16
 8006a40:	2310      	movs	r3, #16
 8006a42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a46:	bf04      	itt	eq
 8006a48:	0200      	lsleq	r0, r0, #8
 8006a4a:	3308      	addeq	r3, #8
 8006a4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a50:	bf04      	itt	eq
 8006a52:	0100      	lsleq	r0, r0, #4
 8006a54:	3304      	addeq	r3, #4
 8006a56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a5a:	bf04      	itt	eq
 8006a5c:	0080      	lsleq	r0, r0, #2
 8006a5e:	3302      	addeq	r3, #2
 8006a60:	2800      	cmp	r0, #0
 8006a62:	db05      	blt.n	8006a70 <__hi0bits+0x38>
 8006a64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a68:	f103 0301 	add.w	r3, r3, #1
 8006a6c:	bf08      	it	eq
 8006a6e:	2320      	moveq	r3, #32
 8006a70:	4618      	mov	r0, r3
 8006a72:	4770      	bx	lr
 8006a74:	2300      	movs	r3, #0
 8006a76:	e7e4      	b.n	8006a42 <__hi0bits+0xa>

08006a78 <__lo0bits>:
 8006a78:	6803      	ldr	r3, [r0, #0]
 8006a7a:	f013 0207 	ands.w	r2, r3, #7
 8006a7e:	4601      	mov	r1, r0
 8006a80:	d00b      	beq.n	8006a9a <__lo0bits+0x22>
 8006a82:	07da      	lsls	r2, r3, #31
 8006a84:	d423      	bmi.n	8006ace <__lo0bits+0x56>
 8006a86:	0798      	lsls	r0, r3, #30
 8006a88:	bf49      	itett	mi
 8006a8a:	085b      	lsrmi	r3, r3, #1
 8006a8c:	089b      	lsrpl	r3, r3, #2
 8006a8e:	2001      	movmi	r0, #1
 8006a90:	600b      	strmi	r3, [r1, #0]
 8006a92:	bf5c      	itt	pl
 8006a94:	600b      	strpl	r3, [r1, #0]
 8006a96:	2002      	movpl	r0, #2
 8006a98:	4770      	bx	lr
 8006a9a:	b298      	uxth	r0, r3
 8006a9c:	b9a8      	cbnz	r0, 8006aca <__lo0bits+0x52>
 8006a9e:	0c1b      	lsrs	r3, r3, #16
 8006aa0:	2010      	movs	r0, #16
 8006aa2:	b2da      	uxtb	r2, r3
 8006aa4:	b90a      	cbnz	r2, 8006aaa <__lo0bits+0x32>
 8006aa6:	3008      	adds	r0, #8
 8006aa8:	0a1b      	lsrs	r3, r3, #8
 8006aaa:	071a      	lsls	r2, r3, #28
 8006aac:	bf04      	itt	eq
 8006aae:	091b      	lsreq	r3, r3, #4
 8006ab0:	3004      	addeq	r0, #4
 8006ab2:	079a      	lsls	r2, r3, #30
 8006ab4:	bf04      	itt	eq
 8006ab6:	089b      	lsreq	r3, r3, #2
 8006ab8:	3002      	addeq	r0, #2
 8006aba:	07da      	lsls	r2, r3, #31
 8006abc:	d403      	bmi.n	8006ac6 <__lo0bits+0x4e>
 8006abe:	085b      	lsrs	r3, r3, #1
 8006ac0:	f100 0001 	add.w	r0, r0, #1
 8006ac4:	d005      	beq.n	8006ad2 <__lo0bits+0x5a>
 8006ac6:	600b      	str	r3, [r1, #0]
 8006ac8:	4770      	bx	lr
 8006aca:	4610      	mov	r0, r2
 8006acc:	e7e9      	b.n	8006aa2 <__lo0bits+0x2a>
 8006ace:	2000      	movs	r0, #0
 8006ad0:	4770      	bx	lr
 8006ad2:	2020      	movs	r0, #32
 8006ad4:	4770      	bx	lr
	...

08006ad8 <__i2b>:
 8006ad8:	b510      	push	{r4, lr}
 8006ada:	460c      	mov	r4, r1
 8006adc:	2101      	movs	r1, #1
 8006ade:	f7ff ff03 	bl	80068e8 <_Balloc>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	b928      	cbnz	r0, 8006af2 <__i2b+0x1a>
 8006ae6:	4b05      	ldr	r3, [pc, #20]	; (8006afc <__i2b+0x24>)
 8006ae8:	4805      	ldr	r0, [pc, #20]	; (8006b00 <__i2b+0x28>)
 8006aea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006aee:	f000 fb85 	bl	80071fc <__assert_func>
 8006af2:	2301      	movs	r3, #1
 8006af4:	6144      	str	r4, [r0, #20]
 8006af6:	6103      	str	r3, [r0, #16]
 8006af8:	bd10      	pop	{r4, pc}
 8006afa:	bf00      	nop
 8006afc:	08007e63 	.word	0x08007e63
 8006b00:	08007e74 	.word	0x08007e74

08006b04 <__multiply>:
 8006b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b08:	4691      	mov	r9, r2
 8006b0a:	690a      	ldr	r2, [r1, #16]
 8006b0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	bfb8      	it	lt
 8006b14:	460b      	movlt	r3, r1
 8006b16:	460c      	mov	r4, r1
 8006b18:	bfbc      	itt	lt
 8006b1a:	464c      	movlt	r4, r9
 8006b1c:	4699      	movlt	r9, r3
 8006b1e:	6927      	ldr	r7, [r4, #16]
 8006b20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b24:	68a3      	ldr	r3, [r4, #8]
 8006b26:	6861      	ldr	r1, [r4, #4]
 8006b28:	eb07 060a 	add.w	r6, r7, sl
 8006b2c:	42b3      	cmp	r3, r6
 8006b2e:	b085      	sub	sp, #20
 8006b30:	bfb8      	it	lt
 8006b32:	3101      	addlt	r1, #1
 8006b34:	f7ff fed8 	bl	80068e8 <_Balloc>
 8006b38:	b930      	cbnz	r0, 8006b48 <__multiply+0x44>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	4b44      	ldr	r3, [pc, #272]	; (8006c50 <__multiply+0x14c>)
 8006b3e:	4845      	ldr	r0, [pc, #276]	; (8006c54 <__multiply+0x150>)
 8006b40:	f240 115d 	movw	r1, #349	; 0x15d
 8006b44:	f000 fb5a 	bl	80071fc <__assert_func>
 8006b48:	f100 0514 	add.w	r5, r0, #20
 8006b4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b50:	462b      	mov	r3, r5
 8006b52:	2200      	movs	r2, #0
 8006b54:	4543      	cmp	r3, r8
 8006b56:	d321      	bcc.n	8006b9c <__multiply+0x98>
 8006b58:	f104 0314 	add.w	r3, r4, #20
 8006b5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b60:	f109 0314 	add.w	r3, r9, #20
 8006b64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b68:	9202      	str	r2, [sp, #8]
 8006b6a:	1b3a      	subs	r2, r7, r4
 8006b6c:	3a15      	subs	r2, #21
 8006b6e:	f022 0203 	bic.w	r2, r2, #3
 8006b72:	3204      	adds	r2, #4
 8006b74:	f104 0115 	add.w	r1, r4, #21
 8006b78:	428f      	cmp	r7, r1
 8006b7a:	bf38      	it	cc
 8006b7c:	2204      	movcc	r2, #4
 8006b7e:	9201      	str	r2, [sp, #4]
 8006b80:	9a02      	ldr	r2, [sp, #8]
 8006b82:	9303      	str	r3, [sp, #12]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d80c      	bhi.n	8006ba2 <__multiply+0x9e>
 8006b88:	2e00      	cmp	r6, #0
 8006b8a:	dd03      	ble.n	8006b94 <__multiply+0x90>
 8006b8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d05a      	beq.n	8006c4a <__multiply+0x146>
 8006b94:	6106      	str	r6, [r0, #16]
 8006b96:	b005      	add	sp, #20
 8006b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9c:	f843 2b04 	str.w	r2, [r3], #4
 8006ba0:	e7d8      	b.n	8006b54 <__multiply+0x50>
 8006ba2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006ba6:	f1ba 0f00 	cmp.w	sl, #0
 8006baa:	d024      	beq.n	8006bf6 <__multiply+0xf2>
 8006bac:	f104 0e14 	add.w	lr, r4, #20
 8006bb0:	46a9      	mov	r9, r5
 8006bb2:	f04f 0c00 	mov.w	ip, #0
 8006bb6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006bba:	f8d9 1000 	ldr.w	r1, [r9]
 8006bbe:	fa1f fb82 	uxth.w	fp, r2
 8006bc2:	b289      	uxth	r1, r1
 8006bc4:	fb0a 110b 	mla	r1, sl, fp, r1
 8006bc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006bcc:	f8d9 2000 	ldr.w	r2, [r9]
 8006bd0:	4461      	add	r1, ip
 8006bd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bd6:	fb0a c20b 	mla	r2, sl, fp, ip
 8006bda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006bde:	b289      	uxth	r1, r1
 8006be0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006be4:	4577      	cmp	r7, lr
 8006be6:	f849 1b04 	str.w	r1, [r9], #4
 8006bea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bee:	d8e2      	bhi.n	8006bb6 <__multiply+0xb2>
 8006bf0:	9a01      	ldr	r2, [sp, #4]
 8006bf2:	f845 c002 	str.w	ip, [r5, r2]
 8006bf6:	9a03      	ldr	r2, [sp, #12]
 8006bf8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	f1b9 0f00 	cmp.w	r9, #0
 8006c02:	d020      	beq.n	8006c46 <__multiply+0x142>
 8006c04:	6829      	ldr	r1, [r5, #0]
 8006c06:	f104 0c14 	add.w	ip, r4, #20
 8006c0a:	46ae      	mov	lr, r5
 8006c0c:	f04f 0a00 	mov.w	sl, #0
 8006c10:	f8bc b000 	ldrh.w	fp, [ip]
 8006c14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006c18:	fb09 220b 	mla	r2, r9, fp, r2
 8006c1c:	4492      	add	sl, r2
 8006c1e:	b289      	uxth	r1, r1
 8006c20:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006c24:	f84e 1b04 	str.w	r1, [lr], #4
 8006c28:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006c2c:	f8be 1000 	ldrh.w	r1, [lr]
 8006c30:	0c12      	lsrs	r2, r2, #16
 8006c32:	fb09 1102 	mla	r1, r9, r2, r1
 8006c36:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006c3a:	4567      	cmp	r7, ip
 8006c3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c40:	d8e6      	bhi.n	8006c10 <__multiply+0x10c>
 8006c42:	9a01      	ldr	r2, [sp, #4]
 8006c44:	50a9      	str	r1, [r5, r2]
 8006c46:	3504      	adds	r5, #4
 8006c48:	e79a      	b.n	8006b80 <__multiply+0x7c>
 8006c4a:	3e01      	subs	r6, #1
 8006c4c:	e79c      	b.n	8006b88 <__multiply+0x84>
 8006c4e:	bf00      	nop
 8006c50:	08007e63 	.word	0x08007e63
 8006c54:	08007e74 	.word	0x08007e74

08006c58 <__pow5mult>:
 8006c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c5c:	4615      	mov	r5, r2
 8006c5e:	f012 0203 	ands.w	r2, r2, #3
 8006c62:	4606      	mov	r6, r0
 8006c64:	460f      	mov	r7, r1
 8006c66:	d007      	beq.n	8006c78 <__pow5mult+0x20>
 8006c68:	4c25      	ldr	r4, [pc, #148]	; (8006d00 <__pow5mult+0xa8>)
 8006c6a:	3a01      	subs	r2, #1
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c72:	f7ff fe9b 	bl	80069ac <__multadd>
 8006c76:	4607      	mov	r7, r0
 8006c78:	10ad      	asrs	r5, r5, #2
 8006c7a:	d03d      	beq.n	8006cf8 <__pow5mult+0xa0>
 8006c7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006c7e:	b97c      	cbnz	r4, 8006ca0 <__pow5mult+0x48>
 8006c80:	2010      	movs	r0, #16
 8006c82:	f7ff fe1b 	bl	80068bc <malloc>
 8006c86:	4602      	mov	r2, r0
 8006c88:	6270      	str	r0, [r6, #36]	; 0x24
 8006c8a:	b928      	cbnz	r0, 8006c98 <__pow5mult+0x40>
 8006c8c:	4b1d      	ldr	r3, [pc, #116]	; (8006d04 <__pow5mult+0xac>)
 8006c8e:	481e      	ldr	r0, [pc, #120]	; (8006d08 <__pow5mult+0xb0>)
 8006c90:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006c94:	f000 fab2 	bl	80071fc <__assert_func>
 8006c98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c9c:	6004      	str	r4, [r0, #0]
 8006c9e:	60c4      	str	r4, [r0, #12]
 8006ca0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006ca4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ca8:	b94c      	cbnz	r4, 8006cbe <__pow5mult+0x66>
 8006caa:	f240 2171 	movw	r1, #625	; 0x271
 8006cae:	4630      	mov	r0, r6
 8006cb0:	f7ff ff12 	bl	8006ad8 <__i2b>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006cba:	4604      	mov	r4, r0
 8006cbc:	6003      	str	r3, [r0, #0]
 8006cbe:	f04f 0900 	mov.w	r9, #0
 8006cc2:	07eb      	lsls	r3, r5, #31
 8006cc4:	d50a      	bpl.n	8006cdc <__pow5mult+0x84>
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	4622      	mov	r2, r4
 8006cca:	4630      	mov	r0, r6
 8006ccc:	f7ff ff1a 	bl	8006b04 <__multiply>
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	4680      	mov	r8, r0
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f7ff fe47 	bl	8006968 <_Bfree>
 8006cda:	4647      	mov	r7, r8
 8006cdc:	106d      	asrs	r5, r5, #1
 8006cde:	d00b      	beq.n	8006cf8 <__pow5mult+0xa0>
 8006ce0:	6820      	ldr	r0, [r4, #0]
 8006ce2:	b938      	cbnz	r0, 8006cf4 <__pow5mult+0x9c>
 8006ce4:	4622      	mov	r2, r4
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	4630      	mov	r0, r6
 8006cea:	f7ff ff0b 	bl	8006b04 <__multiply>
 8006cee:	6020      	str	r0, [r4, #0]
 8006cf0:	f8c0 9000 	str.w	r9, [r0]
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	e7e4      	b.n	8006cc2 <__pow5mult+0x6a>
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfe:	bf00      	nop
 8006d00:	08007fc0 	.word	0x08007fc0
 8006d04:	08007df1 	.word	0x08007df1
 8006d08:	08007e74 	.word	0x08007e74

08006d0c <__lshift>:
 8006d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d10:	460c      	mov	r4, r1
 8006d12:	6849      	ldr	r1, [r1, #4]
 8006d14:	6923      	ldr	r3, [r4, #16]
 8006d16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d1a:	68a3      	ldr	r3, [r4, #8]
 8006d1c:	4607      	mov	r7, r0
 8006d1e:	4691      	mov	r9, r2
 8006d20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d24:	f108 0601 	add.w	r6, r8, #1
 8006d28:	42b3      	cmp	r3, r6
 8006d2a:	db0b      	blt.n	8006d44 <__lshift+0x38>
 8006d2c:	4638      	mov	r0, r7
 8006d2e:	f7ff fddb 	bl	80068e8 <_Balloc>
 8006d32:	4605      	mov	r5, r0
 8006d34:	b948      	cbnz	r0, 8006d4a <__lshift+0x3e>
 8006d36:	4602      	mov	r2, r0
 8006d38:	4b2a      	ldr	r3, [pc, #168]	; (8006de4 <__lshift+0xd8>)
 8006d3a:	482b      	ldr	r0, [pc, #172]	; (8006de8 <__lshift+0xdc>)
 8006d3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006d40:	f000 fa5c 	bl	80071fc <__assert_func>
 8006d44:	3101      	adds	r1, #1
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	e7ee      	b.n	8006d28 <__lshift+0x1c>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f100 0114 	add.w	r1, r0, #20
 8006d50:	f100 0210 	add.w	r2, r0, #16
 8006d54:	4618      	mov	r0, r3
 8006d56:	4553      	cmp	r3, sl
 8006d58:	db37      	blt.n	8006dca <__lshift+0xbe>
 8006d5a:	6920      	ldr	r0, [r4, #16]
 8006d5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d60:	f104 0314 	add.w	r3, r4, #20
 8006d64:	f019 091f 	ands.w	r9, r9, #31
 8006d68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d6c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006d70:	d02f      	beq.n	8006dd2 <__lshift+0xc6>
 8006d72:	f1c9 0e20 	rsb	lr, r9, #32
 8006d76:	468a      	mov	sl, r1
 8006d78:	f04f 0c00 	mov.w	ip, #0
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	fa02 f209 	lsl.w	r2, r2, r9
 8006d82:	ea42 020c 	orr.w	r2, r2, ip
 8006d86:	f84a 2b04 	str.w	r2, [sl], #4
 8006d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8e:	4298      	cmp	r0, r3
 8006d90:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006d94:	d8f2      	bhi.n	8006d7c <__lshift+0x70>
 8006d96:	1b03      	subs	r3, r0, r4
 8006d98:	3b15      	subs	r3, #21
 8006d9a:	f023 0303 	bic.w	r3, r3, #3
 8006d9e:	3304      	adds	r3, #4
 8006da0:	f104 0215 	add.w	r2, r4, #21
 8006da4:	4290      	cmp	r0, r2
 8006da6:	bf38      	it	cc
 8006da8:	2304      	movcc	r3, #4
 8006daa:	f841 c003 	str.w	ip, [r1, r3]
 8006dae:	f1bc 0f00 	cmp.w	ip, #0
 8006db2:	d001      	beq.n	8006db8 <__lshift+0xac>
 8006db4:	f108 0602 	add.w	r6, r8, #2
 8006db8:	3e01      	subs	r6, #1
 8006dba:	4638      	mov	r0, r7
 8006dbc:	612e      	str	r6, [r5, #16]
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	f7ff fdd2 	bl	8006968 <_Bfree>
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dca:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dce:	3301      	adds	r3, #1
 8006dd0:	e7c1      	b.n	8006d56 <__lshift+0x4a>
 8006dd2:	3904      	subs	r1, #4
 8006dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ddc:	4298      	cmp	r0, r3
 8006dde:	d8f9      	bhi.n	8006dd4 <__lshift+0xc8>
 8006de0:	e7ea      	b.n	8006db8 <__lshift+0xac>
 8006de2:	bf00      	nop
 8006de4:	08007e63 	.word	0x08007e63
 8006de8:	08007e74 	.word	0x08007e74

08006dec <__mcmp>:
 8006dec:	b530      	push	{r4, r5, lr}
 8006dee:	6902      	ldr	r2, [r0, #16]
 8006df0:	690c      	ldr	r4, [r1, #16]
 8006df2:	1b12      	subs	r2, r2, r4
 8006df4:	d10e      	bne.n	8006e14 <__mcmp+0x28>
 8006df6:	f100 0314 	add.w	r3, r0, #20
 8006dfa:	3114      	adds	r1, #20
 8006dfc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e0c:	42a5      	cmp	r5, r4
 8006e0e:	d003      	beq.n	8006e18 <__mcmp+0x2c>
 8006e10:	d305      	bcc.n	8006e1e <__mcmp+0x32>
 8006e12:	2201      	movs	r2, #1
 8006e14:	4610      	mov	r0, r2
 8006e16:	bd30      	pop	{r4, r5, pc}
 8006e18:	4283      	cmp	r3, r0
 8006e1a:	d3f3      	bcc.n	8006e04 <__mcmp+0x18>
 8006e1c:	e7fa      	b.n	8006e14 <__mcmp+0x28>
 8006e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e22:	e7f7      	b.n	8006e14 <__mcmp+0x28>

08006e24 <__mdiff>:
 8006e24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e28:	460c      	mov	r4, r1
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	4620      	mov	r0, r4
 8006e30:	4690      	mov	r8, r2
 8006e32:	f7ff ffdb 	bl	8006dec <__mcmp>
 8006e36:	1e05      	subs	r5, r0, #0
 8006e38:	d110      	bne.n	8006e5c <__mdiff+0x38>
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	f7ff fd53 	bl	80068e8 <_Balloc>
 8006e42:	b930      	cbnz	r0, 8006e52 <__mdiff+0x2e>
 8006e44:	4b3a      	ldr	r3, [pc, #232]	; (8006f30 <__mdiff+0x10c>)
 8006e46:	4602      	mov	r2, r0
 8006e48:	f240 2132 	movw	r1, #562	; 0x232
 8006e4c:	4839      	ldr	r0, [pc, #228]	; (8006f34 <__mdiff+0x110>)
 8006e4e:	f000 f9d5 	bl	80071fc <__assert_func>
 8006e52:	2301      	movs	r3, #1
 8006e54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e5c:	bfa4      	itt	ge
 8006e5e:	4643      	movge	r3, r8
 8006e60:	46a0      	movge	r8, r4
 8006e62:	4630      	mov	r0, r6
 8006e64:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e68:	bfa6      	itte	ge
 8006e6a:	461c      	movge	r4, r3
 8006e6c:	2500      	movge	r5, #0
 8006e6e:	2501      	movlt	r5, #1
 8006e70:	f7ff fd3a 	bl	80068e8 <_Balloc>
 8006e74:	b920      	cbnz	r0, 8006e80 <__mdiff+0x5c>
 8006e76:	4b2e      	ldr	r3, [pc, #184]	; (8006f30 <__mdiff+0x10c>)
 8006e78:	4602      	mov	r2, r0
 8006e7a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006e7e:	e7e5      	b.n	8006e4c <__mdiff+0x28>
 8006e80:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006e84:	6926      	ldr	r6, [r4, #16]
 8006e86:	60c5      	str	r5, [r0, #12]
 8006e88:	f104 0914 	add.w	r9, r4, #20
 8006e8c:	f108 0514 	add.w	r5, r8, #20
 8006e90:	f100 0e14 	add.w	lr, r0, #20
 8006e94:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006e98:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006e9c:	f108 0210 	add.w	r2, r8, #16
 8006ea0:	46f2      	mov	sl, lr
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ea8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006eac:	fa1f f883 	uxth.w	r8, r3
 8006eb0:	fa11 f18b 	uxtah	r1, r1, fp
 8006eb4:	0c1b      	lsrs	r3, r3, #16
 8006eb6:	eba1 0808 	sub.w	r8, r1, r8
 8006eba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ebe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ec2:	fa1f f888 	uxth.w	r8, r8
 8006ec6:	1419      	asrs	r1, r3, #16
 8006ec8:	454e      	cmp	r6, r9
 8006eca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ece:	f84a 3b04 	str.w	r3, [sl], #4
 8006ed2:	d8e7      	bhi.n	8006ea4 <__mdiff+0x80>
 8006ed4:	1b33      	subs	r3, r6, r4
 8006ed6:	3b15      	subs	r3, #21
 8006ed8:	f023 0303 	bic.w	r3, r3, #3
 8006edc:	3304      	adds	r3, #4
 8006ede:	3415      	adds	r4, #21
 8006ee0:	42a6      	cmp	r6, r4
 8006ee2:	bf38      	it	cc
 8006ee4:	2304      	movcc	r3, #4
 8006ee6:	441d      	add	r5, r3
 8006ee8:	4473      	add	r3, lr
 8006eea:	469e      	mov	lr, r3
 8006eec:	462e      	mov	r6, r5
 8006eee:	4566      	cmp	r6, ip
 8006ef0:	d30e      	bcc.n	8006f10 <__mdiff+0xec>
 8006ef2:	f10c 0203 	add.w	r2, ip, #3
 8006ef6:	1b52      	subs	r2, r2, r5
 8006ef8:	f022 0203 	bic.w	r2, r2, #3
 8006efc:	3d03      	subs	r5, #3
 8006efe:	45ac      	cmp	ip, r5
 8006f00:	bf38      	it	cc
 8006f02:	2200      	movcc	r2, #0
 8006f04:	441a      	add	r2, r3
 8006f06:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006f0a:	b17b      	cbz	r3, 8006f2c <__mdiff+0x108>
 8006f0c:	6107      	str	r7, [r0, #16]
 8006f0e:	e7a3      	b.n	8006e58 <__mdiff+0x34>
 8006f10:	f856 8b04 	ldr.w	r8, [r6], #4
 8006f14:	fa11 f288 	uxtah	r2, r1, r8
 8006f18:	1414      	asrs	r4, r2, #16
 8006f1a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006f1e:	b292      	uxth	r2, r2
 8006f20:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006f24:	f84e 2b04 	str.w	r2, [lr], #4
 8006f28:	1421      	asrs	r1, r4, #16
 8006f2a:	e7e0      	b.n	8006eee <__mdiff+0xca>
 8006f2c:	3f01      	subs	r7, #1
 8006f2e:	e7ea      	b.n	8006f06 <__mdiff+0xe2>
 8006f30:	08007e63 	.word	0x08007e63
 8006f34:	08007e74 	.word	0x08007e74

08006f38 <__d2b>:
 8006f38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f3c:	4689      	mov	r9, r1
 8006f3e:	2101      	movs	r1, #1
 8006f40:	ec57 6b10 	vmov	r6, r7, d0
 8006f44:	4690      	mov	r8, r2
 8006f46:	f7ff fccf 	bl	80068e8 <_Balloc>
 8006f4a:	4604      	mov	r4, r0
 8006f4c:	b930      	cbnz	r0, 8006f5c <__d2b+0x24>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	4b25      	ldr	r3, [pc, #148]	; (8006fe8 <__d2b+0xb0>)
 8006f52:	4826      	ldr	r0, [pc, #152]	; (8006fec <__d2b+0xb4>)
 8006f54:	f240 310a 	movw	r1, #778	; 0x30a
 8006f58:	f000 f950 	bl	80071fc <__assert_func>
 8006f5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006f60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f64:	bb35      	cbnz	r5, 8006fb4 <__d2b+0x7c>
 8006f66:	2e00      	cmp	r6, #0
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	d028      	beq.n	8006fbe <__d2b+0x86>
 8006f6c:	4668      	mov	r0, sp
 8006f6e:	9600      	str	r6, [sp, #0]
 8006f70:	f7ff fd82 	bl	8006a78 <__lo0bits>
 8006f74:	9900      	ldr	r1, [sp, #0]
 8006f76:	b300      	cbz	r0, 8006fba <__d2b+0x82>
 8006f78:	9a01      	ldr	r2, [sp, #4]
 8006f7a:	f1c0 0320 	rsb	r3, r0, #32
 8006f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f82:	430b      	orrs	r3, r1
 8006f84:	40c2      	lsrs	r2, r0
 8006f86:	6163      	str	r3, [r4, #20]
 8006f88:	9201      	str	r2, [sp, #4]
 8006f8a:	9b01      	ldr	r3, [sp, #4]
 8006f8c:	61a3      	str	r3, [r4, #24]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	bf14      	ite	ne
 8006f92:	2202      	movne	r2, #2
 8006f94:	2201      	moveq	r2, #1
 8006f96:	6122      	str	r2, [r4, #16]
 8006f98:	b1d5      	cbz	r5, 8006fd0 <__d2b+0x98>
 8006f9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f9e:	4405      	add	r5, r0
 8006fa0:	f8c9 5000 	str.w	r5, [r9]
 8006fa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fa8:	f8c8 0000 	str.w	r0, [r8]
 8006fac:	4620      	mov	r0, r4
 8006fae:	b003      	add	sp, #12
 8006fb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fb8:	e7d5      	b.n	8006f66 <__d2b+0x2e>
 8006fba:	6161      	str	r1, [r4, #20]
 8006fbc:	e7e5      	b.n	8006f8a <__d2b+0x52>
 8006fbe:	a801      	add	r0, sp, #4
 8006fc0:	f7ff fd5a 	bl	8006a78 <__lo0bits>
 8006fc4:	9b01      	ldr	r3, [sp, #4]
 8006fc6:	6163      	str	r3, [r4, #20]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	6122      	str	r2, [r4, #16]
 8006fcc:	3020      	adds	r0, #32
 8006fce:	e7e3      	b.n	8006f98 <__d2b+0x60>
 8006fd0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006fd8:	f8c9 0000 	str.w	r0, [r9]
 8006fdc:	6918      	ldr	r0, [r3, #16]
 8006fde:	f7ff fd2b 	bl	8006a38 <__hi0bits>
 8006fe2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fe6:	e7df      	b.n	8006fa8 <__d2b+0x70>
 8006fe8:	08007e63 	.word	0x08007e63
 8006fec:	08007e74 	.word	0x08007e74

08006ff0 <_calloc_r>:
 8006ff0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ff2:	fba1 2402 	umull	r2, r4, r1, r2
 8006ff6:	b94c      	cbnz	r4, 800700c <_calloc_r+0x1c>
 8006ff8:	4611      	mov	r1, r2
 8006ffa:	9201      	str	r2, [sp, #4]
 8006ffc:	f000 f87a 	bl	80070f4 <_malloc_r>
 8007000:	9a01      	ldr	r2, [sp, #4]
 8007002:	4605      	mov	r5, r0
 8007004:	b930      	cbnz	r0, 8007014 <_calloc_r+0x24>
 8007006:	4628      	mov	r0, r5
 8007008:	b003      	add	sp, #12
 800700a:	bd30      	pop	{r4, r5, pc}
 800700c:	220c      	movs	r2, #12
 800700e:	6002      	str	r2, [r0, #0]
 8007010:	2500      	movs	r5, #0
 8007012:	e7f8      	b.n	8007006 <_calloc_r+0x16>
 8007014:	4621      	mov	r1, r4
 8007016:	f7fe f95f 	bl	80052d8 <memset>
 800701a:	e7f4      	b.n	8007006 <_calloc_r+0x16>

0800701c <_free_r>:
 800701c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800701e:	2900      	cmp	r1, #0
 8007020:	d044      	beq.n	80070ac <_free_r+0x90>
 8007022:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007026:	9001      	str	r0, [sp, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	f1a1 0404 	sub.w	r4, r1, #4
 800702e:	bfb8      	it	lt
 8007030:	18e4      	addlt	r4, r4, r3
 8007032:	f000 f925 	bl	8007280 <__malloc_lock>
 8007036:	4a1e      	ldr	r2, [pc, #120]	; (80070b0 <_free_r+0x94>)
 8007038:	9801      	ldr	r0, [sp, #4]
 800703a:	6813      	ldr	r3, [r2, #0]
 800703c:	b933      	cbnz	r3, 800704c <_free_r+0x30>
 800703e:	6063      	str	r3, [r4, #4]
 8007040:	6014      	str	r4, [r2, #0]
 8007042:	b003      	add	sp, #12
 8007044:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007048:	f000 b920 	b.w	800728c <__malloc_unlock>
 800704c:	42a3      	cmp	r3, r4
 800704e:	d908      	bls.n	8007062 <_free_r+0x46>
 8007050:	6825      	ldr	r5, [r4, #0]
 8007052:	1961      	adds	r1, r4, r5
 8007054:	428b      	cmp	r3, r1
 8007056:	bf01      	itttt	eq
 8007058:	6819      	ldreq	r1, [r3, #0]
 800705a:	685b      	ldreq	r3, [r3, #4]
 800705c:	1949      	addeq	r1, r1, r5
 800705e:	6021      	streq	r1, [r4, #0]
 8007060:	e7ed      	b.n	800703e <_free_r+0x22>
 8007062:	461a      	mov	r2, r3
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	b10b      	cbz	r3, 800706c <_free_r+0x50>
 8007068:	42a3      	cmp	r3, r4
 800706a:	d9fa      	bls.n	8007062 <_free_r+0x46>
 800706c:	6811      	ldr	r1, [r2, #0]
 800706e:	1855      	adds	r5, r2, r1
 8007070:	42a5      	cmp	r5, r4
 8007072:	d10b      	bne.n	800708c <_free_r+0x70>
 8007074:	6824      	ldr	r4, [r4, #0]
 8007076:	4421      	add	r1, r4
 8007078:	1854      	adds	r4, r2, r1
 800707a:	42a3      	cmp	r3, r4
 800707c:	6011      	str	r1, [r2, #0]
 800707e:	d1e0      	bne.n	8007042 <_free_r+0x26>
 8007080:	681c      	ldr	r4, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	6053      	str	r3, [r2, #4]
 8007086:	4421      	add	r1, r4
 8007088:	6011      	str	r1, [r2, #0]
 800708a:	e7da      	b.n	8007042 <_free_r+0x26>
 800708c:	d902      	bls.n	8007094 <_free_r+0x78>
 800708e:	230c      	movs	r3, #12
 8007090:	6003      	str	r3, [r0, #0]
 8007092:	e7d6      	b.n	8007042 <_free_r+0x26>
 8007094:	6825      	ldr	r5, [r4, #0]
 8007096:	1961      	adds	r1, r4, r5
 8007098:	428b      	cmp	r3, r1
 800709a:	bf04      	itt	eq
 800709c:	6819      	ldreq	r1, [r3, #0]
 800709e:	685b      	ldreq	r3, [r3, #4]
 80070a0:	6063      	str	r3, [r4, #4]
 80070a2:	bf04      	itt	eq
 80070a4:	1949      	addeq	r1, r1, r5
 80070a6:	6021      	streq	r1, [r4, #0]
 80070a8:	6054      	str	r4, [r2, #4]
 80070aa:	e7ca      	b.n	8007042 <_free_r+0x26>
 80070ac:	b003      	add	sp, #12
 80070ae:	bd30      	pop	{r4, r5, pc}
 80070b0:	200002bc 	.word	0x200002bc

080070b4 <sbrk_aligned>:
 80070b4:	b570      	push	{r4, r5, r6, lr}
 80070b6:	4e0e      	ldr	r6, [pc, #56]	; (80070f0 <sbrk_aligned+0x3c>)
 80070b8:	460c      	mov	r4, r1
 80070ba:	6831      	ldr	r1, [r6, #0]
 80070bc:	4605      	mov	r5, r0
 80070be:	b911      	cbnz	r1, 80070c6 <sbrk_aligned+0x12>
 80070c0:	f000 f88c 	bl	80071dc <_sbrk_r>
 80070c4:	6030      	str	r0, [r6, #0]
 80070c6:	4621      	mov	r1, r4
 80070c8:	4628      	mov	r0, r5
 80070ca:	f000 f887 	bl	80071dc <_sbrk_r>
 80070ce:	1c43      	adds	r3, r0, #1
 80070d0:	d00a      	beq.n	80070e8 <sbrk_aligned+0x34>
 80070d2:	1cc4      	adds	r4, r0, #3
 80070d4:	f024 0403 	bic.w	r4, r4, #3
 80070d8:	42a0      	cmp	r0, r4
 80070da:	d007      	beq.n	80070ec <sbrk_aligned+0x38>
 80070dc:	1a21      	subs	r1, r4, r0
 80070de:	4628      	mov	r0, r5
 80070e0:	f000 f87c 	bl	80071dc <_sbrk_r>
 80070e4:	3001      	adds	r0, #1
 80070e6:	d101      	bne.n	80070ec <sbrk_aligned+0x38>
 80070e8:	f04f 34ff 	mov.w	r4, #4294967295
 80070ec:	4620      	mov	r0, r4
 80070ee:	bd70      	pop	{r4, r5, r6, pc}
 80070f0:	200002c0 	.word	0x200002c0

080070f4 <_malloc_r>:
 80070f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070f8:	1ccd      	adds	r5, r1, #3
 80070fa:	f025 0503 	bic.w	r5, r5, #3
 80070fe:	3508      	adds	r5, #8
 8007100:	2d0c      	cmp	r5, #12
 8007102:	bf38      	it	cc
 8007104:	250c      	movcc	r5, #12
 8007106:	2d00      	cmp	r5, #0
 8007108:	4607      	mov	r7, r0
 800710a:	db01      	blt.n	8007110 <_malloc_r+0x1c>
 800710c:	42a9      	cmp	r1, r5
 800710e:	d905      	bls.n	800711c <_malloc_r+0x28>
 8007110:	230c      	movs	r3, #12
 8007112:	603b      	str	r3, [r7, #0]
 8007114:	2600      	movs	r6, #0
 8007116:	4630      	mov	r0, r6
 8007118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800711c:	4e2e      	ldr	r6, [pc, #184]	; (80071d8 <_malloc_r+0xe4>)
 800711e:	f000 f8af 	bl	8007280 <__malloc_lock>
 8007122:	6833      	ldr	r3, [r6, #0]
 8007124:	461c      	mov	r4, r3
 8007126:	bb34      	cbnz	r4, 8007176 <_malloc_r+0x82>
 8007128:	4629      	mov	r1, r5
 800712a:	4638      	mov	r0, r7
 800712c:	f7ff ffc2 	bl	80070b4 <sbrk_aligned>
 8007130:	1c43      	adds	r3, r0, #1
 8007132:	4604      	mov	r4, r0
 8007134:	d14d      	bne.n	80071d2 <_malloc_r+0xde>
 8007136:	6834      	ldr	r4, [r6, #0]
 8007138:	4626      	mov	r6, r4
 800713a:	2e00      	cmp	r6, #0
 800713c:	d140      	bne.n	80071c0 <_malloc_r+0xcc>
 800713e:	6823      	ldr	r3, [r4, #0]
 8007140:	4631      	mov	r1, r6
 8007142:	4638      	mov	r0, r7
 8007144:	eb04 0803 	add.w	r8, r4, r3
 8007148:	f000 f848 	bl	80071dc <_sbrk_r>
 800714c:	4580      	cmp	r8, r0
 800714e:	d13a      	bne.n	80071c6 <_malloc_r+0xd2>
 8007150:	6821      	ldr	r1, [r4, #0]
 8007152:	3503      	adds	r5, #3
 8007154:	1a6d      	subs	r5, r5, r1
 8007156:	f025 0503 	bic.w	r5, r5, #3
 800715a:	3508      	adds	r5, #8
 800715c:	2d0c      	cmp	r5, #12
 800715e:	bf38      	it	cc
 8007160:	250c      	movcc	r5, #12
 8007162:	4629      	mov	r1, r5
 8007164:	4638      	mov	r0, r7
 8007166:	f7ff ffa5 	bl	80070b4 <sbrk_aligned>
 800716a:	3001      	adds	r0, #1
 800716c:	d02b      	beq.n	80071c6 <_malloc_r+0xd2>
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	442b      	add	r3, r5
 8007172:	6023      	str	r3, [r4, #0]
 8007174:	e00e      	b.n	8007194 <_malloc_r+0xa0>
 8007176:	6822      	ldr	r2, [r4, #0]
 8007178:	1b52      	subs	r2, r2, r5
 800717a:	d41e      	bmi.n	80071ba <_malloc_r+0xc6>
 800717c:	2a0b      	cmp	r2, #11
 800717e:	d916      	bls.n	80071ae <_malloc_r+0xba>
 8007180:	1961      	adds	r1, r4, r5
 8007182:	42a3      	cmp	r3, r4
 8007184:	6025      	str	r5, [r4, #0]
 8007186:	bf18      	it	ne
 8007188:	6059      	strne	r1, [r3, #4]
 800718a:	6863      	ldr	r3, [r4, #4]
 800718c:	bf08      	it	eq
 800718e:	6031      	streq	r1, [r6, #0]
 8007190:	5162      	str	r2, [r4, r5]
 8007192:	604b      	str	r3, [r1, #4]
 8007194:	4638      	mov	r0, r7
 8007196:	f104 060b 	add.w	r6, r4, #11
 800719a:	f000 f877 	bl	800728c <__malloc_unlock>
 800719e:	f026 0607 	bic.w	r6, r6, #7
 80071a2:	1d23      	adds	r3, r4, #4
 80071a4:	1af2      	subs	r2, r6, r3
 80071a6:	d0b6      	beq.n	8007116 <_malloc_r+0x22>
 80071a8:	1b9b      	subs	r3, r3, r6
 80071aa:	50a3      	str	r3, [r4, r2]
 80071ac:	e7b3      	b.n	8007116 <_malloc_r+0x22>
 80071ae:	6862      	ldr	r2, [r4, #4]
 80071b0:	42a3      	cmp	r3, r4
 80071b2:	bf0c      	ite	eq
 80071b4:	6032      	streq	r2, [r6, #0]
 80071b6:	605a      	strne	r2, [r3, #4]
 80071b8:	e7ec      	b.n	8007194 <_malloc_r+0xa0>
 80071ba:	4623      	mov	r3, r4
 80071bc:	6864      	ldr	r4, [r4, #4]
 80071be:	e7b2      	b.n	8007126 <_malloc_r+0x32>
 80071c0:	4634      	mov	r4, r6
 80071c2:	6876      	ldr	r6, [r6, #4]
 80071c4:	e7b9      	b.n	800713a <_malloc_r+0x46>
 80071c6:	230c      	movs	r3, #12
 80071c8:	603b      	str	r3, [r7, #0]
 80071ca:	4638      	mov	r0, r7
 80071cc:	f000 f85e 	bl	800728c <__malloc_unlock>
 80071d0:	e7a1      	b.n	8007116 <_malloc_r+0x22>
 80071d2:	6025      	str	r5, [r4, #0]
 80071d4:	e7de      	b.n	8007194 <_malloc_r+0xa0>
 80071d6:	bf00      	nop
 80071d8:	200002bc 	.word	0x200002bc

080071dc <_sbrk_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4d06      	ldr	r5, [pc, #24]	; (80071f8 <_sbrk_r+0x1c>)
 80071e0:	2300      	movs	r3, #0
 80071e2:	4604      	mov	r4, r0
 80071e4:	4608      	mov	r0, r1
 80071e6:	602b      	str	r3, [r5, #0]
 80071e8:	f7fa fda0 	bl	8001d2c <_sbrk>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d102      	bne.n	80071f6 <_sbrk_r+0x1a>
 80071f0:	682b      	ldr	r3, [r5, #0]
 80071f2:	b103      	cbz	r3, 80071f6 <_sbrk_r+0x1a>
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
 80071f8:	200002c4 	.word	0x200002c4

080071fc <__assert_func>:
 80071fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071fe:	4614      	mov	r4, r2
 8007200:	461a      	mov	r2, r3
 8007202:	4b09      	ldr	r3, [pc, #36]	; (8007228 <__assert_func+0x2c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4605      	mov	r5, r0
 8007208:	68d8      	ldr	r0, [r3, #12]
 800720a:	b14c      	cbz	r4, 8007220 <__assert_func+0x24>
 800720c:	4b07      	ldr	r3, [pc, #28]	; (800722c <__assert_func+0x30>)
 800720e:	9100      	str	r1, [sp, #0]
 8007210:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007214:	4906      	ldr	r1, [pc, #24]	; (8007230 <__assert_func+0x34>)
 8007216:	462b      	mov	r3, r5
 8007218:	f000 f80e 	bl	8007238 <fiprintf>
 800721c:	f000 fa64 	bl	80076e8 <abort>
 8007220:	4b04      	ldr	r3, [pc, #16]	; (8007234 <__assert_func+0x38>)
 8007222:	461c      	mov	r4, r3
 8007224:	e7f3      	b.n	800720e <__assert_func+0x12>
 8007226:	bf00      	nop
 8007228:	2000000c 	.word	0x2000000c
 800722c:	08007fcc 	.word	0x08007fcc
 8007230:	08007fd9 	.word	0x08007fd9
 8007234:	08008007 	.word	0x08008007

08007238 <fiprintf>:
 8007238:	b40e      	push	{r1, r2, r3}
 800723a:	b503      	push	{r0, r1, lr}
 800723c:	4601      	mov	r1, r0
 800723e:	ab03      	add	r3, sp, #12
 8007240:	4805      	ldr	r0, [pc, #20]	; (8007258 <fiprintf+0x20>)
 8007242:	f853 2b04 	ldr.w	r2, [r3], #4
 8007246:	6800      	ldr	r0, [r0, #0]
 8007248:	9301      	str	r3, [sp, #4]
 800724a:	f000 f84f 	bl	80072ec <_vfiprintf_r>
 800724e:	b002      	add	sp, #8
 8007250:	f85d eb04 	ldr.w	lr, [sp], #4
 8007254:	b003      	add	sp, #12
 8007256:	4770      	bx	lr
 8007258:	2000000c 	.word	0x2000000c

0800725c <__ascii_mbtowc>:
 800725c:	b082      	sub	sp, #8
 800725e:	b901      	cbnz	r1, 8007262 <__ascii_mbtowc+0x6>
 8007260:	a901      	add	r1, sp, #4
 8007262:	b142      	cbz	r2, 8007276 <__ascii_mbtowc+0x1a>
 8007264:	b14b      	cbz	r3, 800727a <__ascii_mbtowc+0x1e>
 8007266:	7813      	ldrb	r3, [r2, #0]
 8007268:	600b      	str	r3, [r1, #0]
 800726a:	7812      	ldrb	r2, [r2, #0]
 800726c:	1e10      	subs	r0, r2, #0
 800726e:	bf18      	it	ne
 8007270:	2001      	movne	r0, #1
 8007272:	b002      	add	sp, #8
 8007274:	4770      	bx	lr
 8007276:	4610      	mov	r0, r2
 8007278:	e7fb      	b.n	8007272 <__ascii_mbtowc+0x16>
 800727a:	f06f 0001 	mvn.w	r0, #1
 800727e:	e7f8      	b.n	8007272 <__ascii_mbtowc+0x16>

08007280 <__malloc_lock>:
 8007280:	4801      	ldr	r0, [pc, #4]	; (8007288 <__malloc_lock+0x8>)
 8007282:	f000 bbf1 	b.w	8007a68 <__retarget_lock_acquire_recursive>
 8007286:	bf00      	nop
 8007288:	200002c8 	.word	0x200002c8

0800728c <__malloc_unlock>:
 800728c:	4801      	ldr	r0, [pc, #4]	; (8007294 <__malloc_unlock+0x8>)
 800728e:	f000 bbec 	b.w	8007a6a <__retarget_lock_release_recursive>
 8007292:	bf00      	nop
 8007294:	200002c8 	.word	0x200002c8

08007298 <__sfputc_r>:
 8007298:	6893      	ldr	r3, [r2, #8]
 800729a:	3b01      	subs	r3, #1
 800729c:	2b00      	cmp	r3, #0
 800729e:	b410      	push	{r4}
 80072a0:	6093      	str	r3, [r2, #8]
 80072a2:	da08      	bge.n	80072b6 <__sfputc_r+0x1e>
 80072a4:	6994      	ldr	r4, [r2, #24]
 80072a6:	42a3      	cmp	r3, r4
 80072a8:	db01      	blt.n	80072ae <__sfputc_r+0x16>
 80072aa:	290a      	cmp	r1, #10
 80072ac:	d103      	bne.n	80072b6 <__sfputc_r+0x1e>
 80072ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072b2:	f000 b94b 	b.w	800754c <__swbuf_r>
 80072b6:	6813      	ldr	r3, [r2, #0]
 80072b8:	1c58      	adds	r0, r3, #1
 80072ba:	6010      	str	r0, [r2, #0]
 80072bc:	7019      	strb	r1, [r3, #0]
 80072be:	4608      	mov	r0, r1
 80072c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <__sfputs_r>:
 80072c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c8:	4606      	mov	r6, r0
 80072ca:	460f      	mov	r7, r1
 80072cc:	4614      	mov	r4, r2
 80072ce:	18d5      	adds	r5, r2, r3
 80072d0:	42ac      	cmp	r4, r5
 80072d2:	d101      	bne.n	80072d8 <__sfputs_r+0x12>
 80072d4:	2000      	movs	r0, #0
 80072d6:	e007      	b.n	80072e8 <__sfputs_r+0x22>
 80072d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072dc:	463a      	mov	r2, r7
 80072de:	4630      	mov	r0, r6
 80072e0:	f7ff ffda 	bl	8007298 <__sfputc_r>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	d1f3      	bne.n	80072d0 <__sfputs_r+0xa>
 80072e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072ec <_vfiprintf_r>:
 80072ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f0:	460d      	mov	r5, r1
 80072f2:	b09d      	sub	sp, #116	; 0x74
 80072f4:	4614      	mov	r4, r2
 80072f6:	4698      	mov	r8, r3
 80072f8:	4606      	mov	r6, r0
 80072fa:	b118      	cbz	r0, 8007304 <_vfiprintf_r+0x18>
 80072fc:	6983      	ldr	r3, [r0, #24]
 80072fe:	b90b      	cbnz	r3, 8007304 <_vfiprintf_r+0x18>
 8007300:	f000 fb14 	bl	800792c <__sinit>
 8007304:	4b89      	ldr	r3, [pc, #548]	; (800752c <_vfiprintf_r+0x240>)
 8007306:	429d      	cmp	r5, r3
 8007308:	d11b      	bne.n	8007342 <_vfiprintf_r+0x56>
 800730a:	6875      	ldr	r5, [r6, #4]
 800730c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800730e:	07d9      	lsls	r1, r3, #31
 8007310:	d405      	bmi.n	800731e <_vfiprintf_r+0x32>
 8007312:	89ab      	ldrh	r3, [r5, #12]
 8007314:	059a      	lsls	r2, r3, #22
 8007316:	d402      	bmi.n	800731e <_vfiprintf_r+0x32>
 8007318:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800731a:	f000 fba5 	bl	8007a68 <__retarget_lock_acquire_recursive>
 800731e:	89ab      	ldrh	r3, [r5, #12]
 8007320:	071b      	lsls	r3, r3, #28
 8007322:	d501      	bpl.n	8007328 <_vfiprintf_r+0x3c>
 8007324:	692b      	ldr	r3, [r5, #16]
 8007326:	b9eb      	cbnz	r3, 8007364 <_vfiprintf_r+0x78>
 8007328:	4629      	mov	r1, r5
 800732a:	4630      	mov	r0, r6
 800732c:	f000 f96e 	bl	800760c <__swsetup_r>
 8007330:	b1c0      	cbz	r0, 8007364 <_vfiprintf_r+0x78>
 8007332:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007334:	07dc      	lsls	r4, r3, #31
 8007336:	d50e      	bpl.n	8007356 <_vfiprintf_r+0x6a>
 8007338:	f04f 30ff 	mov.w	r0, #4294967295
 800733c:	b01d      	add	sp, #116	; 0x74
 800733e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007342:	4b7b      	ldr	r3, [pc, #492]	; (8007530 <_vfiprintf_r+0x244>)
 8007344:	429d      	cmp	r5, r3
 8007346:	d101      	bne.n	800734c <_vfiprintf_r+0x60>
 8007348:	68b5      	ldr	r5, [r6, #8]
 800734a:	e7df      	b.n	800730c <_vfiprintf_r+0x20>
 800734c:	4b79      	ldr	r3, [pc, #484]	; (8007534 <_vfiprintf_r+0x248>)
 800734e:	429d      	cmp	r5, r3
 8007350:	bf08      	it	eq
 8007352:	68f5      	ldreq	r5, [r6, #12]
 8007354:	e7da      	b.n	800730c <_vfiprintf_r+0x20>
 8007356:	89ab      	ldrh	r3, [r5, #12]
 8007358:	0598      	lsls	r0, r3, #22
 800735a:	d4ed      	bmi.n	8007338 <_vfiprintf_r+0x4c>
 800735c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800735e:	f000 fb84 	bl	8007a6a <__retarget_lock_release_recursive>
 8007362:	e7e9      	b.n	8007338 <_vfiprintf_r+0x4c>
 8007364:	2300      	movs	r3, #0
 8007366:	9309      	str	r3, [sp, #36]	; 0x24
 8007368:	2320      	movs	r3, #32
 800736a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800736e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007372:	2330      	movs	r3, #48	; 0x30
 8007374:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007538 <_vfiprintf_r+0x24c>
 8007378:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800737c:	f04f 0901 	mov.w	r9, #1
 8007380:	4623      	mov	r3, r4
 8007382:	469a      	mov	sl, r3
 8007384:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007388:	b10a      	cbz	r2, 800738e <_vfiprintf_r+0xa2>
 800738a:	2a25      	cmp	r2, #37	; 0x25
 800738c:	d1f9      	bne.n	8007382 <_vfiprintf_r+0x96>
 800738e:	ebba 0b04 	subs.w	fp, sl, r4
 8007392:	d00b      	beq.n	80073ac <_vfiprintf_r+0xc0>
 8007394:	465b      	mov	r3, fp
 8007396:	4622      	mov	r2, r4
 8007398:	4629      	mov	r1, r5
 800739a:	4630      	mov	r0, r6
 800739c:	f7ff ff93 	bl	80072c6 <__sfputs_r>
 80073a0:	3001      	adds	r0, #1
 80073a2:	f000 80aa 	beq.w	80074fa <_vfiprintf_r+0x20e>
 80073a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073a8:	445a      	add	r2, fp
 80073aa:	9209      	str	r2, [sp, #36]	; 0x24
 80073ac:	f89a 3000 	ldrb.w	r3, [sl]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f000 80a2 	beq.w	80074fa <_vfiprintf_r+0x20e>
 80073b6:	2300      	movs	r3, #0
 80073b8:	f04f 32ff 	mov.w	r2, #4294967295
 80073bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073c0:	f10a 0a01 	add.w	sl, sl, #1
 80073c4:	9304      	str	r3, [sp, #16]
 80073c6:	9307      	str	r3, [sp, #28]
 80073c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073cc:	931a      	str	r3, [sp, #104]	; 0x68
 80073ce:	4654      	mov	r4, sl
 80073d0:	2205      	movs	r2, #5
 80073d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073d6:	4858      	ldr	r0, [pc, #352]	; (8007538 <_vfiprintf_r+0x24c>)
 80073d8:	f7f8 ff02 	bl	80001e0 <memchr>
 80073dc:	9a04      	ldr	r2, [sp, #16]
 80073de:	b9d8      	cbnz	r0, 8007418 <_vfiprintf_r+0x12c>
 80073e0:	06d1      	lsls	r1, r2, #27
 80073e2:	bf44      	itt	mi
 80073e4:	2320      	movmi	r3, #32
 80073e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073ea:	0713      	lsls	r3, r2, #28
 80073ec:	bf44      	itt	mi
 80073ee:	232b      	movmi	r3, #43	; 0x2b
 80073f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073f4:	f89a 3000 	ldrb.w	r3, [sl]
 80073f8:	2b2a      	cmp	r3, #42	; 0x2a
 80073fa:	d015      	beq.n	8007428 <_vfiprintf_r+0x13c>
 80073fc:	9a07      	ldr	r2, [sp, #28]
 80073fe:	4654      	mov	r4, sl
 8007400:	2000      	movs	r0, #0
 8007402:	f04f 0c0a 	mov.w	ip, #10
 8007406:	4621      	mov	r1, r4
 8007408:	f811 3b01 	ldrb.w	r3, [r1], #1
 800740c:	3b30      	subs	r3, #48	; 0x30
 800740e:	2b09      	cmp	r3, #9
 8007410:	d94e      	bls.n	80074b0 <_vfiprintf_r+0x1c4>
 8007412:	b1b0      	cbz	r0, 8007442 <_vfiprintf_r+0x156>
 8007414:	9207      	str	r2, [sp, #28]
 8007416:	e014      	b.n	8007442 <_vfiprintf_r+0x156>
 8007418:	eba0 0308 	sub.w	r3, r0, r8
 800741c:	fa09 f303 	lsl.w	r3, r9, r3
 8007420:	4313      	orrs	r3, r2
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	46a2      	mov	sl, r4
 8007426:	e7d2      	b.n	80073ce <_vfiprintf_r+0xe2>
 8007428:	9b03      	ldr	r3, [sp, #12]
 800742a:	1d19      	adds	r1, r3, #4
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	9103      	str	r1, [sp, #12]
 8007430:	2b00      	cmp	r3, #0
 8007432:	bfbb      	ittet	lt
 8007434:	425b      	neglt	r3, r3
 8007436:	f042 0202 	orrlt.w	r2, r2, #2
 800743a:	9307      	strge	r3, [sp, #28]
 800743c:	9307      	strlt	r3, [sp, #28]
 800743e:	bfb8      	it	lt
 8007440:	9204      	strlt	r2, [sp, #16]
 8007442:	7823      	ldrb	r3, [r4, #0]
 8007444:	2b2e      	cmp	r3, #46	; 0x2e
 8007446:	d10c      	bne.n	8007462 <_vfiprintf_r+0x176>
 8007448:	7863      	ldrb	r3, [r4, #1]
 800744a:	2b2a      	cmp	r3, #42	; 0x2a
 800744c:	d135      	bne.n	80074ba <_vfiprintf_r+0x1ce>
 800744e:	9b03      	ldr	r3, [sp, #12]
 8007450:	1d1a      	adds	r2, r3, #4
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	9203      	str	r2, [sp, #12]
 8007456:	2b00      	cmp	r3, #0
 8007458:	bfb8      	it	lt
 800745a:	f04f 33ff 	movlt.w	r3, #4294967295
 800745e:	3402      	adds	r4, #2
 8007460:	9305      	str	r3, [sp, #20]
 8007462:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007548 <_vfiprintf_r+0x25c>
 8007466:	7821      	ldrb	r1, [r4, #0]
 8007468:	2203      	movs	r2, #3
 800746a:	4650      	mov	r0, sl
 800746c:	f7f8 feb8 	bl	80001e0 <memchr>
 8007470:	b140      	cbz	r0, 8007484 <_vfiprintf_r+0x198>
 8007472:	2340      	movs	r3, #64	; 0x40
 8007474:	eba0 000a 	sub.w	r0, r0, sl
 8007478:	fa03 f000 	lsl.w	r0, r3, r0
 800747c:	9b04      	ldr	r3, [sp, #16]
 800747e:	4303      	orrs	r3, r0
 8007480:	3401      	adds	r4, #1
 8007482:	9304      	str	r3, [sp, #16]
 8007484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007488:	482c      	ldr	r0, [pc, #176]	; (800753c <_vfiprintf_r+0x250>)
 800748a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800748e:	2206      	movs	r2, #6
 8007490:	f7f8 fea6 	bl	80001e0 <memchr>
 8007494:	2800      	cmp	r0, #0
 8007496:	d03f      	beq.n	8007518 <_vfiprintf_r+0x22c>
 8007498:	4b29      	ldr	r3, [pc, #164]	; (8007540 <_vfiprintf_r+0x254>)
 800749a:	bb1b      	cbnz	r3, 80074e4 <_vfiprintf_r+0x1f8>
 800749c:	9b03      	ldr	r3, [sp, #12]
 800749e:	3307      	adds	r3, #7
 80074a0:	f023 0307 	bic.w	r3, r3, #7
 80074a4:	3308      	adds	r3, #8
 80074a6:	9303      	str	r3, [sp, #12]
 80074a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074aa:	443b      	add	r3, r7
 80074ac:	9309      	str	r3, [sp, #36]	; 0x24
 80074ae:	e767      	b.n	8007380 <_vfiprintf_r+0x94>
 80074b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074b4:	460c      	mov	r4, r1
 80074b6:	2001      	movs	r0, #1
 80074b8:	e7a5      	b.n	8007406 <_vfiprintf_r+0x11a>
 80074ba:	2300      	movs	r3, #0
 80074bc:	3401      	adds	r4, #1
 80074be:	9305      	str	r3, [sp, #20]
 80074c0:	4619      	mov	r1, r3
 80074c2:	f04f 0c0a 	mov.w	ip, #10
 80074c6:	4620      	mov	r0, r4
 80074c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074cc:	3a30      	subs	r2, #48	; 0x30
 80074ce:	2a09      	cmp	r2, #9
 80074d0:	d903      	bls.n	80074da <_vfiprintf_r+0x1ee>
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d0c5      	beq.n	8007462 <_vfiprintf_r+0x176>
 80074d6:	9105      	str	r1, [sp, #20]
 80074d8:	e7c3      	b.n	8007462 <_vfiprintf_r+0x176>
 80074da:	fb0c 2101 	mla	r1, ip, r1, r2
 80074de:	4604      	mov	r4, r0
 80074e0:	2301      	movs	r3, #1
 80074e2:	e7f0      	b.n	80074c6 <_vfiprintf_r+0x1da>
 80074e4:	ab03      	add	r3, sp, #12
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	462a      	mov	r2, r5
 80074ea:	4b16      	ldr	r3, [pc, #88]	; (8007544 <_vfiprintf_r+0x258>)
 80074ec:	a904      	add	r1, sp, #16
 80074ee:	4630      	mov	r0, r6
 80074f0:	f7fd ff9a 	bl	8005428 <_printf_float>
 80074f4:	4607      	mov	r7, r0
 80074f6:	1c78      	adds	r0, r7, #1
 80074f8:	d1d6      	bne.n	80074a8 <_vfiprintf_r+0x1bc>
 80074fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074fc:	07d9      	lsls	r1, r3, #31
 80074fe:	d405      	bmi.n	800750c <_vfiprintf_r+0x220>
 8007500:	89ab      	ldrh	r3, [r5, #12]
 8007502:	059a      	lsls	r2, r3, #22
 8007504:	d402      	bmi.n	800750c <_vfiprintf_r+0x220>
 8007506:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007508:	f000 faaf 	bl	8007a6a <__retarget_lock_release_recursive>
 800750c:	89ab      	ldrh	r3, [r5, #12]
 800750e:	065b      	lsls	r3, r3, #25
 8007510:	f53f af12 	bmi.w	8007338 <_vfiprintf_r+0x4c>
 8007514:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007516:	e711      	b.n	800733c <_vfiprintf_r+0x50>
 8007518:	ab03      	add	r3, sp, #12
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	462a      	mov	r2, r5
 800751e:	4b09      	ldr	r3, [pc, #36]	; (8007544 <_vfiprintf_r+0x258>)
 8007520:	a904      	add	r1, sp, #16
 8007522:	4630      	mov	r0, r6
 8007524:	f7fe fa24 	bl	8005970 <_printf_i>
 8007528:	e7e4      	b.n	80074f4 <_vfiprintf_r+0x208>
 800752a:	bf00      	nop
 800752c:	08008144 	.word	0x08008144
 8007530:	08008164 	.word	0x08008164
 8007534:	08008124 	.word	0x08008124
 8007538:	08008012 	.word	0x08008012
 800753c:	0800801c 	.word	0x0800801c
 8007540:	08005429 	.word	0x08005429
 8007544:	080072c7 	.word	0x080072c7
 8007548:	08008018 	.word	0x08008018

0800754c <__swbuf_r>:
 800754c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800754e:	460e      	mov	r6, r1
 8007550:	4614      	mov	r4, r2
 8007552:	4605      	mov	r5, r0
 8007554:	b118      	cbz	r0, 800755e <__swbuf_r+0x12>
 8007556:	6983      	ldr	r3, [r0, #24]
 8007558:	b90b      	cbnz	r3, 800755e <__swbuf_r+0x12>
 800755a:	f000 f9e7 	bl	800792c <__sinit>
 800755e:	4b21      	ldr	r3, [pc, #132]	; (80075e4 <__swbuf_r+0x98>)
 8007560:	429c      	cmp	r4, r3
 8007562:	d12b      	bne.n	80075bc <__swbuf_r+0x70>
 8007564:	686c      	ldr	r4, [r5, #4]
 8007566:	69a3      	ldr	r3, [r4, #24]
 8007568:	60a3      	str	r3, [r4, #8]
 800756a:	89a3      	ldrh	r3, [r4, #12]
 800756c:	071a      	lsls	r2, r3, #28
 800756e:	d52f      	bpl.n	80075d0 <__swbuf_r+0x84>
 8007570:	6923      	ldr	r3, [r4, #16]
 8007572:	b36b      	cbz	r3, 80075d0 <__swbuf_r+0x84>
 8007574:	6923      	ldr	r3, [r4, #16]
 8007576:	6820      	ldr	r0, [r4, #0]
 8007578:	1ac0      	subs	r0, r0, r3
 800757a:	6963      	ldr	r3, [r4, #20]
 800757c:	b2f6      	uxtb	r6, r6
 800757e:	4283      	cmp	r3, r0
 8007580:	4637      	mov	r7, r6
 8007582:	dc04      	bgt.n	800758e <__swbuf_r+0x42>
 8007584:	4621      	mov	r1, r4
 8007586:	4628      	mov	r0, r5
 8007588:	f000 f93c 	bl	8007804 <_fflush_r>
 800758c:	bb30      	cbnz	r0, 80075dc <__swbuf_r+0x90>
 800758e:	68a3      	ldr	r3, [r4, #8]
 8007590:	3b01      	subs	r3, #1
 8007592:	60a3      	str	r3, [r4, #8]
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	1c5a      	adds	r2, r3, #1
 8007598:	6022      	str	r2, [r4, #0]
 800759a:	701e      	strb	r6, [r3, #0]
 800759c:	6963      	ldr	r3, [r4, #20]
 800759e:	3001      	adds	r0, #1
 80075a0:	4283      	cmp	r3, r0
 80075a2:	d004      	beq.n	80075ae <__swbuf_r+0x62>
 80075a4:	89a3      	ldrh	r3, [r4, #12]
 80075a6:	07db      	lsls	r3, r3, #31
 80075a8:	d506      	bpl.n	80075b8 <__swbuf_r+0x6c>
 80075aa:	2e0a      	cmp	r6, #10
 80075ac:	d104      	bne.n	80075b8 <__swbuf_r+0x6c>
 80075ae:	4621      	mov	r1, r4
 80075b0:	4628      	mov	r0, r5
 80075b2:	f000 f927 	bl	8007804 <_fflush_r>
 80075b6:	b988      	cbnz	r0, 80075dc <__swbuf_r+0x90>
 80075b8:	4638      	mov	r0, r7
 80075ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075bc:	4b0a      	ldr	r3, [pc, #40]	; (80075e8 <__swbuf_r+0x9c>)
 80075be:	429c      	cmp	r4, r3
 80075c0:	d101      	bne.n	80075c6 <__swbuf_r+0x7a>
 80075c2:	68ac      	ldr	r4, [r5, #8]
 80075c4:	e7cf      	b.n	8007566 <__swbuf_r+0x1a>
 80075c6:	4b09      	ldr	r3, [pc, #36]	; (80075ec <__swbuf_r+0xa0>)
 80075c8:	429c      	cmp	r4, r3
 80075ca:	bf08      	it	eq
 80075cc:	68ec      	ldreq	r4, [r5, #12]
 80075ce:	e7ca      	b.n	8007566 <__swbuf_r+0x1a>
 80075d0:	4621      	mov	r1, r4
 80075d2:	4628      	mov	r0, r5
 80075d4:	f000 f81a 	bl	800760c <__swsetup_r>
 80075d8:	2800      	cmp	r0, #0
 80075da:	d0cb      	beq.n	8007574 <__swbuf_r+0x28>
 80075dc:	f04f 37ff 	mov.w	r7, #4294967295
 80075e0:	e7ea      	b.n	80075b8 <__swbuf_r+0x6c>
 80075e2:	bf00      	nop
 80075e4:	08008144 	.word	0x08008144
 80075e8:	08008164 	.word	0x08008164
 80075ec:	08008124 	.word	0x08008124

080075f0 <__ascii_wctomb>:
 80075f0:	b149      	cbz	r1, 8007606 <__ascii_wctomb+0x16>
 80075f2:	2aff      	cmp	r2, #255	; 0xff
 80075f4:	bf85      	ittet	hi
 80075f6:	238a      	movhi	r3, #138	; 0x8a
 80075f8:	6003      	strhi	r3, [r0, #0]
 80075fa:	700a      	strbls	r2, [r1, #0]
 80075fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8007600:	bf98      	it	ls
 8007602:	2001      	movls	r0, #1
 8007604:	4770      	bx	lr
 8007606:	4608      	mov	r0, r1
 8007608:	4770      	bx	lr
	...

0800760c <__swsetup_r>:
 800760c:	4b32      	ldr	r3, [pc, #200]	; (80076d8 <__swsetup_r+0xcc>)
 800760e:	b570      	push	{r4, r5, r6, lr}
 8007610:	681d      	ldr	r5, [r3, #0]
 8007612:	4606      	mov	r6, r0
 8007614:	460c      	mov	r4, r1
 8007616:	b125      	cbz	r5, 8007622 <__swsetup_r+0x16>
 8007618:	69ab      	ldr	r3, [r5, #24]
 800761a:	b913      	cbnz	r3, 8007622 <__swsetup_r+0x16>
 800761c:	4628      	mov	r0, r5
 800761e:	f000 f985 	bl	800792c <__sinit>
 8007622:	4b2e      	ldr	r3, [pc, #184]	; (80076dc <__swsetup_r+0xd0>)
 8007624:	429c      	cmp	r4, r3
 8007626:	d10f      	bne.n	8007648 <__swsetup_r+0x3c>
 8007628:	686c      	ldr	r4, [r5, #4]
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007630:	0719      	lsls	r1, r3, #28
 8007632:	d42c      	bmi.n	800768e <__swsetup_r+0x82>
 8007634:	06dd      	lsls	r5, r3, #27
 8007636:	d411      	bmi.n	800765c <__swsetup_r+0x50>
 8007638:	2309      	movs	r3, #9
 800763a:	6033      	str	r3, [r6, #0]
 800763c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007640:	81a3      	strh	r3, [r4, #12]
 8007642:	f04f 30ff 	mov.w	r0, #4294967295
 8007646:	e03e      	b.n	80076c6 <__swsetup_r+0xba>
 8007648:	4b25      	ldr	r3, [pc, #148]	; (80076e0 <__swsetup_r+0xd4>)
 800764a:	429c      	cmp	r4, r3
 800764c:	d101      	bne.n	8007652 <__swsetup_r+0x46>
 800764e:	68ac      	ldr	r4, [r5, #8]
 8007650:	e7eb      	b.n	800762a <__swsetup_r+0x1e>
 8007652:	4b24      	ldr	r3, [pc, #144]	; (80076e4 <__swsetup_r+0xd8>)
 8007654:	429c      	cmp	r4, r3
 8007656:	bf08      	it	eq
 8007658:	68ec      	ldreq	r4, [r5, #12]
 800765a:	e7e6      	b.n	800762a <__swsetup_r+0x1e>
 800765c:	0758      	lsls	r0, r3, #29
 800765e:	d512      	bpl.n	8007686 <__swsetup_r+0x7a>
 8007660:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007662:	b141      	cbz	r1, 8007676 <__swsetup_r+0x6a>
 8007664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007668:	4299      	cmp	r1, r3
 800766a:	d002      	beq.n	8007672 <__swsetup_r+0x66>
 800766c:	4630      	mov	r0, r6
 800766e:	f7ff fcd5 	bl	800701c <_free_r>
 8007672:	2300      	movs	r3, #0
 8007674:	6363      	str	r3, [r4, #52]	; 0x34
 8007676:	89a3      	ldrh	r3, [r4, #12]
 8007678:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800767c:	81a3      	strh	r3, [r4, #12]
 800767e:	2300      	movs	r3, #0
 8007680:	6063      	str	r3, [r4, #4]
 8007682:	6923      	ldr	r3, [r4, #16]
 8007684:	6023      	str	r3, [r4, #0]
 8007686:	89a3      	ldrh	r3, [r4, #12]
 8007688:	f043 0308 	orr.w	r3, r3, #8
 800768c:	81a3      	strh	r3, [r4, #12]
 800768e:	6923      	ldr	r3, [r4, #16]
 8007690:	b94b      	cbnz	r3, 80076a6 <__swsetup_r+0x9a>
 8007692:	89a3      	ldrh	r3, [r4, #12]
 8007694:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800769c:	d003      	beq.n	80076a6 <__swsetup_r+0x9a>
 800769e:	4621      	mov	r1, r4
 80076a0:	4630      	mov	r0, r6
 80076a2:	f000 fa09 	bl	8007ab8 <__smakebuf_r>
 80076a6:	89a0      	ldrh	r0, [r4, #12]
 80076a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076ac:	f010 0301 	ands.w	r3, r0, #1
 80076b0:	d00a      	beq.n	80076c8 <__swsetup_r+0xbc>
 80076b2:	2300      	movs	r3, #0
 80076b4:	60a3      	str	r3, [r4, #8]
 80076b6:	6963      	ldr	r3, [r4, #20]
 80076b8:	425b      	negs	r3, r3
 80076ba:	61a3      	str	r3, [r4, #24]
 80076bc:	6923      	ldr	r3, [r4, #16]
 80076be:	b943      	cbnz	r3, 80076d2 <__swsetup_r+0xc6>
 80076c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80076c4:	d1ba      	bne.n	800763c <__swsetup_r+0x30>
 80076c6:	bd70      	pop	{r4, r5, r6, pc}
 80076c8:	0781      	lsls	r1, r0, #30
 80076ca:	bf58      	it	pl
 80076cc:	6963      	ldrpl	r3, [r4, #20]
 80076ce:	60a3      	str	r3, [r4, #8]
 80076d0:	e7f4      	b.n	80076bc <__swsetup_r+0xb0>
 80076d2:	2000      	movs	r0, #0
 80076d4:	e7f7      	b.n	80076c6 <__swsetup_r+0xba>
 80076d6:	bf00      	nop
 80076d8:	2000000c 	.word	0x2000000c
 80076dc:	08008144 	.word	0x08008144
 80076e0:	08008164 	.word	0x08008164
 80076e4:	08008124 	.word	0x08008124

080076e8 <abort>:
 80076e8:	b508      	push	{r3, lr}
 80076ea:	2006      	movs	r0, #6
 80076ec:	f000 fa4c 	bl	8007b88 <raise>
 80076f0:	2001      	movs	r0, #1
 80076f2:	f7fa fabf 	bl	8001c74 <_exit>
	...

080076f8 <__sflush_r>:
 80076f8:	898a      	ldrh	r2, [r1, #12]
 80076fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076fe:	4605      	mov	r5, r0
 8007700:	0710      	lsls	r0, r2, #28
 8007702:	460c      	mov	r4, r1
 8007704:	d458      	bmi.n	80077b8 <__sflush_r+0xc0>
 8007706:	684b      	ldr	r3, [r1, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	dc05      	bgt.n	8007718 <__sflush_r+0x20>
 800770c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800770e:	2b00      	cmp	r3, #0
 8007710:	dc02      	bgt.n	8007718 <__sflush_r+0x20>
 8007712:	2000      	movs	r0, #0
 8007714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007718:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800771a:	2e00      	cmp	r6, #0
 800771c:	d0f9      	beq.n	8007712 <__sflush_r+0x1a>
 800771e:	2300      	movs	r3, #0
 8007720:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007724:	682f      	ldr	r7, [r5, #0]
 8007726:	602b      	str	r3, [r5, #0]
 8007728:	d032      	beq.n	8007790 <__sflush_r+0x98>
 800772a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800772c:	89a3      	ldrh	r3, [r4, #12]
 800772e:	075a      	lsls	r2, r3, #29
 8007730:	d505      	bpl.n	800773e <__sflush_r+0x46>
 8007732:	6863      	ldr	r3, [r4, #4]
 8007734:	1ac0      	subs	r0, r0, r3
 8007736:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007738:	b10b      	cbz	r3, 800773e <__sflush_r+0x46>
 800773a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800773c:	1ac0      	subs	r0, r0, r3
 800773e:	2300      	movs	r3, #0
 8007740:	4602      	mov	r2, r0
 8007742:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007744:	6a21      	ldr	r1, [r4, #32]
 8007746:	4628      	mov	r0, r5
 8007748:	47b0      	blx	r6
 800774a:	1c43      	adds	r3, r0, #1
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	d106      	bne.n	800775e <__sflush_r+0x66>
 8007750:	6829      	ldr	r1, [r5, #0]
 8007752:	291d      	cmp	r1, #29
 8007754:	d82c      	bhi.n	80077b0 <__sflush_r+0xb8>
 8007756:	4a2a      	ldr	r2, [pc, #168]	; (8007800 <__sflush_r+0x108>)
 8007758:	40ca      	lsrs	r2, r1
 800775a:	07d6      	lsls	r6, r2, #31
 800775c:	d528      	bpl.n	80077b0 <__sflush_r+0xb8>
 800775e:	2200      	movs	r2, #0
 8007760:	6062      	str	r2, [r4, #4]
 8007762:	04d9      	lsls	r1, r3, #19
 8007764:	6922      	ldr	r2, [r4, #16]
 8007766:	6022      	str	r2, [r4, #0]
 8007768:	d504      	bpl.n	8007774 <__sflush_r+0x7c>
 800776a:	1c42      	adds	r2, r0, #1
 800776c:	d101      	bne.n	8007772 <__sflush_r+0x7a>
 800776e:	682b      	ldr	r3, [r5, #0]
 8007770:	b903      	cbnz	r3, 8007774 <__sflush_r+0x7c>
 8007772:	6560      	str	r0, [r4, #84]	; 0x54
 8007774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007776:	602f      	str	r7, [r5, #0]
 8007778:	2900      	cmp	r1, #0
 800777a:	d0ca      	beq.n	8007712 <__sflush_r+0x1a>
 800777c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007780:	4299      	cmp	r1, r3
 8007782:	d002      	beq.n	800778a <__sflush_r+0x92>
 8007784:	4628      	mov	r0, r5
 8007786:	f7ff fc49 	bl	800701c <_free_r>
 800778a:	2000      	movs	r0, #0
 800778c:	6360      	str	r0, [r4, #52]	; 0x34
 800778e:	e7c1      	b.n	8007714 <__sflush_r+0x1c>
 8007790:	6a21      	ldr	r1, [r4, #32]
 8007792:	2301      	movs	r3, #1
 8007794:	4628      	mov	r0, r5
 8007796:	47b0      	blx	r6
 8007798:	1c41      	adds	r1, r0, #1
 800779a:	d1c7      	bne.n	800772c <__sflush_r+0x34>
 800779c:	682b      	ldr	r3, [r5, #0]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d0c4      	beq.n	800772c <__sflush_r+0x34>
 80077a2:	2b1d      	cmp	r3, #29
 80077a4:	d001      	beq.n	80077aa <__sflush_r+0xb2>
 80077a6:	2b16      	cmp	r3, #22
 80077a8:	d101      	bne.n	80077ae <__sflush_r+0xb6>
 80077aa:	602f      	str	r7, [r5, #0]
 80077ac:	e7b1      	b.n	8007712 <__sflush_r+0x1a>
 80077ae:	89a3      	ldrh	r3, [r4, #12]
 80077b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077b4:	81a3      	strh	r3, [r4, #12]
 80077b6:	e7ad      	b.n	8007714 <__sflush_r+0x1c>
 80077b8:	690f      	ldr	r7, [r1, #16]
 80077ba:	2f00      	cmp	r7, #0
 80077bc:	d0a9      	beq.n	8007712 <__sflush_r+0x1a>
 80077be:	0793      	lsls	r3, r2, #30
 80077c0:	680e      	ldr	r6, [r1, #0]
 80077c2:	bf08      	it	eq
 80077c4:	694b      	ldreq	r3, [r1, #20]
 80077c6:	600f      	str	r7, [r1, #0]
 80077c8:	bf18      	it	ne
 80077ca:	2300      	movne	r3, #0
 80077cc:	eba6 0807 	sub.w	r8, r6, r7
 80077d0:	608b      	str	r3, [r1, #8]
 80077d2:	f1b8 0f00 	cmp.w	r8, #0
 80077d6:	dd9c      	ble.n	8007712 <__sflush_r+0x1a>
 80077d8:	6a21      	ldr	r1, [r4, #32]
 80077da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077dc:	4643      	mov	r3, r8
 80077de:	463a      	mov	r2, r7
 80077e0:	4628      	mov	r0, r5
 80077e2:	47b0      	blx	r6
 80077e4:	2800      	cmp	r0, #0
 80077e6:	dc06      	bgt.n	80077f6 <__sflush_r+0xfe>
 80077e8:	89a3      	ldrh	r3, [r4, #12]
 80077ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077ee:	81a3      	strh	r3, [r4, #12]
 80077f0:	f04f 30ff 	mov.w	r0, #4294967295
 80077f4:	e78e      	b.n	8007714 <__sflush_r+0x1c>
 80077f6:	4407      	add	r7, r0
 80077f8:	eba8 0800 	sub.w	r8, r8, r0
 80077fc:	e7e9      	b.n	80077d2 <__sflush_r+0xda>
 80077fe:	bf00      	nop
 8007800:	20400001 	.word	0x20400001

08007804 <_fflush_r>:
 8007804:	b538      	push	{r3, r4, r5, lr}
 8007806:	690b      	ldr	r3, [r1, #16]
 8007808:	4605      	mov	r5, r0
 800780a:	460c      	mov	r4, r1
 800780c:	b913      	cbnz	r3, 8007814 <_fflush_r+0x10>
 800780e:	2500      	movs	r5, #0
 8007810:	4628      	mov	r0, r5
 8007812:	bd38      	pop	{r3, r4, r5, pc}
 8007814:	b118      	cbz	r0, 800781e <_fflush_r+0x1a>
 8007816:	6983      	ldr	r3, [r0, #24]
 8007818:	b90b      	cbnz	r3, 800781e <_fflush_r+0x1a>
 800781a:	f000 f887 	bl	800792c <__sinit>
 800781e:	4b14      	ldr	r3, [pc, #80]	; (8007870 <_fflush_r+0x6c>)
 8007820:	429c      	cmp	r4, r3
 8007822:	d11b      	bne.n	800785c <_fflush_r+0x58>
 8007824:	686c      	ldr	r4, [r5, #4]
 8007826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d0ef      	beq.n	800780e <_fflush_r+0xa>
 800782e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007830:	07d0      	lsls	r0, r2, #31
 8007832:	d404      	bmi.n	800783e <_fflush_r+0x3a>
 8007834:	0599      	lsls	r1, r3, #22
 8007836:	d402      	bmi.n	800783e <_fflush_r+0x3a>
 8007838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800783a:	f000 f915 	bl	8007a68 <__retarget_lock_acquire_recursive>
 800783e:	4628      	mov	r0, r5
 8007840:	4621      	mov	r1, r4
 8007842:	f7ff ff59 	bl	80076f8 <__sflush_r>
 8007846:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007848:	07da      	lsls	r2, r3, #31
 800784a:	4605      	mov	r5, r0
 800784c:	d4e0      	bmi.n	8007810 <_fflush_r+0xc>
 800784e:	89a3      	ldrh	r3, [r4, #12]
 8007850:	059b      	lsls	r3, r3, #22
 8007852:	d4dd      	bmi.n	8007810 <_fflush_r+0xc>
 8007854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007856:	f000 f908 	bl	8007a6a <__retarget_lock_release_recursive>
 800785a:	e7d9      	b.n	8007810 <_fflush_r+0xc>
 800785c:	4b05      	ldr	r3, [pc, #20]	; (8007874 <_fflush_r+0x70>)
 800785e:	429c      	cmp	r4, r3
 8007860:	d101      	bne.n	8007866 <_fflush_r+0x62>
 8007862:	68ac      	ldr	r4, [r5, #8]
 8007864:	e7df      	b.n	8007826 <_fflush_r+0x22>
 8007866:	4b04      	ldr	r3, [pc, #16]	; (8007878 <_fflush_r+0x74>)
 8007868:	429c      	cmp	r4, r3
 800786a:	bf08      	it	eq
 800786c:	68ec      	ldreq	r4, [r5, #12]
 800786e:	e7da      	b.n	8007826 <_fflush_r+0x22>
 8007870:	08008144 	.word	0x08008144
 8007874:	08008164 	.word	0x08008164
 8007878:	08008124 	.word	0x08008124

0800787c <std>:
 800787c:	2300      	movs	r3, #0
 800787e:	b510      	push	{r4, lr}
 8007880:	4604      	mov	r4, r0
 8007882:	e9c0 3300 	strd	r3, r3, [r0]
 8007886:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800788a:	6083      	str	r3, [r0, #8]
 800788c:	8181      	strh	r1, [r0, #12]
 800788e:	6643      	str	r3, [r0, #100]	; 0x64
 8007890:	81c2      	strh	r2, [r0, #14]
 8007892:	6183      	str	r3, [r0, #24]
 8007894:	4619      	mov	r1, r3
 8007896:	2208      	movs	r2, #8
 8007898:	305c      	adds	r0, #92	; 0x5c
 800789a:	f7fd fd1d 	bl	80052d8 <memset>
 800789e:	4b05      	ldr	r3, [pc, #20]	; (80078b4 <std+0x38>)
 80078a0:	6263      	str	r3, [r4, #36]	; 0x24
 80078a2:	4b05      	ldr	r3, [pc, #20]	; (80078b8 <std+0x3c>)
 80078a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80078a6:	4b05      	ldr	r3, [pc, #20]	; (80078bc <std+0x40>)
 80078a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078aa:	4b05      	ldr	r3, [pc, #20]	; (80078c0 <std+0x44>)
 80078ac:	6224      	str	r4, [r4, #32]
 80078ae:	6323      	str	r3, [r4, #48]	; 0x30
 80078b0:	bd10      	pop	{r4, pc}
 80078b2:	bf00      	nop
 80078b4:	08007bc1 	.word	0x08007bc1
 80078b8:	08007be3 	.word	0x08007be3
 80078bc:	08007c1b 	.word	0x08007c1b
 80078c0:	08007c3f 	.word	0x08007c3f

080078c4 <_cleanup_r>:
 80078c4:	4901      	ldr	r1, [pc, #4]	; (80078cc <_cleanup_r+0x8>)
 80078c6:	f000 b8af 	b.w	8007a28 <_fwalk_reent>
 80078ca:	bf00      	nop
 80078cc:	08007805 	.word	0x08007805

080078d0 <__sfmoreglue>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	2268      	movs	r2, #104	; 0x68
 80078d4:	1e4d      	subs	r5, r1, #1
 80078d6:	4355      	muls	r5, r2
 80078d8:	460e      	mov	r6, r1
 80078da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80078de:	f7ff fc09 	bl	80070f4 <_malloc_r>
 80078e2:	4604      	mov	r4, r0
 80078e4:	b140      	cbz	r0, 80078f8 <__sfmoreglue+0x28>
 80078e6:	2100      	movs	r1, #0
 80078e8:	e9c0 1600 	strd	r1, r6, [r0]
 80078ec:	300c      	adds	r0, #12
 80078ee:	60a0      	str	r0, [r4, #8]
 80078f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80078f4:	f7fd fcf0 	bl	80052d8 <memset>
 80078f8:	4620      	mov	r0, r4
 80078fa:	bd70      	pop	{r4, r5, r6, pc}

080078fc <__sfp_lock_acquire>:
 80078fc:	4801      	ldr	r0, [pc, #4]	; (8007904 <__sfp_lock_acquire+0x8>)
 80078fe:	f000 b8b3 	b.w	8007a68 <__retarget_lock_acquire_recursive>
 8007902:	bf00      	nop
 8007904:	200002c9 	.word	0x200002c9

08007908 <__sfp_lock_release>:
 8007908:	4801      	ldr	r0, [pc, #4]	; (8007910 <__sfp_lock_release+0x8>)
 800790a:	f000 b8ae 	b.w	8007a6a <__retarget_lock_release_recursive>
 800790e:	bf00      	nop
 8007910:	200002c9 	.word	0x200002c9

08007914 <__sinit_lock_acquire>:
 8007914:	4801      	ldr	r0, [pc, #4]	; (800791c <__sinit_lock_acquire+0x8>)
 8007916:	f000 b8a7 	b.w	8007a68 <__retarget_lock_acquire_recursive>
 800791a:	bf00      	nop
 800791c:	200002ca 	.word	0x200002ca

08007920 <__sinit_lock_release>:
 8007920:	4801      	ldr	r0, [pc, #4]	; (8007928 <__sinit_lock_release+0x8>)
 8007922:	f000 b8a2 	b.w	8007a6a <__retarget_lock_release_recursive>
 8007926:	bf00      	nop
 8007928:	200002ca 	.word	0x200002ca

0800792c <__sinit>:
 800792c:	b510      	push	{r4, lr}
 800792e:	4604      	mov	r4, r0
 8007930:	f7ff fff0 	bl	8007914 <__sinit_lock_acquire>
 8007934:	69a3      	ldr	r3, [r4, #24]
 8007936:	b11b      	cbz	r3, 8007940 <__sinit+0x14>
 8007938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800793c:	f7ff bff0 	b.w	8007920 <__sinit_lock_release>
 8007940:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007944:	6523      	str	r3, [r4, #80]	; 0x50
 8007946:	4b13      	ldr	r3, [pc, #76]	; (8007994 <__sinit+0x68>)
 8007948:	4a13      	ldr	r2, [pc, #76]	; (8007998 <__sinit+0x6c>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	62a2      	str	r2, [r4, #40]	; 0x28
 800794e:	42a3      	cmp	r3, r4
 8007950:	bf04      	itt	eq
 8007952:	2301      	moveq	r3, #1
 8007954:	61a3      	streq	r3, [r4, #24]
 8007956:	4620      	mov	r0, r4
 8007958:	f000 f820 	bl	800799c <__sfp>
 800795c:	6060      	str	r0, [r4, #4]
 800795e:	4620      	mov	r0, r4
 8007960:	f000 f81c 	bl	800799c <__sfp>
 8007964:	60a0      	str	r0, [r4, #8]
 8007966:	4620      	mov	r0, r4
 8007968:	f000 f818 	bl	800799c <__sfp>
 800796c:	2200      	movs	r2, #0
 800796e:	60e0      	str	r0, [r4, #12]
 8007970:	2104      	movs	r1, #4
 8007972:	6860      	ldr	r0, [r4, #4]
 8007974:	f7ff ff82 	bl	800787c <std>
 8007978:	68a0      	ldr	r0, [r4, #8]
 800797a:	2201      	movs	r2, #1
 800797c:	2109      	movs	r1, #9
 800797e:	f7ff ff7d 	bl	800787c <std>
 8007982:	68e0      	ldr	r0, [r4, #12]
 8007984:	2202      	movs	r2, #2
 8007986:	2112      	movs	r1, #18
 8007988:	f7ff ff78 	bl	800787c <std>
 800798c:	2301      	movs	r3, #1
 800798e:	61a3      	str	r3, [r4, #24]
 8007990:	e7d2      	b.n	8007938 <__sinit+0xc>
 8007992:	bf00      	nop
 8007994:	08007dac 	.word	0x08007dac
 8007998:	080078c5 	.word	0x080078c5

0800799c <__sfp>:
 800799c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799e:	4607      	mov	r7, r0
 80079a0:	f7ff ffac 	bl	80078fc <__sfp_lock_acquire>
 80079a4:	4b1e      	ldr	r3, [pc, #120]	; (8007a20 <__sfp+0x84>)
 80079a6:	681e      	ldr	r6, [r3, #0]
 80079a8:	69b3      	ldr	r3, [r6, #24]
 80079aa:	b913      	cbnz	r3, 80079b2 <__sfp+0x16>
 80079ac:	4630      	mov	r0, r6
 80079ae:	f7ff ffbd 	bl	800792c <__sinit>
 80079b2:	3648      	adds	r6, #72	; 0x48
 80079b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80079b8:	3b01      	subs	r3, #1
 80079ba:	d503      	bpl.n	80079c4 <__sfp+0x28>
 80079bc:	6833      	ldr	r3, [r6, #0]
 80079be:	b30b      	cbz	r3, 8007a04 <__sfp+0x68>
 80079c0:	6836      	ldr	r6, [r6, #0]
 80079c2:	e7f7      	b.n	80079b4 <__sfp+0x18>
 80079c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80079c8:	b9d5      	cbnz	r5, 8007a00 <__sfp+0x64>
 80079ca:	4b16      	ldr	r3, [pc, #88]	; (8007a24 <__sfp+0x88>)
 80079cc:	60e3      	str	r3, [r4, #12]
 80079ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80079d2:	6665      	str	r5, [r4, #100]	; 0x64
 80079d4:	f000 f847 	bl	8007a66 <__retarget_lock_init_recursive>
 80079d8:	f7ff ff96 	bl	8007908 <__sfp_lock_release>
 80079dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80079e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80079e4:	6025      	str	r5, [r4, #0]
 80079e6:	61a5      	str	r5, [r4, #24]
 80079e8:	2208      	movs	r2, #8
 80079ea:	4629      	mov	r1, r5
 80079ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80079f0:	f7fd fc72 	bl	80052d8 <memset>
 80079f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80079f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80079fc:	4620      	mov	r0, r4
 80079fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a00:	3468      	adds	r4, #104	; 0x68
 8007a02:	e7d9      	b.n	80079b8 <__sfp+0x1c>
 8007a04:	2104      	movs	r1, #4
 8007a06:	4638      	mov	r0, r7
 8007a08:	f7ff ff62 	bl	80078d0 <__sfmoreglue>
 8007a0c:	4604      	mov	r4, r0
 8007a0e:	6030      	str	r0, [r6, #0]
 8007a10:	2800      	cmp	r0, #0
 8007a12:	d1d5      	bne.n	80079c0 <__sfp+0x24>
 8007a14:	f7ff ff78 	bl	8007908 <__sfp_lock_release>
 8007a18:	230c      	movs	r3, #12
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	e7ee      	b.n	80079fc <__sfp+0x60>
 8007a1e:	bf00      	nop
 8007a20:	08007dac 	.word	0x08007dac
 8007a24:	ffff0001 	.word	0xffff0001

08007a28 <_fwalk_reent>:
 8007a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a2c:	4606      	mov	r6, r0
 8007a2e:	4688      	mov	r8, r1
 8007a30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a34:	2700      	movs	r7, #0
 8007a36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a3a:	f1b9 0901 	subs.w	r9, r9, #1
 8007a3e:	d505      	bpl.n	8007a4c <_fwalk_reent+0x24>
 8007a40:	6824      	ldr	r4, [r4, #0]
 8007a42:	2c00      	cmp	r4, #0
 8007a44:	d1f7      	bne.n	8007a36 <_fwalk_reent+0xe>
 8007a46:	4638      	mov	r0, r7
 8007a48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a4c:	89ab      	ldrh	r3, [r5, #12]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d907      	bls.n	8007a62 <_fwalk_reent+0x3a>
 8007a52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a56:	3301      	adds	r3, #1
 8007a58:	d003      	beq.n	8007a62 <_fwalk_reent+0x3a>
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	47c0      	blx	r8
 8007a60:	4307      	orrs	r7, r0
 8007a62:	3568      	adds	r5, #104	; 0x68
 8007a64:	e7e9      	b.n	8007a3a <_fwalk_reent+0x12>

08007a66 <__retarget_lock_init_recursive>:
 8007a66:	4770      	bx	lr

08007a68 <__retarget_lock_acquire_recursive>:
 8007a68:	4770      	bx	lr

08007a6a <__retarget_lock_release_recursive>:
 8007a6a:	4770      	bx	lr

08007a6c <__swhatbuf_r>:
 8007a6c:	b570      	push	{r4, r5, r6, lr}
 8007a6e:	460e      	mov	r6, r1
 8007a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a74:	2900      	cmp	r1, #0
 8007a76:	b096      	sub	sp, #88	; 0x58
 8007a78:	4614      	mov	r4, r2
 8007a7a:	461d      	mov	r5, r3
 8007a7c:	da08      	bge.n	8007a90 <__swhatbuf_r+0x24>
 8007a7e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	602a      	str	r2, [r5, #0]
 8007a86:	061a      	lsls	r2, r3, #24
 8007a88:	d410      	bmi.n	8007aac <__swhatbuf_r+0x40>
 8007a8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a8e:	e00e      	b.n	8007aae <__swhatbuf_r+0x42>
 8007a90:	466a      	mov	r2, sp
 8007a92:	f000 f8fb 	bl	8007c8c <_fstat_r>
 8007a96:	2800      	cmp	r0, #0
 8007a98:	dbf1      	blt.n	8007a7e <__swhatbuf_r+0x12>
 8007a9a:	9a01      	ldr	r2, [sp, #4]
 8007a9c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007aa0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007aa4:	425a      	negs	r2, r3
 8007aa6:	415a      	adcs	r2, r3
 8007aa8:	602a      	str	r2, [r5, #0]
 8007aaa:	e7ee      	b.n	8007a8a <__swhatbuf_r+0x1e>
 8007aac:	2340      	movs	r3, #64	; 0x40
 8007aae:	2000      	movs	r0, #0
 8007ab0:	6023      	str	r3, [r4, #0]
 8007ab2:	b016      	add	sp, #88	; 0x58
 8007ab4:	bd70      	pop	{r4, r5, r6, pc}
	...

08007ab8 <__smakebuf_r>:
 8007ab8:	898b      	ldrh	r3, [r1, #12]
 8007aba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007abc:	079d      	lsls	r5, r3, #30
 8007abe:	4606      	mov	r6, r0
 8007ac0:	460c      	mov	r4, r1
 8007ac2:	d507      	bpl.n	8007ad4 <__smakebuf_r+0x1c>
 8007ac4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007ac8:	6023      	str	r3, [r4, #0]
 8007aca:	6123      	str	r3, [r4, #16]
 8007acc:	2301      	movs	r3, #1
 8007ace:	6163      	str	r3, [r4, #20]
 8007ad0:	b002      	add	sp, #8
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
 8007ad4:	ab01      	add	r3, sp, #4
 8007ad6:	466a      	mov	r2, sp
 8007ad8:	f7ff ffc8 	bl	8007a6c <__swhatbuf_r>
 8007adc:	9900      	ldr	r1, [sp, #0]
 8007ade:	4605      	mov	r5, r0
 8007ae0:	4630      	mov	r0, r6
 8007ae2:	f7ff fb07 	bl	80070f4 <_malloc_r>
 8007ae6:	b948      	cbnz	r0, 8007afc <__smakebuf_r+0x44>
 8007ae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aec:	059a      	lsls	r2, r3, #22
 8007aee:	d4ef      	bmi.n	8007ad0 <__smakebuf_r+0x18>
 8007af0:	f023 0303 	bic.w	r3, r3, #3
 8007af4:	f043 0302 	orr.w	r3, r3, #2
 8007af8:	81a3      	strh	r3, [r4, #12]
 8007afa:	e7e3      	b.n	8007ac4 <__smakebuf_r+0xc>
 8007afc:	4b0d      	ldr	r3, [pc, #52]	; (8007b34 <__smakebuf_r+0x7c>)
 8007afe:	62b3      	str	r3, [r6, #40]	; 0x28
 8007b00:	89a3      	ldrh	r3, [r4, #12]
 8007b02:	6020      	str	r0, [r4, #0]
 8007b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b08:	81a3      	strh	r3, [r4, #12]
 8007b0a:	9b00      	ldr	r3, [sp, #0]
 8007b0c:	6163      	str	r3, [r4, #20]
 8007b0e:	9b01      	ldr	r3, [sp, #4]
 8007b10:	6120      	str	r0, [r4, #16]
 8007b12:	b15b      	cbz	r3, 8007b2c <__smakebuf_r+0x74>
 8007b14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b18:	4630      	mov	r0, r6
 8007b1a:	f000 f8c9 	bl	8007cb0 <_isatty_r>
 8007b1e:	b128      	cbz	r0, 8007b2c <__smakebuf_r+0x74>
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	f023 0303 	bic.w	r3, r3, #3
 8007b26:	f043 0301 	orr.w	r3, r3, #1
 8007b2a:	81a3      	strh	r3, [r4, #12]
 8007b2c:	89a0      	ldrh	r0, [r4, #12]
 8007b2e:	4305      	orrs	r5, r0
 8007b30:	81a5      	strh	r5, [r4, #12]
 8007b32:	e7cd      	b.n	8007ad0 <__smakebuf_r+0x18>
 8007b34:	080078c5 	.word	0x080078c5

08007b38 <_raise_r>:
 8007b38:	291f      	cmp	r1, #31
 8007b3a:	b538      	push	{r3, r4, r5, lr}
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	460d      	mov	r5, r1
 8007b40:	d904      	bls.n	8007b4c <_raise_r+0x14>
 8007b42:	2316      	movs	r3, #22
 8007b44:	6003      	str	r3, [r0, #0]
 8007b46:	f04f 30ff 	mov.w	r0, #4294967295
 8007b4a:	bd38      	pop	{r3, r4, r5, pc}
 8007b4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b4e:	b112      	cbz	r2, 8007b56 <_raise_r+0x1e>
 8007b50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b54:	b94b      	cbnz	r3, 8007b6a <_raise_r+0x32>
 8007b56:	4620      	mov	r0, r4
 8007b58:	f000 f830 	bl	8007bbc <_getpid_r>
 8007b5c:	462a      	mov	r2, r5
 8007b5e:	4601      	mov	r1, r0
 8007b60:	4620      	mov	r0, r4
 8007b62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b66:	f000 b817 	b.w	8007b98 <_kill_r>
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d00a      	beq.n	8007b84 <_raise_r+0x4c>
 8007b6e:	1c59      	adds	r1, r3, #1
 8007b70:	d103      	bne.n	8007b7a <_raise_r+0x42>
 8007b72:	2316      	movs	r3, #22
 8007b74:	6003      	str	r3, [r0, #0]
 8007b76:	2001      	movs	r0, #1
 8007b78:	e7e7      	b.n	8007b4a <_raise_r+0x12>
 8007b7a:	2400      	movs	r4, #0
 8007b7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007b80:	4628      	mov	r0, r5
 8007b82:	4798      	blx	r3
 8007b84:	2000      	movs	r0, #0
 8007b86:	e7e0      	b.n	8007b4a <_raise_r+0x12>

08007b88 <raise>:
 8007b88:	4b02      	ldr	r3, [pc, #8]	; (8007b94 <raise+0xc>)
 8007b8a:	4601      	mov	r1, r0
 8007b8c:	6818      	ldr	r0, [r3, #0]
 8007b8e:	f7ff bfd3 	b.w	8007b38 <_raise_r>
 8007b92:	bf00      	nop
 8007b94:	2000000c 	.word	0x2000000c

08007b98 <_kill_r>:
 8007b98:	b538      	push	{r3, r4, r5, lr}
 8007b9a:	4d07      	ldr	r5, [pc, #28]	; (8007bb8 <_kill_r+0x20>)
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	4608      	mov	r0, r1
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	602b      	str	r3, [r5, #0]
 8007ba6:	f7fa f855 	bl	8001c54 <_kill>
 8007baa:	1c43      	adds	r3, r0, #1
 8007bac:	d102      	bne.n	8007bb4 <_kill_r+0x1c>
 8007bae:	682b      	ldr	r3, [r5, #0]
 8007bb0:	b103      	cbz	r3, 8007bb4 <_kill_r+0x1c>
 8007bb2:	6023      	str	r3, [r4, #0]
 8007bb4:	bd38      	pop	{r3, r4, r5, pc}
 8007bb6:	bf00      	nop
 8007bb8:	200002c4 	.word	0x200002c4

08007bbc <_getpid_r>:
 8007bbc:	f7fa b842 	b.w	8001c44 <_getpid>

08007bc0 <__sread>:
 8007bc0:	b510      	push	{r4, lr}
 8007bc2:	460c      	mov	r4, r1
 8007bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bc8:	f000 f894 	bl	8007cf4 <_read_r>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	bfab      	itete	ge
 8007bd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007bd2:	89a3      	ldrhlt	r3, [r4, #12]
 8007bd4:	181b      	addge	r3, r3, r0
 8007bd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007bda:	bfac      	ite	ge
 8007bdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8007bde:	81a3      	strhlt	r3, [r4, #12]
 8007be0:	bd10      	pop	{r4, pc}

08007be2 <__swrite>:
 8007be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be6:	461f      	mov	r7, r3
 8007be8:	898b      	ldrh	r3, [r1, #12]
 8007bea:	05db      	lsls	r3, r3, #23
 8007bec:	4605      	mov	r5, r0
 8007bee:	460c      	mov	r4, r1
 8007bf0:	4616      	mov	r6, r2
 8007bf2:	d505      	bpl.n	8007c00 <__swrite+0x1e>
 8007bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf8:	2302      	movs	r3, #2
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f000 f868 	bl	8007cd0 <_lseek_r>
 8007c00:	89a3      	ldrh	r3, [r4, #12]
 8007c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c0a:	81a3      	strh	r3, [r4, #12]
 8007c0c:	4632      	mov	r2, r6
 8007c0e:	463b      	mov	r3, r7
 8007c10:	4628      	mov	r0, r5
 8007c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c16:	f000 b817 	b.w	8007c48 <_write_r>

08007c1a <__sseek>:
 8007c1a:	b510      	push	{r4, lr}
 8007c1c:	460c      	mov	r4, r1
 8007c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c22:	f000 f855 	bl	8007cd0 <_lseek_r>
 8007c26:	1c43      	adds	r3, r0, #1
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	bf15      	itete	ne
 8007c2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c36:	81a3      	strheq	r3, [r4, #12]
 8007c38:	bf18      	it	ne
 8007c3a:	81a3      	strhne	r3, [r4, #12]
 8007c3c:	bd10      	pop	{r4, pc}

08007c3e <__sclose>:
 8007c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c42:	f000 b813 	b.w	8007c6c <_close_r>
	...

08007c48 <_write_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d07      	ldr	r5, [pc, #28]	; (8007c68 <_write_r+0x20>)
 8007c4c:	4604      	mov	r4, r0
 8007c4e:	4608      	mov	r0, r1
 8007c50:	4611      	mov	r1, r2
 8007c52:	2200      	movs	r2, #0
 8007c54:	602a      	str	r2, [r5, #0]
 8007c56:	461a      	mov	r2, r3
 8007c58:	f7f9 fcd4 	bl	8001604 <_write>
 8007c5c:	1c43      	adds	r3, r0, #1
 8007c5e:	d102      	bne.n	8007c66 <_write_r+0x1e>
 8007c60:	682b      	ldr	r3, [r5, #0]
 8007c62:	b103      	cbz	r3, 8007c66 <_write_r+0x1e>
 8007c64:	6023      	str	r3, [r4, #0]
 8007c66:	bd38      	pop	{r3, r4, r5, pc}
 8007c68:	200002c4 	.word	0x200002c4

08007c6c <_close_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4d06      	ldr	r5, [pc, #24]	; (8007c88 <_close_r+0x1c>)
 8007c70:	2300      	movs	r3, #0
 8007c72:	4604      	mov	r4, r0
 8007c74:	4608      	mov	r0, r1
 8007c76:	602b      	str	r3, [r5, #0]
 8007c78:	f7fa f823 	bl	8001cc2 <_close>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d102      	bne.n	8007c86 <_close_r+0x1a>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	b103      	cbz	r3, 8007c86 <_close_r+0x1a>
 8007c84:	6023      	str	r3, [r4, #0]
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	200002c4 	.word	0x200002c4

08007c8c <_fstat_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4d07      	ldr	r5, [pc, #28]	; (8007cac <_fstat_r+0x20>)
 8007c90:	2300      	movs	r3, #0
 8007c92:	4604      	mov	r4, r0
 8007c94:	4608      	mov	r0, r1
 8007c96:	4611      	mov	r1, r2
 8007c98:	602b      	str	r3, [r5, #0]
 8007c9a:	f7fa f81e 	bl	8001cda <_fstat>
 8007c9e:	1c43      	adds	r3, r0, #1
 8007ca0:	d102      	bne.n	8007ca8 <_fstat_r+0x1c>
 8007ca2:	682b      	ldr	r3, [r5, #0]
 8007ca4:	b103      	cbz	r3, 8007ca8 <_fstat_r+0x1c>
 8007ca6:	6023      	str	r3, [r4, #0]
 8007ca8:	bd38      	pop	{r3, r4, r5, pc}
 8007caa:	bf00      	nop
 8007cac:	200002c4 	.word	0x200002c4

08007cb0 <_isatty_r>:
 8007cb0:	b538      	push	{r3, r4, r5, lr}
 8007cb2:	4d06      	ldr	r5, [pc, #24]	; (8007ccc <_isatty_r+0x1c>)
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	4608      	mov	r0, r1
 8007cba:	602b      	str	r3, [r5, #0]
 8007cbc:	f7fa f81d 	bl	8001cfa <_isatty>
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	d102      	bne.n	8007cca <_isatty_r+0x1a>
 8007cc4:	682b      	ldr	r3, [r5, #0]
 8007cc6:	b103      	cbz	r3, 8007cca <_isatty_r+0x1a>
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	bd38      	pop	{r3, r4, r5, pc}
 8007ccc:	200002c4 	.word	0x200002c4

08007cd0 <_lseek_r>:
 8007cd0:	b538      	push	{r3, r4, r5, lr}
 8007cd2:	4d07      	ldr	r5, [pc, #28]	; (8007cf0 <_lseek_r+0x20>)
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	4608      	mov	r0, r1
 8007cd8:	4611      	mov	r1, r2
 8007cda:	2200      	movs	r2, #0
 8007cdc:	602a      	str	r2, [r5, #0]
 8007cde:	461a      	mov	r2, r3
 8007ce0:	f7fa f816 	bl	8001d10 <_lseek>
 8007ce4:	1c43      	adds	r3, r0, #1
 8007ce6:	d102      	bne.n	8007cee <_lseek_r+0x1e>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	b103      	cbz	r3, 8007cee <_lseek_r+0x1e>
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	bd38      	pop	{r3, r4, r5, pc}
 8007cf0:	200002c4 	.word	0x200002c4

08007cf4 <_read_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	4d07      	ldr	r5, [pc, #28]	; (8007d14 <_read_r+0x20>)
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	4608      	mov	r0, r1
 8007cfc:	4611      	mov	r1, r2
 8007cfe:	2200      	movs	r2, #0
 8007d00:	602a      	str	r2, [r5, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	f7f9 ffc0 	bl	8001c88 <_read>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d102      	bne.n	8007d12 <_read_r+0x1e>
 8007d0c:	682b      	ldr	r3, [r5, #0]
 8007d0e:	b103      	cbz	r3, 8007d12 <_read_r+0x1e>
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
 8007d14:	200002c4 	.word	0x200002c4

08007d18 <_init>:
 8007d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1a:	bf00      	nop
 8007d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d1e:	bc08      	pop	{r3}
 8007d20:	469e      	mov	lr, r3
 8007d22:	4770      	bx	lr

08007d24 <_fini>:
 8007d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d26:	bf00      	nop
 8007d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d2a:	bc08      	pop	{r3}
 8007d2c:	469e      	mov	lr, r3
 8007d2e:	4770      	bx	lr
