--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml shevm_fpga.twx shevm_fpga.ncd -o shevm_fpga.twr
shevm_fpga.pcf

Design file:              shevm_fpga.ncd
Physical constraint file: shevm_fpga.pcf
Device,package,speed:     xc3s200an,ftg256,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MAIN_48MHZ_CLK_R_p
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
BOARD_RESET_p   |    6.344(R)|   -2.870(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<0>   |    5.587(R)|   -3.077(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<1>   |    4.371(R)|   -2.249(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<2>   |    4.227(R)|   -2.210(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<3>   |    4.828(R)|   -2.208(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<4>   |    3.490(R)|   -1.751(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<5>   |    3.918(R)|   -2.116(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<6>   |    3.452(R)|   -1.743(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<7>   |    3.789(R)|   -2.015(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<8>   |    3.490(R)|   -1.775(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<9>   |    3.918(R)|   -2.113(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<10>  |    3.316(R)|   -1.631(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<11>  |    3.506(R)|   -1.795(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<12>  |    3.236(R)|   -1.579(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<13>  |    3.492(R)|   -1.794(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<14>  |    3.330(R)|   -1.663(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<15>  |    3.393(R)|   -1.714(R)|main_48mhz_clk_r_i|   0.000|
DSP_RESETSTAT_np|    6.805(R)|   -1.874(R)|main_48mhz_clk_r_i|   0.000|
PGUCD9222_p     |    2.880(R)|   -1.261(R)|main_48mhz_clk_r_i|   0.000|
UCD9222_PG1_p   |    2.833(R)|   -1.216(R)|main_48mhz_clk_r_i|   0.000|
UCD9222_PG2_p   |    3.163(R)|   -1.481(R)|main_48mhz_clk_r_i|   0.000|
VCC0P75_PGOOD_p |    3.230(R)|   -1.542(R)|main_48mhz_clk_r_i|   0.000|
VCC1P5_PGOOD_p  |    3.394(R)|   -1.637(R)|main_48mhz_clk_r_i|   0.000|
VCC1P8_PGOOD_p  |    5.256(R)|   -3.199(R)|main_48mhz_clk_r_i|   0.000|
VCC2P5_PGOOD_p  |    3.810(R)|   -1.990(R)|main_48mhz_clk_r_i|   0.000|
VCC5_PGOOD_p    |    3.692(R)|   -1.890(R)|main_48mhz_clk_r_i|   0.000|
----------------+------------+------------+------------------+--------+

Clock MAIN_48MHZ_CLK_R_p to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
CLOCK2_SSPCK_p    |    8.035(R)|main_48mhz_clk_r_i|   0.000|
CLOCK2_SSPCS1_p   |    7.492(R)|main_48mhz_clk_r_i|   0.000|
CLOCK2_SSPSI_p    |   16.244(R)|main_48mhz_clk_r_i|   0.000|
CLOCK3_SSPCK_p    |    8.775(R)|main_48mhz_clk_r_i|   0.000|
CLOCK3_SSPCS1_p   |    8.586(R)|main_48mhz_clk_r_i|   0.000|
CLOCK3_SSPSI_p    |   18.092(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<0>     |    7.459(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<1>     |    7.968(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<2>     |    7.437(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<3>     |    7.967(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<4>     |    7.720(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<5>     |    7.972(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<6>     |    7.721(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<7>     |    7.972(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<8>     |    7.994(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<9>     |    8.245(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<10>    |    8.276(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<11>    |    8.528(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<12>    |    8.277(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<13>    |    8.528(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<14>    |    8.550(R)|main_48mhz_clk_r_i|   0.000|
DSP_GPIO_p<15>    |    8.809(R)|main_48mhz_clk_r_i|   0.000|
DSP_LRESETNMIENZ_p|   10.801(R)|main_48mhz_clk_r_i|   0.000|
DSP_LRESETZ_p     |   10.462(R)|main_48mhz_clk_r_i|   0.000|
DSP_NMIZ_p        |   10.195(R)|main_48mhz_clk_r_i|   0.000|
DSP_PORZ_p        |   10.836(R)|main_48mhz_clk_r_i|   0.000|
DSP_RESETFULLZ_p  |   10.262(R)|main_48mhz_clk_r_i|   0.000|
DSP_RESETZ_p      |   11.434(R)|main_48mhz_clk_r_i|   0.000|
DSP_TIMI0_p       |    8.134(R)|main_48mhz_clk_r_i|   0.000|
NAND_WP_p         |   12.035(R)|main_48mhz_clk_r_i|   0.000|
NOR_WP_np         |   10.572(R)|main_48mhz_clk_r_i|   0.000|
PCA9306_EN_p      |    9.791(R)|main_48mhz_clk_r_i|   0.000|
REFCLK2_PD_np     |    7.741(R)|main_48mhz_clk_r_i|   0.000|
REFCLK3_PD_np     |    7.106(R)|main_48mhz_clk_r_i|   0.000|
SYS_PGOOD_p       |    7.690(R)|main_48mhz_clk_r_i|   0.000|
UCD9222_ENA1_p    |    6.828(R)|main_48mhz_clk_r_i|   0.000|
                  |    7.586(F)|main_48mhz_clk_r_i|   0.000|
UCD9222_ENA2_p    |    7.054(R)|main_48mhz_clk_r_i|   0.000|
                  |    7.919(F)|main_48mhz_clk_r_i|   0.000|
UCD9222_RST_np    |    5.709(F)|main_48mhz_clk_r_i|   0.000|
VCC0P75_EN_p      |    6.337(R)|main_48mhz_clk_r_i|   0.000|
VCC1P5_EN_p       |    6.401(R)|main_48mhz_clk_r_i|   0.000|
VCC1P8_EN1_p      |    6.521(R)|main_48mhz_clk_r_i|   0.000|
VCC2P5_EN_p       |    6.437(R)|main_48mhz_clk_r_i|   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock MAIN_48MHZ_CLK_R_p
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
MAIN_48MHZ_CLK_R_p|    8.567|    3.181|         |    3.975|
------------------+---------+---------+---------+---------+

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
DSP_GPIO_p<0>   |DEBUG_LED_p<0> |    9.523|
DSP_GPIO_p<1>   |DEBUG_LED_p<1> |    9.561|
DSP_GPIO_p<2>   |DEBUG_LED_p<3> |    9.962|
DSP_GPIO_p<3>   |DEBUG_LED_p<2> |    9.751|
DSP_RESETSTAT_np|NAND_WP_p      |   12.147|
DSP_RESETSTAT_np|NOR_WP_np      |   10.684|
----------------+---------------+---------+


Analysis completed Mon Nov 20 15:20:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



