// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1838\sampleModel1838_2_sub\Mysubsystem_44.v
// Created: 2024-08-14 17:11:36
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_44
// Source Path: sampleModel1838_2_sub/Subsystem/Mysubsystem_44
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_44
          (In1,
           Out1);


  input   [15:0] In1;  // ufix16_En7
  output  [31:0] Out1;  // ufix32_En22


  wire [31:0] cfblk46_out1;  // ufix32_En22
  wire [32:0] cfblk112_y;  // ufix33_En22
  wire [31:0] cfblk112_out1;  // ufix32_En22


  assign cfblk46_out1 = {1'b0, {In1, 15'b000000000000000}};



  assign cfblk112_y = {1'b0, cfblk46_out1};
  assign cfblk112_out1 = cfblk112_y[31:0];



  assign Out1 = cfblk112_out1;

endmodule  // Mysubsystem_44

