# EEC-181-TPU

*Tensor Processing Unit built on a DE1-SoC FPGA*

## Building Hardware

All Verilog files should be compiled on Alterra Quartus 15.0. Other versions are not
guaranteed to work.

## Software

Use tab width of 4, using spaces.
