ARM GAS  /tmp/ccaL9LLd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_timer.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.timer_deinit,"ax",%progbits
  20              		.align	1
  21              		.global	timer_deinit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	timer_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \file    gd32f4xx_timer.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief   TIMER driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        specific prior written permission.
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /tmp/ccaL9LLd.s 			page 2


  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** OF SUCH DAMAGE.
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** #include "gd32f4xx_timer.h"
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      deinit a TIMER
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_deinit(uint32_t timer_periph)
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
  30              		.loc 1 48 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 48 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(timer_periph) {
  40              		.loc 1 49 5 is_stmt 1 view .LVU2
  41 0002 5B4B     		ldr	r3, .L26
  42 0004 9842     		cmp	r0, r3
  43 0006 00F0A980 		beq	.L2
  44 000a 3FD8     		bhi	.L3
  45 000c A3F58053 		sub	r3, r3, #4096
  46 0010 9842     		cmp	r0, r3
  47 0012 7FD0     		beq	.L4
  48 0014 10D9     		bls	.L21
  49 0016 574B     		ldr	r3, .L26+4
  50 0018 9842     		cmp	r0, r3
  51 001a 00F08480 		beq	.L10
  52 001e 03F58063 		add	r3, r3, #1024
  53 0022 9842     		cmp	r0, r3
  54 0024 25D1     		bne	.L22
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER0 */
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER1:
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER1 */
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER2:
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER2 */
ARM GAS  /tmp/ccaL9LLd.s 			page 3


  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER3:
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER3 */
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER4:
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER4 */
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER5:
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER5 */
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER6:
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER6 */
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER7:
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER7 */
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER8:
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER8 */
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER9:
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER9 */
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER10:
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER10 */
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER11:
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER11 */
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
  55              		.loc 1 107 9 view .LVU3
  56 0026 40F60600 		movw	r0, #2054
  57              	.LVL1:
  58              		.loc 1 107 9 is_stmt 0 view .LVU4
  59 002a FFF7FEFF 		bl	rcu_periph_reset_enable
  60              	.LVL2:
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
  61              		.loc 1 108 9 is_stmt 1 view .LVU5
  62 002e 40F60600 		movw	r0, #2054
  63 0032 FFF7FEFF 		bl	rcu_periph_reset_disable
  64              	.LVL3:
ARM GAS  /tmp/ccaL9LLd.s 			page 4


 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  65              		.loc 1 109 9 view .LVU6
  66 0036 63E0     		b	.L1
  67              	.LVL4:
  68              	.L21:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
  69              		.loc 1 49 5 is_stmt 0 view .LVU7
  70 0038 A3F50063 		sub	r3, r3, #2048
  71 003c 9842     		cmp	r0, r3
  72 003e 60D0     		beq	.L6
  73 0040 03F58063 		add	r3, r3, #1024
  74 0044 9842     		cmp	r0, r3
  75 0046 08D1     		bne	.L23
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  76              		.loc 1 67 9 is_stmt 1 view .LVU8
  77 0048 40F60200 		movw	r0, #2050
  78              	.LVL5:
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  79              		.loc 1 67 9 is_stmt 0 view .LVU9
  80 004c FFF7FEFF 		bl	rcu_periph_reset_enable
  81              	.LVL6:
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  82              		.loc 1 68 9 is_stmt 1 view .LVU10
  83 0050 40F60200 		movw	r0, #2050
  84 0054 FFF7FEFF 		bl	rcu_periph_reset_disable
  85              	.LVL7:
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER4:
  86              		.loc 1 69 9 view .LVU11
  87 0058 52E0     		b	.L1
  88              	.LVL8:
  89              	.L23:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
  90              		.loc 1 49 5 is_stmt 0 view .LVU12
  91 005a B0F1804F 		cmp	r0, #1073741824
  92 005e 4FD1     		bne	.L1
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  93              		.loc 1 57 9 is_stmt 1 view .LVU13
  94 0060 4FF40060 		mov	r0, #2048
  95              	.LVL9:
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  96              		.loc 1 57 9 is_stmt 0 view .LVU14
  97 0064 FFF7FEFF 		bl	rcu_periph_reset_enable
  98              	.LVL10:
  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
  99              		.loc 1 58 9 is_stmt 1 view .LVU15
 100 0068 4FF40060 		mov	r0, #2048
 101 006c FFF7FEFF 		bl	rcu_periph_reset_disable
 102              	.LVL11:
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER2:
 103              		.loc 1 59 9 view .LVU16
 104 0070 46E0     		b	.L1
 105              	.LVL12:
 106              	.L22:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
 107              		.loc 1 49 5 is_stmt 0 view .LVU17
 108 0072 A3F50063 		sub	r3, r3, #2048
 109 0076 9842     		cmp	r0, r3
ARM GAS  /tmp/ccaL9LLd.s 			page 5


 110 0078 42D1     		bne	.L1
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 111              		.loc 1 77 9 is_stmt 1 view .LVU18
 112 007a 40F60400 		movw	r0, #2052
 113              	.LVL13:
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 114              		.loc 1 77 9 is_stmt 0 view .LVU19
 115 007e FFF7FEFF 		bl	rcu_periph_reset_enable
 116              	.LVL14:
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 117              		.loc 1 78 9 is_stmt 1 view .LVU20
 118 0082 40F60400 		movw	r0, #2052
 119 0086 FFF7FEFF 		bl	rcu_periph_reset_disable
 120              	.LVL15:
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER6:
 121              		.loc 1 79 9 view .LVU21
 122 008a 39E0     		b	.L1
 123              	.LVL16:
 124              	.L3:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
 125              		.loc 1 49 5 is_stmt 0 view .LVU22
 126 008c 3A4B     		ldr	r3, .L26+8
 127 008e 9842     		cmp	r0, r3
 128 0090 52D0     		beq	.L13
 129 0092 0FD9     		bls	.L24
 130 0094 394B     		ldr	r3, .L26+12
 131 0096 9842     		cmp	r0, r3
 132 0098 57D0     		beq	.L18
 133 009a 03F58063 		add	r3, r3, #1024
 134 009e 9842     		cmp	r0, r3
 135 00a0 2ED1     		bne	.L1
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 136              		.loc 1 102 9 is_stmt 1 view .LVU23
 137 00a2 40F61210 		movw	r0, #2322
 138              	.LVL17:
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 139              		.loc 1 102 9 is_stmt 0 view .LVU24
 140 00a6 FFF7FEFF 		bl	rcu_periph_reset_enable
 141              	.LVL18:
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 142              		.loc 1 103 9 is_stmt 1 view .LVU25
 143 00aa 40F61210 		movw	r0, #2322
 144 00ae FFF7FEFF 		bl	rcu_periph_reset_disable
 145              	.LVL19:
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER11:
 146              		.loc 1 104 9 view .LVU26
 147 00b2 25E0     		b	.L1
 148              	.LVL20:
 149              	.L24:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
 150              		.loc 1 49 5 is_stmt 0 view .LVU27
 151 00b4 A3F58043 		sub	r3, r3, #16384
 152 00b8 9842     		cmp	r0, r3
 153 00ba 19D0     		beq	.L15
 154 00bc 03F58063 		add	r3, r3, #1024
 155 00c0 9842     		cmp	r0, r3
 156 00c2 08D1     		bne	.L25
ARM GAS  /tmp/ccaL9LLd.s 			page 6


  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 157              		.loc 1 87 9 is_stmt 1 view .LVU28
 158 00c4 40F60110 		movw	r0, #2305
 159              	.LVL21:
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 160              		.loc 1 87 9 is_stmt 0 view .LVU29
 161 00c8 FFF7FEFF 		bl	rcu_periph_reset_enable
 162              	.LVL22:
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 163              		.loc 1 88 9 is_stmt 1 view .LVU30
 164 00cc 40F60110 		movw	r0, #2305
 165 00d0 FFF7FEFF 		bl	rcu_periph_reset_disable
 166              	.LVL23:
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER8:
 167              		.loc 1 89 9 view .LVU31
 168 00d4 14E0     		b	.L1
 169              	.LVL24:
 170              	.L25:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER0:
 171              		.loc 1 49 5 is_stmt 0 view .LVU32
 172 00d6 A3F56443 		sub	r3, r3, #58368
 173 00da 9842     		cmp	r0, r3
 174 00dc 10D1     		bne	.L1
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER12:
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER12 */
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER13:
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset TIMER13 */
 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 175              		.loc 1 117 9 is_stmt 1 view .LVU33
 176 00de 40F60800 		movw	r0, #2056
 177              	.LVL25:
 178              		.loc 1 117 9 is_stmt 0 view .LVU34
 179 00e2 FFF7FEFF 		bl	rcu_periph_reset_enable
 180              	.LVL26:
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 181              		.loc 1 118 9 is_stmt 1 view .LVU35
 182 00e6 40F60800 		movw	r0, #2056
 183 00ea FFF7FEFF 		bl	rcu_periph_reset_disable
 184              	.LVL27:
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 185              		.loc 1 119 9 view .LVU36
 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 186              		.loc 1 123 1 is_stmt 0 view .LVU37
 187 00ee 07E0     		b	.L1
 188              	.LVL28:
 189              	.L15:
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 190              		.loc 1 52 9 is_stmt 1 view .LVU38
 191 00f0 4FF41060 		mov	r0, #2304
 192              	.LVL29:
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
ARM GAS  /tmp/ccaL9LLd.s 			page 7


 193              		.loc 1 52 9 is_stmt 0 view .LVU39
 194 00f4 FFF7FEFF 		bl	rcu_periph_reset_enable
 195              	.LVL30:
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 196              		.loc 1 53 9 is_stmt 1 view .LVU40
 197 00f8 4FF41060 		mov	r0, #2304
 198 00fc FFF7FEFF 		bl	rcu_periph_reset_disable
 199              	.LVL31:
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER1:
 200              		.loc 1 54 9 view .LVU41
 201              	.L1:
 202              		.loc 1 123 1 is_stmt 0 view .LVU42
 203 0100 08BD     		pop	{r3, pc}
 204              	.LVL32:
 205              	.L6:
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 206              		.loc 1 62 9 is_stmt 1 view .LVU43
 207 0102 40F60100 		movw	r0, #2049
 208              	.LVL33:
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 209              		.loc 1 62 9 is_stmt 0 view .LVU44
 210 0106 FFF7FEFF 		bl	rcu_periph_reset_enable
 211              	.LVL34:
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 212              		.loc 1 63 9 is_stmt 1 view .LVU45
 213 010a 40F60100 		movw	r0, #2049
 214 010e FFF7FEFF 		bl	rcu_periph_reset_disable
 215              	.LVL35:
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER3:
 216              		.loc 1 64 9 view .LVU46
 217 0112 F5E7     		b	.L1
 218              	.LVL36:
 219              	.L4:
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 220              		.loc 1 72 9 view .LVU47
 221 0114 40F60300 		movw	r0, #2051
 222              	.LVL37:
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 223              		.loc 1 72 9 is_stmt 0 view .LVU48
 224 0118 FFF7FEFF 		bl	rcu_periph_reset_enable
 225              	.LVL38:
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 226              		.loc 1 73 9 is_stmt 1 view .LVU49
 227 011c 40F60300 		movw	r0, #2051
 228 0120 FFF7FEFF 		bl	rcu_periph_reset_disable
 229              	.LVL39:
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER5:
 230              		.loc 1 74 9 view .LVU50
 231 0124 ECE7     		b	.L1
 232              	.LVL40:
 233              	.L10:
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 234              		.loc 1 82 9 view .LVU51
 235 0126 40F60500 		movw	r0, #2053
 236              	.LVL41:
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 237              		.loc 1 82 9 is_stmt 0 view .LVU52
ARM GAS  /tmp/ccaL9LLd.s 			page 8


 238 012a FFF7FEFF 		bl	rcu_periph_reset_enable
 239              	.LVL42:
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 240              		.loc 1 83 9 is_stmt 1 view .LVU53
 241 012e 40F60500 		movw	r0, #2053
 242 0132 FFF7FEFF 		bl	rcu_periph_reset_disable
 243              	.LVL43:
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER7:
 244              		.loc 1 84 9 view .LVU54
 245 0136 E3E7     		b	.L1
 246              	.LVL44:
 247              	.L13:
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 248              		.loc 1 92 9 view .LVU55
 249 0138 4FF41160 		mov	r0, #2320
 250              	.LVL45:
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 251              		.loc 1 92 9 is_stmt 0 view .LVU56
 252 013c FFF7FEFF 		bl	rcu_periph_reset_enable
 253              	.LVL46:
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 254              		.loc 1 93 9 is_stmt 1 view .LVU57
 255 0140 4FF41160 		mov	r0, #2320
 256 0144 FFF7FEFF 		bl	rcu_periph_reset_disable
 257              	.LVL47:
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER9:
 258              		.loc 1 94 9 view .LVU58
 259 0148 DAE7     		b	.L1
 260              	.LVL48:
 261              	.L18:
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 262              		.loc 1 97 9 view .LVU59
 263 014a 40F61110 		movw	r0, #2321
 264              	.LVL49:
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 265              		.loc 1 97 9 is_stmt 0 view .LVU60
 266 014e FFF7FEFF 		bl	rcu_periph_reset_enable
 267              	.LVL50:
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 268              		.loc 1 98 9 is_stmt 1 view .LVU61
 269 0152 40F61110 		movw	r0, #2321
 270 0156 FFF7FEFF 		bl	rcu_periph_reset_disable
 271              	.LVL51:
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER10:
 272              		.loc 1 99 9 view .LVU62
 273 015a D1E7     		b	.L1
 274              	.LVL52:
 275              	.L2:
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 276              		.loc 1 112 9 view .LVU63
 277 015c 40F60700 		movw	r0, #2055
 278              	.LVL53:
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 279              		.loc 1 112 9 is_stmt 0 view .LVU64
 280 0160 FFF7FEFF 		bl	rcu_periph_reset_enable
 281              	.LVL54:
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccaL9LLd.s 			page 9


 282              		.loc 1 113 9 is_stmt 1 view .LVU65
 283 0164 40F60700 		movw	r0, #2055
 284 0168 FFF7FEFF 		bl	rcu_periph_reset_disable
 285              	.LVL55:
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER13:
 286              		.loc 1 114 9 view .LVU66
 287 016c C8E7     		b	.L1
 288              	.L27:
 289 016e 00BF     		.align	2
 290              	.L26:
 291 0170 001C0040 		.word	1073748992
 292 0174 00140040 		.word	1073746944
 293 0178 00400140 		.word	1073823744
 294 017c 00440140 		.word	1073824768
 295              		.cfi_endproc
 296              	.LFE116:
 298              		.section	.text.timer_struct_para_init,"ax",%progbits
 299              		.align	1
 300              		.global	timer_struct_para_init
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	timer_struct_para_init:
 306              	.LVL56:
 307              	.LFB117:
 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_struct_para_init(timer_parameter_struct *initpara)
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 308              		.loc 1 132 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* initialize the init parameter struct member with the default value */
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     initpara->prescaler         = 0U;
 313              		.loc 1 134 5 view .LVU68
 314              		.loc 1 134 33 is_stmt 0 view .LVU69
 315 0000 0023     		movs	r3, #0
 316 0002 0380     		strh	r3, [r0]	@ movhi
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 317              		.loc 1 135 5 is_stmt 1 view .LVU70
 318              		.loc 1 135 33 is_stmt 0 view .LVU71
 319 0004 4380     		strh	r3, [r0, #2]	@ movhi
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 320              		.loc 1 136 5 is_stmt 1 view .LVU72
 321              		.loc 1 136 33 is_stmt 0 view .LVU73
 322 0006 8380     		strh	r3, [r0, #4]	@ movhi
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     initpara->period            = 65535U;
 323              		.loc 1 137 5 is_stmt 1 view .LVU74
 324              		.loc 1 137 33 is_stmt 0 view .LVU75
 325 0008 4FF6FF72 		movw	r2, #65535
ARM GAS  /tmp/ccaL9LLd.s 			page 10


 326 000c 8260     		str	r2, [r0, #8]
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 327              		.loc 1 138 5 is_stmt 1 view .LVU76
 328              		.loc 1 138 33 is_stmt 0 view .LVU77
 329 000e C380     		strh	r3, [r0, #6]	@ movhi
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     initpara->repetitioncounter = 0U;
 330              		.loc 1 139 5 is_stmt 1 view .LVU78
 331              		.loc 1 139 33 is_stmt 0 view .LVU79
 332 0010 0373     		strb	r3, [r0, #12]
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 333              		.loc 1 140 1 view .LVU80
 334 0012 7047     		bx	lr
 335              		.cfi_endproc
 336              	.LFE117:
 338              		.section	.text.timer_init,"ax",%progbits
 339              		.align	1
 340              		.global	timer_init
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	timer_init:
 346              	.LVL57:
 347              	.LFB118:
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER counter
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,T
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 period: counter auto reload value,(TIMER1,TIMER4,32 bit)
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 repetitioncounter: counter repetition value,0~255
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct *initpara)
 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 348              		.loc 1 156 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure the counter prescaler value */
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 353              		.loc 1 158 5 view .LVU82
 354              		.loc 1 158 49 is_stmt 0 view .LVU83
 355 0000 0B88     		ldrh	r3, [r1]
 356              		.loc 1 158 29 view .LVU84
 357 0002 8362     		str	r3, [r0, #40]
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure the counter direction and aligned mode */
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 358              		.loc 1 161 5 is_stmt 1 view .LVU85
 359              		.loc 1 161 7 is_stmt 0 view .LVU86
 360 0004 204B     		ldr	r3, .L35
ARM GAS  /tmp/ccaL9LLd.s 			page 11


 361 0006 9842     		cmp	r0, r3
 362 0008 12D0     		beq	.L30
 363              		.loc 1 161 33 discriminator 1 view .LVU87
 364 000a B0F1804F 		cmp	r0, #1073741824
 365 000e 0FD0     		beq	.L30
 366              		.loc 1 161 61 discriminator 2 view .LVU88
 367 0010 A3F57C43 		sub	r3, r3, #64512
 368 0014 9842     		cmp	r0, r3
 369 0016 0BD0     		beq	.L30
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)) {
 370              		.loc 1 162 13 view .LVU89
 371 0018 03F58063 		add	r3, r3, #1024
 372 001c 9842     		cmp	r0, r3
 373 001e 07D0     		beq	.L30
 374              		.loc 1 162 41 discriminator 1 view .LVU90
 375 0020 03F58063 		add	r3, r3, #1024
 376 0024 9842     		cmp	r0, r3
 377 0026 03D0     		beq	.L30
 378              		.loc 1 162 69 discriminator 2 view .LVU91
 379 0028 03F57843 		add	r3, r3, #63488
 380 002c 9842     		cmp	r0, r3
 381 002e 0BD1     		bne	.L31
 382              	.L30:
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 383              		.loc 1 163 9 is_stmt 1 view .LVU92
 384              		.loc 1 163 34 is_stmt 0 view .LVU93
 385 0030 0368     		ldr	r3, [r0]
 386 0032 23F07003 		bic	r3, r3, #112
 387 0036 0360     		str	r3, [r0]
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 388              		.loc 1 164 9 is_stmt 1 view .LVU94
 389              		.loc 1 164 34 is_stmt 0 view .LVU95
 390 0038 0368     		ldr	r3, [r0]
 391              		.loc 1 164 55 view .LVU96
 392 003a 4A88     		ldrh	r2, [r1, #2]
 393              		.loc 1 164 34 view .LVU97
 394 003c 1343     		orrs	r3, r3, r2
 395 003e 0360     		str	r3, [r0]
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 396              		.loc 1 165 9 is_stmt 1 view .LVU98
 397              		.loc 1 165 34 is_stmt 0 view .LVU99
 398 0040 0368     		ldr	r3, [r0]
 399              		.loc 1 165 55 view .LVU100
 400 0042 8A88     		ldrh	r2, [r1, #4]
 401              		.loc 1 165 34 view .LVU101
 402 0044 1343     		orrs	r3, r3, r2
 403 0046 0360     		str	r3, [r0]
 404              	.L31:
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure the autoreload value */
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 405              		.loc 1 169 5 is_stmt 1 view .LVU102
 406              		.loc 1 169 49 is_stmt 0 view .LVU103
 407 0048 8B68     		ldr	r3, [r1, #8]
 408              		.loc 1 169 29 view .LVU104
 409 004a C362     		str	r3, [r0, #44]
ARM GAS  /tmp/ccaL9LLd.s 			page 12


 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)) {
 410              		.loc 1 171 5 is_stmt 1 view .LVU105
 411              		.loc 1 171 7 is_stmt 0 view .LVU106
 412 004c 0F4B     		ldr	r3, .L35+4
 413 004e 9842     		cmp	r0, r3
 414 0050 0BD0     		beq	.L32
 415              		.loc 1 171 33 discriminator 1 view .LVU107
 416 0052 03F58063 		add	r3, r3, #1024
 417 0056 9842     		cmp	r0, r3
 418 0058 07D0     		beq	.L32
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CKDIV bit */
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 419              		.loc 1 173 9 is_stmt 1 view .LVU108
 420              		.loc 1 173 34 is_stmt 0 view .LVU109
 421 005a 0368     		ldr	r3, [r0]
 422 005c 23F44073 		bic	r3, r3, #768
 423 0060 0360     		str	r3, [r0]
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 424              		.loc 1 174 9 is_stmt 1 view .LVU110
 425              		.loc 1 174 34 is_stmt 0 view .LVU111
 426 0062 0368     		ldr	r3, [r0]
 427              		.loc 1 174 55 view .LVU112
 428 0064 CA88     		ldrh	r2, [r1, #6]
 429              		.loc 1 174 34 view .LVU113
 430 0066 1343     		orrs	r3, r3, r2
 431 0068 0360     		str	r3, [r0]
 432              	.L32:
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 433              		.loc 1 177 5 is_stmt 1 view .LVU114
 434              		.loc 1 177 7 is_stmt 0 view .LVU115
 435 006a 074B     		ldr	r3, .L35
 436 006c 9842     		cmp	r0, r3
 437 006e 03D0     		beq	.L33
 438              		.loc 1 177 33 discriminator 1 view .LVU116
 439 0070 03F58063 		add	r3, r3, #1024
 440 0074 9842     		cmp	r0, r3
 441 0076 01D1     		bne	.L34
 442              	.L33:
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure the repetition counter value */
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 443              		.loc 1 179 9 is_stmt 1 view .LVU117
 444              		.loc 1 179 54 is_stmt 0 view .LVU118
 445 0078 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 446              		.loc 1 179 34 view .LVU119
 447 007a 0363     		str	r3, [r0, #48]
 448              	.L34:
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* generate an update event */
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 449              		.loc 1 183 5 is_stmt 1 view .LVU120
 450              		.loc 1 183 31 is_stmt 0 view .LVU121
 451 007c 4369     		ldr	r3, [r0, #20]
 452 007e 43F00103 		orr	r3, r3, #1
ARM GAS  /tmp/ccaL9LLd.s 			page 13


 453 0082 4361     		str	r3, [r0, #20]
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 454              		.loc 1 184 1 view .LVU122
 455 0084 7047     		bx	lr
 456              	.L36:
 457 0086 00BF     		.align	2
 458              	.L35:
 459 0088 00000140 		.word	1073807360
 460 008c 00100040 		.word	1073745920
 461              		.cfi_endproc
 462              	.LFE118:
 464              		.section	.text.timer_enable,"ax",%progbits
 465              		.align	1
 466              		.global	timer_enable
 467              		.syntax unified
 468              		.thumb
 469              		.thumb_func
 471              	timer_enable:
 472              	.LVL58:
 473              	.LFB119:
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable a TIMER
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_enable(uint32_t timer_periph)
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 474              		.loc 1 193 1 is_stmt 1 view -0
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 0
 477              		@ frame_needed = 0, uses_anonymous_args = 0
 478              		@ link register save eliminated.
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 479              		.loc 1 194 5 view .LVU124
 480              		.loc 1 194 30 is_stmt 0 view .LVU125
 481 0000 0368     		ldr	r3, [r0]
 482 0002 43F00103 		orr	r3, r3, #1
 483 0006 0360     		str	r3, [r0]
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 484              		.loc 1 195 1 view .LVU126
 485 0008 7047     		bx	lr
 486              		.cfi_endproc
 487              	.LFE119:
 489              		.section	.text.timer_disable,"ax",%progbits
 490              		.align	1
 491              		.global	timer_disable
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 496              	timer_disable:
 497              	.LVL59:
 498              	.LFB120:
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable a TIMER
ARM GAS  /tmp/ccaL9LLd.s 			page 14


 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_disable(uint32_t timer_periph)
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 499              		.loc 1 204 1 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 504              		.loc 1 205 5 view .LVU128
 505              		.loc 1 205 30 is_stmt 0 view .LVU129
 506 0000 0368     		ldr	r3, [r0]
 507 0002 23F00103 		bic	r3, r3, #1
 508 0006 0360     		str	r3, [r0]
 206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 509              		.loc 1 206 1 view .LVU130
 510 0008 7047     		bx	lr
 511              		.cfi_endproc
 512              	.LFE120:
 514              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 515              		.align	1
 516              		.global	timer_auto_reload_shadow_enable
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	timer_auto_reload_shadow_enable:
 522              	.LVL60:
 523              	.LFB121:
 207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable the auto reload shadow function
 210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 524              		.loc 1 215 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 529              		.loc 1 216 5 view .LVU132
 530              		.loc 1 216 30 is_stmt 0 view .LVU133
 531 0000 0368     		ldr	r3, [r0]
 532 0002 43F08003 		orr	r3, r3, #128
 533 0006 0360     		str	r3, [r0]
 217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 534              		.loc 1 217 1 view .LVU134
 535 0008 7047     		bx	lr
 536              		.cfi_endproc
 537              	.LFE121:
 539              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
ARM GAS  /tmp/ccaL9LLd.s 			page 15


 540              		.align	1
 541              		.global	timer_auto_reload_shadow_disable
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 546              	timer_auto_reload_shadow_disable:
 547              	.LVL61:
 548              	.LFB122:
 218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable the auto reload shadow function
 221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 549              		.loc 1 226 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		@ link register save eliminated.
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 554              		.loc 1 227 5 view .LVU136
 555              		.loc 1 227 30 is_stmt 0 view .LVU137
 556 0000 0368     		ldr	r3, [r0]
 557 0002 23F08003 		bic	r3, r3, #128
 558 0006 0360     		str	r3, [r0]
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 559              		.loc 1 228 1 view .LVU138
 560 0008 7047     		bx	lr
 561              		.cfi_endproc
 562              	.LFE122:
 564              		.section	.text.timer_update_event_enable,"ax",%progbits
 565              		.align	1
 566              		.global	timer_update_event_enable
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	timer_update_event_enable:
 572              	.LVL62:
 573              	.LFB123:
 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable the update event
 232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 574              		.loc 1 237 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 0
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
ARM GAS  /tmp/ccaL9LLd.s 			page 16


 579              		.loc 1 238 5 view .LVU140
 580              		.loc 1 238 30 is_stmt 0 view .LVU141
 581 0000 0368     		ldr	r3, [r0]
 582 0002 23F00203 		bic	r3, r3, #2
 583 0006 0360     		str	r3, [r0]
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 584              		.loc 1 239 1 view .LVU142
 585 0008 7047     		bx	lr
 586              		.cfi_endproc
 587              	.LFE123:
 589              		.section	.text.timer_update_event_disable,"ax",%progbits
 590              		.align	1
 591              		.global	timer_update_event_disable
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	timer_update_event_disable:
 597              	.LVL63:
 598              	.LFB124:
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable the update event
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 599              		.loc 1 248 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 604              		.loc 1 249 5 view .LVU144
 605              		.loc 1 249 30 is_stmt 0 view .LVU145
 606 0000 0368     		ldr	r3, [r0]
 607 0002 43F00203 		orr	r3, r3, #2
 608 0006 0360     		str	r3, [r0]
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 609              		.loc 1 250 1 view .LVU146
 610 0008 7047     		bx	lr
 611              		.cfi_endproc
 612              	.LFE124:
 614              		.section	.text.timer_counter_alignment,"ax",%progbits
 615              		.align	1
 616              		.global	timer_counter_alignment
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 621              	timer_counter_alignment:
 622              	.LVL64:
 623              	.LFB125:
 251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter alignment mode
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
ARM GAS  /tmp/ccaL9LLd.s 			page 17


 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  aligned:
 256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 624              		.loc 1 265 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628              		@ link register save eliminated.
 266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 629              		.loc 1 266 5 view .LVU148
 630              		.loc 1 266 30 is_stmt 0 view .LVU149
 631 0000 0268     		ldr	r2, [r0]
 632 0002 22F06002 		bic	r2, r2, #96
 633 0006 0260     		str	r2, [r0]
 267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 634              		.loc 1 267 5 is_stmt 1 view .LVU150
 635              		.loc 1 267 30 is_stmt 0 view .LVU151
 636 0008 0368     		ldr	r3, [r0]
 637 000a 0B43     		orrs	r3, r3, r1
 638 000c 0360     		str	r3, [r0]
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 639              		.loc 1 268 1 view .LVU152
 640 000e 7047     		bx	lr
 641              		.cfi_endproc
 642              	.LFE125:
 644              		.section	.text.timer_counter_up_direction,"ax",%progbits
 645              		.align	1
 646              		.global	timer_counter_up_direction
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	timer_counter_up_direction:
 652              	.LVL65:
 653              	.LFB126:
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter up direction
 272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 654              		.loc 1 277 1 is_stmt 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
ARM GAS  /tmp/ccaL9LLd.s 			page 18


 659              		.loc 1 278 5 view .LVU154
 660              		.loc 1 278 30 is_stmt 0 view .LVU155
 661 0000 0368     		ldr	r3, [r0]
 662 0002 23F01003 		bic	r3, r3, #16
 663 0006 0360     		str	r3, [r0]
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 664              		.loc 1 279 1 view .LVU156
 665 0008 7047     		bx	lr
 666              		.cfi_endproc
 667              	.LFE126:
 669              		.section	.text.timer_counter_down_direction,"ax",%progbits
 670              		.align	1
 671              		.global	timer_counter_down_direction
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 676              	timer_counter_down_direction:
 677              	.LVL66:
 678              	.LFB127:
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter down direction
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 679              		.loc 1 288 1 is_stmt 1 view -0
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 0
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 684              		.loc 1 289 5 view .LVU158
 685              		.loc 1 289 30 is_stmt 0 view .LVU159
 686 0000 0368     		ldr	r3, [r0]
 687 0002 43F01003 		orr	r3, r3, #16
 688 0006 0360     		str	r3, [r0]
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 689              		.loc 1 290 1 view .LVU160
 690 0008 7047     		bx	lr
 691              		.cfi_endproc
 692              	.LFE127:
 694              		.section	.text.timer_prescaler_config,"ax",%progbits
 695              		.align	1
 696              		.global	timer_prescaler_config
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 701              	timer_prescaler_config:
 702              	.LVL67:
 703              	.LFB128:
 291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER prescaler
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
ARM GAS  /tmp/ccaL9LLd.s 			page 19


 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  pscreload: prescaler reload mode
 297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 704              		.loc 1 304 1 is_stmt 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708              		@ link register save eliminated.
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 709              		.loc 1 305 5 view .LVU162
 710              		.loc 1 305 29 is_stmt 0 view .LVU163
 711 0000 8162     		str	r1, [r0, #40]
 306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload) {
 712              		.loc 1 307 5 is_stmt 1 view .LVU164
 713              		.loc 1 307 7 is_stmt 0 view .LVU165
 714 0002 1AB9     		cbnz	r2, .L46
 308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 715              		.loc 1 308 9 is_stmt 1 view .LVU166
 716              		.loc 1 308 35 is_stmt 0 view .LVU167
 717 0004 4369     		ldr	r3, [r0, #20]
 718 0006 43F00103 		orr	r3, r3, #1
 719 000a 4361     		str	r3, [r0, #20]
 720              	.L46:
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 721              		.loc 1 310 1 view .LVU168
 722 000c 7047     		bx	lr
 723              		.cfi_endproc
 724              	.LFE128:
 726              		.section	.text.timer_repetition_value_config,"ax",%progbits
 727              		.align	1
 728              		.global	timer_repetition_value_config
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 733              	timer_repetition_value_config:
 734              	.LVL68:
 735              	.LFB129:
 311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER repetition register value
 314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 736              		.loc 1 320 1 is_stmt 1 view -0
ARM GAS  /tmp/ccaL9LLd.s 			page 20


 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              		@ link register save eliminated.
 321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 741              		.loc 1 321 5 view .LVU170
 742              		.loc 1 321 30 is_stmt 0 view .LVU171
 743 0000 0163     		str	r1, [r0, #48]
 322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 744              		.loc 1 322 1 view .LVU172
 745 0002 7047     		bx	lr
 746              		.cfi_endproc
 747              	.LFE129:
 749              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 750              		.align	1
 751              		.global	timer_autoreload_value_config
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 756              	timer_autoreload_value_config:
 757              	.LVL69:
 758              	.LFB130:
 323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER autoreload register value
 326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 759              		.loc 1 332 1 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 764              		.loc 1 333 5 view .LVU174
 765              		.loc 1 333 29 is_stmt 0 view .LVU175
 766 0000 C162     		str	r1, [r0, #44]
 334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 767              		.loc 1 334 1 view .LVU176
 768 0002 7047     		bx	lr
 769              		.cfi_endproc
 770              	.LFE130:
 772              		.section	.text.timer_counter_value_config,"ax",%progbits
 773              		.align	1
 774              		.global	timer_counter_value_config
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 779              	timer_counter_value_config:
 780              	.LVL70:
 781              	.LFB131:
 335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
ARM GAS  /tmp/ccaL9LLd.s 			page 21


 337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER counter register value
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  counter: the counter value,0~65535
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 782              		.loc 1 344 1 is_stmt 1 view -0
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 0
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786              		@ link register save eliminated.
 345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 787              		.loc 1 345 5 view .LVU178
 788              		.loc 1 345 29 is_stmt 0 view .LVU179
 789 0000 4162     		str	r1, [r0, #36]
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 790              		.loc 1 346 1 view .LVU180
 791 0002 7047     		bx	lr
 792              		.cfi_endproc
 793              	.LFE131:
 795              		.section	.text.timer_counter_read,"ax",%progbits
 796              		.align	1
 797              		.global	timer_counter_read
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	timer_counter_read:
 803              	.LVL71:
 804              	.LFB132:
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      read TIMER counter value
 350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     counter value
 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 805              		.loc 1 355 1 is_stmt 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 810              		.loc 1 356 5 view .LVU182
 357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     count_value = TIMER_CNT(timer_periph);
 811              		.loc 1 357 5 view .LVU183
 812              		.loc 1 357 17 is_stmt 0 view .LVU184
 813 0000 406A     		ldr	r0, [r0, #36]
 814              	.LVL72:
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     return (count_value);
 815              		.loc 1 358 5 is_stmt 1 view .LVU185
 359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 816              		.loc 1 359 1 is_stmt 0 view .LVU186
 817 0002 7047     		bx	lr
ARM GAS  /tmp/ccaL9LLd.s 			page 22


 818              		.cfi_endproc
 819              	.LFE132:
 821              		.section	.text.timer_prescaler_read,"ax",%progbits
 822              		.align	1
 823              		.global	timer_prescaler_read
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 828              	timer_prescaler_read:
 829              	.LVL73:
 830              	.LFB133:
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      read TIMER prescaler value
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     prescaler register value
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 831              		.loc 1 368 1 is_stmt 1 view -0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     uint16_t prescaler_value = 0U;
 836              		.loc 1 369 5 view .LVU188
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 837              		.loc 1 370 5 view .LVU189
 838              		.loc 1 370 34 is_stmt 0 view .LVU190
 839 0000 806A     		ldr	r0, [r0, #40]
 840              	.LVL74:
 371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     return (prescaler_value);
 841              		.loc 1 371 5 is_stmt 1 view .LVU191
 372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 842              		.loc 1 372 1 is_stmt 0 view .LVU192
 843 0002 80B2     		uxth	r0, r0
 844              		.loc 1 372 1 view .LVU193
 845 0004 7047     		bx	lr
 846              		.cfi_endproc
 847              	.LFE133:
 849              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 850              		.align	1
 851              		.global	timer_single_pulse_mode_config
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	timer_single_pulse_mode_config:
 857              	.LVL75:
 858              	.LFB134:
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER single pulse mode
 376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  spmode:
 378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
ARM GAS  /tmp/ccaL9LLd.s 			page 23


 380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 859              		.loc 1 385 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode) {
 864              		.loc 1 386 5 view .LVU195
 865              		.loc 1 386 7 is_stmt 0 view .LVU196
 866 0000 21B9     		cbnz	r1, .L54
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 867              		.loc 1 387 9 is_stmt 1 view .LVU197
 868              		.loc 1 387 34 is_stmt 0 view .LVU198
 869 0002 0368     		ldr	r3, [r0]
 870 0004 43F00803 		orr	r3, r3, #8
 871 0008 0360     		str	r3, [r0]
 872 000a 7047     		bx	lr
 873              	.L54:
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 874              		.loc 1 388 12 is_stmt 1 view .LVU199
 875              		.loc 1 388 14 is_stmt 0 view .LVU200
 876 000c 0129     		cmp	r1, #1
 877 000e 00D0     		beq	.L56
 878              	.L53:
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 879              		.loc 1 393 1 view .LVU201
 880 0010 7047     		bx	lr
 881              	.L56:
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 882              		.loc 1 389 9 is_stmt 1 view .LVU202
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 883              		.loc 1 389 34 is_stmt 0 view .LVU203
 884 0012 0368     		ldr	r3, [r0]
 885 0014 23F00803 		bic	r3, r3, #8
 886 0018 0360     		str	r3, [r0]
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 887              		.loc 1 392 5 is_stmt 1 view .LVU204
 888              		.loc 1 393 1 is_stmt 0 view .LVU205
 889 001a F9E7     		b	.L53
 890              		.cfi_endproc
 891              	.LFE134:
 893              		.section	.text.timer_update_source_config,"ax",%progbits
 894              		.align	1
 895              		.global	timer_update_source_config
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	timer_update_source_config:
ARM GAS  /tmp/ccaL9LLd.s 			page 24


 901              	.LVL76:
 902              	.LFB135:
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER update source
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  update:
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 903              		.loc 1 406 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update) {
 908              		.loc 1 407 5 view .LVU207
 909              		.loc 1 407 7 is_stmt 0 view .LVU208
 910 0000 21B9     		cbnz	r1, .L58
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 911              		.loc 1 408 9 is_stmt 1 view .LVU209
 912              		.loc 1 408 34 is_stmt 0 view .LVU210
 913 0002 0368     		ldr	r3, [r0]
 914 0004 43F00403 		orr	r3, r3, #4
 915 0008 0360     		str	r3, [r0]
 916 000a 7047     		bx	lr
 917              	.L58:
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 918              		.loc 1 409 12 is_stmt 1 view .LVU211
 919              		.loc 1 409 14 is_stmt 0 view .LVU212
 920 000c 0129     		cmp	r1, #1
 921 000e 00D0     		beq	.L60
 922              	.L57:
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 923              		.loc 1 414 1 view .LVU213
 924 0010 7047     		bx	lr
 925              	.L60:
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 926              		.loc 1 410 9 is_stmt 1 view .LVU214
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 927              		.loc 1 410 34 is_stmt 0 view .LVU215
 928 0012 0368     		ldr	r3, [r0]
 929 0014 23F00403 		bic	r3, r3, #4
 930 0018 0360     		str	r3, [r0]
 413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 931              		.loc 1 413 5 is_stmt 1 view .LVU216
 932              		.loc 1 414 1 is_stmt 0 view .LVU217
 933 001a F9E7     		b	.L57
ARM GAS  /tmp/ccaL9LLd.s 			page 25


 934              		.cfi_endproc
 935              	.LFE135:
 937              		.section	.text.timer_dma_enable,"ax",%progbits
 938              		.align	1
 939              		.global	timer_dma_enable
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 944              	timer_dma_enable:
 945              	.LVL77:
 946              	.LFB136:
 415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable the TIMER DMA
 418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to enable
 420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which is shown as below:
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request,TIMERx(x=0,7)
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 947              		.loc 1 432 1 is_stmt 1 view -0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951              		@ link register save eliminated.
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma;
 952              		.loc 1 433 5 view .LVU219
 953              		.loc 1 433 34 is_stmt 0 view .LVU220
 954 0000 C368     		ldr	r3, [r0, #12]
 955 0002 0B43     		orrs	r3, r3, r1
 956 0004 C360     		str	r3, [r0, #12]
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 957              		.loc 1 434 1 view .LVU221
 958 0006 7047     		bx	lr
 959              		.cfi_endproc
 960              	.LFE136:
 962              		.section	.text.timer_dma_disable,"ax",%progbits
 963              		.align	1
 964              		.global	timer_dma_disable
 965              		.syntax unified
 966              		.thumb
 967              		.thumb_func
 969              	timer_dma_disable:
 970              	.LVL78:
 971              	.LFB137:
 435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable the TIMER DMA
ARM GAS  /tmp/ccaL9LLd.s 			page 26


 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to disable
 440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 972              		.loc 1 452 1 is_stmt 1 view -0
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 0
 975              		@ frame_needed = 0, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma));
 977              		.loc 1 453 5 view .LVU223
 978              		.loc 1 453 34 is_stmt 0 view .LVU224
 979 0000 C368     		ldr	r3, [r0, #12]
 980 0002 23EA0103 		bic	r3, r3, r1
 981 0006 C360     		str	r3, [r0, #12]
 454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 982              		.loc 1 454 1 view .LVU225
 983 0008 7047     		bx	lr
 984              		.cfi_endproc
 985              	.LFE137:
 987              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 988              		.align	1
 989              		.global	timer_channel_dma_request_source_select
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 994              	timer_channel_dma_request_source_select:
 995              	.LVL79:
 996              	.LFB138:
 455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      channel DMA request source selection
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 997              		.loc 1 467 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccaL9LLd.s 			page 27


 1001              		@ link register save eliminated.
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request) {
 1002              		.loc 1 468 5 view .LVU227
 1003              		.loc 1 468 7 is_stmt 0 view .LVU228
 1004 0000 21B9     		cbnz	r1, .L64
 469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1005              		.loc 1 469 9 is_stmt 1 view .LVU229
 1006              		.loc 1 469 34 is_stmt 0 view .LVU230
 1007 0002 4368     		ldr	r3, [r0, #4]
 1008 0004 43F00803 		orr	r3, r3, #8
 1009 0008 4360     		str	r3, [r0, #4]
 1010 000a 7047     		bx	lr
 1011              	.L64:
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 1012              		.loc 1 470 12 is_stmt 1 view .LVU231
 1013              		.loc 1 470 14 is_stmt 0 view .LVU232
 1014 000c 0129     		cmp	r1, #1
 1015 000e 00D0     		beq	.L66
 1016              	.L63:
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1017              		.loc 1 475 1 view .LVU233
 1018 0010 7047     		bx	lr
 1019              	.L66:
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1020              		.loc 1 471 9 is_stmt 1 view .LVU234
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1021              		.loc 1 471 34 is_stmt 0 view .LVU235
 1022 0012 4368     		ldr	r3, [r0, #4]
 1023 0014 23F00803 		bic	r3, r3, #8
 1024 0018 4360     		str	r3, [r0, #4]
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1025              		.loc 1 474 5 is_stmt 1 view .LVU236
 1026              		.loc 1 475 1 is_stmt 0 view .LVU237
 1027 001a F9E7     		b	.L63
 1028              		.cfi_endproc
 1029              	.LFE138:
 1031              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1032              		.align	1
 1033              		.global	timer_dma_transfer_config
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1038              	timer_dma_transfer_config:
 1039              	.LVL80:
 1040              	.LFB139:
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure the TIMER DMA transfer
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  dma_baseaddr:
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
ARM GAS  /tmp/ccaL9LLd.s 			page 28


 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0..4,7)
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  dma_lenth:
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1041              		.loc 1 509 1 is_stmt 1 view -0
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 0
 1044              		@ frame_needed = 0, uses_anonymous_args = 0
 1045              		@ link register save eliminated.
 510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1046              		.loc 1 510 5 view .LVU239
 1047              		.loc 1 510 32 is_stmt 0 view .LVU240
 1048 0000 836C     		ldr	r3, [r0, #72]
 1049 0002 23F4F853 		bic	r3, r3, #7936
 1050 0006 23F01F03 		bic	r3, r3, #31
 1051 000a 8364     		str	r3, [r0, #72]
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1052              		.loc 1 511 5 is_stmt 1 view .LVU241
 1053              		.loc 1 511 32 is_stmt 0 view .LVU242
 1054 000c 836C     		ldr	r3, [r0, #72]
 1055              		.loc 1 511 59 view .LVU243
 1056 000e 1143     		orrs	r1, r1, r2
 1057              	.LVL81:
 1058              		.loc 1 511 32 view .LVU244
 1059 0010 0B43     		orrs	r3, r3, r1
 1060 0012 8364     		str	r3, [r0, #72]
 512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1061              		.loc 1 512 1 view .LVU245
 1062 0014 7047     		bx	lr
 1063              		.cfi_endproc
 1064              	.LFE139:
 1066              		.section	.text.timer_event_software_generate,"ax",%progbits
 1067              		.align	1
 1068              		.global	timer_event_software_generate
 1069              		.syntax unified
ARM GAS  /tmp/ccaL9LLd.s 			page 29


 1070              		.thumb
 1071              		.thumb_func
 1073              	timer_event_software_generate:
 1074              	.LVL82:
 1075              	.LFB140:
 513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      software generate events
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  event: the timer software event generation sources
 518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7)
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1076              		.loc 1 531 1 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1081              		.loc 1 532 5 view .LVU247
 1082              		.loc 1 532 31 is_stmt 0 view .LVU248
 1083 0000 4369     		ldr	r3, [r0, #20]
 1084 0002 0B43     		orrs	r3, r3, r1
 1085 0004 4361     		str	r3, [r0, #20]
 533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1086              		.loc 1 533 1 view .LVU249
 1087 0006 7047     		bx	lr
 1088              		.cfi_endproc
 1089              	.LFE140:
 1091              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1092              		.align	1
 1093              		.global	timer_break_struct_para_init
 1094              		.syntax unified
 1095              		.thumb
 1096              		.thumb_func
 1098              	timer_break_struct_para_init:
 1099              	.LVL83:
 1100              	.LFB141:
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER break parameter struct
 537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct *breakpara)
ARM GAS  /tmp/ccaL9LLd.s 			page 30


 542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1101              		.loc 1 542 1 is_stmt 1 view -0
 1102              		.cfi_startproc
 1103              		@ args = 0, pretend = 0, frame = 0
 1104              		@ frame_needed = 0, uses_anonymous_args = 0
 1105              		@ link register save eliminated.
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* initialize the break parameter struct member with the default value */
 544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1106              		.loc 1 544 5 view .LVU251
 1107              		.loc 1 544 32 is_stmt 0 view .LVU252
 1108 0000 0023     		movs	r3, #0
 1109 0002 0380     		strh	r3, [r0]	@ movhi
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1110              		.loc 1 545 5 is_stmt 1 view .LVU253
 1111              		.loc 1 545 32 is_stmt 0 view .LVU254
 1112 0004 4380     		strh	r3, [r0, #2]	@ movhi
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->deadtime        = 0U;
 1113              		.loc 1 546 5 is_stmt 1 view .LVU255
 1114              		.loc 1 546 32 is_stmt 0 view .LVU256
 1115 0006 8380     		strh	r3, [r0, #4]	@ movhi
 547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1116              		.loc 1 547 5 is_stmt 1 view .LVU257
 1117              		.loc 1 547 32 is_stmt 0 view .LVU258
 1118 0008 C380     		strh	r3, [r0, #6]	@ movhi
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1119              		.loc 1 548 5 is_stmt 1 view .LVU259
 1120              		.loc 1 548 32 is_stmt 0 view .LVU260
 1121 000a 0381     		strh	r3, [r0, #8]	@ movhi
 549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1122              		.loc 1 549 5 is_stmt 1 view .LVU261
 1123              		.loc 1 549 32 is_stmt 0 view .LVU262
 1124 000c 4381     		strh	r3, [r0, #10]	@ movhi
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1125              		.loc 1 550 5 is_stmt 1 view .LVU263
 1126              		.loc 1 550 32 is_stmt 0 view .LVU264
 1127 000e 8381     		strh	r3, [r0, #12]	@ movhi
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1128              		.loc 1 551 1 view .LVU265
 1129 0010 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE141:
 1133              		.section	.text.timer_break_config,"ax",%progbits
 1134              		.align	1
 1135              		.global	timer_break_config
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1140              	timer_break_config:
 1141              	.LVL84:
 1142              	.LFB142:
 552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER break function
 555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
ARM GAS  /tmp/ccaL9LLd.s 			page 31


 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 deadtime: 0~255
 560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct *breakpara)
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1143              		.loc 1 568 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		.loc 1 568 1 is_stmt 0 view .LVU267
 1148 0000 70B5     		push	{r4, r5, r6, lr}
 1149              	.LCFI1:
 1150              		.cfi_def_cfa_offset 16
 1151              		.cfi_offset 4, -16
 1152              		.cfi_offset 5, -12
 1153              		.cfi_offset 6, -8
 1154              		.cfi_offset 14, -4
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1155              		.loc 1 569 5 is_stmt 1 view .LVU268
 1156              		.loc 1 569 64 is_stmt 0 view .LVU269
 1157 0002 0D88     		ldrh	r5, [r1]
 570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1158              		.loc 1 570 64 view .LVU270
 1159 0004 4E88     		ldrh	r6, [r1, #2]
 571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 1160              		.loc 1 571 64 view .LVU271
 1161 0006 8C88     		ldrh	r4, [r1, #4]
 572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 1162              		.loc 1 572 64 view .LVU272
 1163 0008 B1F806E0 		ldrh	lr, [r1, #6]
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1164              		.loc 1 573 64 view .LVU273
 1165 000c B1F808C0 		ldrh	ip, [r1, #8]
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 1166              		.loc 1 574 64 view .LVU274
 1167 0010 4A89     		ldrh	r2, [r1, #10]
 575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1168              		.loc 1 575 64 view .LVU275
 1169 0012 8B89     		ldrh	r3, [r1, #12]
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1170              		.loc 1 569 32 view .LVU276
 1171 0014 45EA0601 		orr	r1, r5, r6
 1172              	.LVL85:
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1173              		.loc 1 569 32 view .LVU277
 1174 0018 2143     		orrs	r1, r1, r4
 1175 001a 4EEA0101 		orr	r1, lr, r1
 1176 001e 4CEA0101 		orr	r1, ip, r1
 1177 0022 0A43     		orrs	r2, r2, r1
 1178 0024 1343     		orrs	r3, r3, r2
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1179              		.loc 1 569 30 view .LVU278
ARM GAS  /tmp/ccaL9LLd.s 			page 32


 1180 0026 4364     		str	r3, [r0, #68]
 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1181              		.loc 1 576 1 view .LVU279
 1182 0028 70BD     		pop	{r4, r5, r6, pc}
 1183              		.cfi_endproc
 1184              	.LFE142:
 1186              		.section	.text.timer_break_enable,"ax",%progbits
 1187              		.align	1
 1188              		.global	timer_break_enable
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1193              	timer_break_enable:
 1194              	.LVL86:
 1195              	.LFB143:
 577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable TIMER break function
 580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_break_enable(uint32_t timer_periph)
 585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1196              		.loc 1 585 1 is_stmt 1 view -0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
 1199              		@ frame_needed = 0, uses_anonymous_args = 0
 1200              		@ link register save eliminated.
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1201              		.loc 1 586 5 view .LVU281
 1202              		.loc 1 586 30 is_stmt 0 view .LVU282
 1203 0000 436C     		ldr	r3, [r0, #68]
 1204 0002 43F48053 		orr	r3, r3, #4096
 1205 0006 4364     		str	r3, [r0, #68]
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1206              		.loc 1 587 1 view .LVU283
 1207 0008 7047     		bx	lr
 1208              		.cfi_endproc
 1209              	.LFE143:
 1211              		.section	.text.timer_break_disable,"ax",%progbits
 1212              		.align	1
 1213              		.global	timer_break_disable
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	timer_break_disable:
 1219              	.LVL87:
 1220              	.LFB144:
 588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable TIMER break function
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_break_disable(uint32_t timer_periph)
ARM GAS  /tmp/ccaL9LLd.s 			page 33


 596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1221              		.loc 1 596 1 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225              		@ link register save eliminated.
 597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1226              		.loc 1 597 5 view .LVU285
 1227              		.loc 1 597 30 is_stmt 0 view .LVU286
 1228 0000 436C     		ldr	r3, [r0, #68]
 1229 0002 23F48053 		bic	r3, r3, #4096
 1230 0006 4364     		str	r3, [r0, #68]
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1231              		.loc 1 598 1 view .LVU287
 1232 0008 7047     		bx	lr
 1233              		.cfi_endproc
 1234              	.LFE144:
 1236              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1237              		.align	1
 1238              		.global	timer_automatic_output_enable
 1239              		.syntax unified
 1240              		.thumb
 1241              		.thumb_func
 1243              	timer_automatic_output_enable:
 1244              	.LVL88:
 1245              	.LFB145:
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable TIMER output automatic function
 602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1246              		.loc 1 607 1 is_stmt 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250              		@ link register save eliminated.
 608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1251              		.loc 1 608 5 view .LVU289
 1252              		.loc 1 608 30 is_stmt 0 view .LVU290
 1253 0000 436C     		ldr	r3, [r0, #68]
 1254 0002 43F48043 		orr	r3, r3, #16384
 1255 0006 4364     		str	r3, [r0, #68]
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1256              		.loc 1 609 1 view .LVU291
 1257 0008 7047     		bx	lr
 1258              		.cfi_endproc
 1259              	.LFE145:
 1261              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1262              		.align	1
 1263              		.global	timer_automatic_output_disable
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
ARM GAS  /tmp/ccaL9LLd.s 			page 34


 1268              	timer_automatic_output_disable:
 1269              	.LVL89:
 1270              	.LFB146:
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable TIMER output automatic function
 613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1271              		.loc 1 618 1 is_stmt 1 view -0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 0
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
 1275              		@ link register save eliminated.
 619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1276              		.loc 1 619 5 view .LVU293
 1277              		.loc 1 619 30 is_stmt 0 view .LVU294
 1278 0000 436C     		ldr	r3, [r0, #68]
 1279 0002 23F48043 		bic	r3, r3, #16384
 1280 0006 4364     		str	r3, [r0, #68]
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1281              		.loc 1 620 1 view .LVU295
 1282 0008 7047     		bx	lr
 1283              		.cfi_endproc
 1284              	.LFE146:
 1286              		.section	.text.timer_primary_output_config,"ax",%progbits
 1287              		.align	1
 1288              		.global	timer_primary_output_config
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1293              	timer_primary_output_config:
 1294              	.LVL90:
 1295              	.LFB147:
 621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER primary output function
 624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1296              		.loc 1 630 1 is_stmt 1 view -0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1301              		.loc 1 631 5 view .LVU297
 1302              		.loc 1 631 7 is_stmt 0 view .LVU298
 1303 0000 0129     		cmp	r1, #1
 1304 0002 04D0     		beq	.L79
ARM GAS  /tmp/ccaL9LLd.s 			page 35


 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1305              		.loc 1 634 9 is_stmt 1 view .LVU299
 1306              		.loc 1 634 34 is_stmt 0 view .LVU300
 1307 0004 436C     		ldr	r3, [r0, #68]
 1308 0006 23F40043 		bic	r3, r3, #32768
 1309 000a 4364     		str	r3, [r0, #68]
 635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1310              		.loc 1 636 1 view .LVU301
 1311 000c 7047     		bx	lr
 1312              	.L79:
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1313              		.loc 1 632 9 is_stmt 1 view .LVU302
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1314              		.loc 1 632 34 is_stmt 0 view .LVU303
 1315 000e 436C     		ldr	r3, [r0, #68]
 1316 0010 43F40043 		orr	r3, r3, #32768
 1317 0014 4364     		str	r3, [r0, #68]
 1318 0016 7047     		bx	lr
 1319              		.cfi_endproc
 1320              	.LFE147:
 1322              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1323              		.align	1
 1324              		.global	timer_channel_control_shadow_config
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	timer_channel_control_shadow_config:
 1330              	.LVL91:
 1331              	.LFB148:
 637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1332              		.loc 1 646 1 is_stmt 1 view -0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              		@ link register save eliminated.
 647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1337              		.loc 1 647 5 view .LVU305
 1338              		.loc 1 647 7 is_stmt 0 view .LVU306
 1339 0000 0129     		cmp	r1, #1
 1340 0002 04D0     		beq	.L83
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1341              		.loc 1 650 9 is_stmt 1 view .LVU307
 1342              		.loc 1 650 34 is_stmt 0 view .LVU308
ARM GAS  /tmp/ccaL9LLd.s 			page 36


 1343 0004 4368     		ldr	r3, [r0, #4]
 1344 0006 23F00103 		bic	r3, r3, #1
 1345 000a 4360     		str	r3, [r0, #4]
 651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1346              		.loc 1 652 1 view .LVU309
 1347 000c 7047     		bx	lr
 1348              	.L83:
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1349              		.loc 1 648 9 is_stmt 1 view .LVU310
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1350              		.loc 1 648 34 is_stmt 0 view .LVU311
 1351 000e 4368     		ldr	r3, [r0, #4]
 1352 0010 43F00103 		orr	r3, r3, #1
 1353 0014 4360     		str	r3, [r0, #4]
 1354 0016 7047     		bx	lr
 1355              		.cfi_endproc
 1356              	.LFE148:
 1358              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1359              		.align	1
 1360              		.global	timer_channel_control_shadow_update_config
 1361              		.syntax unified
 1362              		.thumb
 1363              		.thumb_func
 1365              	timer_channel_control_shadow_update_config:
 1366              	.LVL92:
 1367              	.LFB149:
 653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel control shadow register update control
 656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1368              		.loc 1 665 1 is_stmt 1 view -0
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 0
 1371              		@ frame_needed = 0, uses_anonymous_args = 0
 1372              		@ link register save eliminated.
 666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl) {
 1373              		.loc 1 666 5 view .LVU313
 1374              		.loc 1 666 7 is_stmt 0 view .LVU314
 1375 0000 21B9     		cbnz	r1, .L85
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1376              		.loc 1 667 9 is_stmt 1 view .LVU315
 1377              		.loc 1 667 34 is_stmt 0 view .LVU316
 1378 0002 4368     		ldr	r3, [r0, #4]
 1379 0004 23F00403 		bic	r3, r3, #4
 1380 0008 4360     		str	r3, [r0, #4]
 1381 000a 7047     		bx	lr
 1382              	.L85:
ARM GAS  /tmp/ccaL9LLd.s 			page 37


 668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 1383              		.loc 1 668 12 is_stmt 1 view .LVU317
 1384              		.loc 1 668 14 is_stmt 0 view .LVU318
 1385 000c 0129     		cmp	r1, #1
 1386 000e 00D0     		beq	.L87
 1387              	.L84:
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1388              		.loc 1 673 1 view .LVU319
 1389 0010 7047     		bx	lr
 1390              	.L87:
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1391              		.loc 1 669 9 is_stmt 1 view .LVU320
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1392              		.loc 1 669 34 is_stmt 0 view .LVU321
 1393 0012 4368     		ldr	r3, [r0, #4]
 1394 0014 43F00403 		orr	r3, r3, #4
 1395 0018 4360     		str	r3, [r0, #4]
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1396              		.loc 1 672 5 is_stmt 1 view .LVU322
 1397              		.loc 1 673 1 is_stmt 0 view .LVU323
 1398 001a F9E7     		b	.L84
 1399              		.cfi_endproc
 1400              	.LFE149:
 1402              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1403              		.align	1
 1404              		.global	timer_channel_output_struct_para_init
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1409              	timer_channel_output_struct_para_init:
 1410              	.LVL93:
 1411              	.LFB150:
 674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct *ocpara)
 682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1412              		.loc 1 682 1 is_stmt 1 view -0
 1413              		.cfi_startproc
 1414              		@ args = 0, pretend = 0, frame = 0
 1415              		@ frame_needed = 0, uses_anonymous_args = 0
 1416              		@ link register save eliminated.
 683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1417              		.loc 1 684 5 view .LVU325
 1418              		.loc 1 684 26 is_stmt 0 view .LVU326
 1419 0000 0023     		movs	r3, #0
 1420 0002 0380     		strh	r3, [r0]	@ movhi
 685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
ARM GAS  /tmp/ccaL9LLd.s 			page 38


 1421              		.loc 1 685 5 is_stmt 1 view .LVU327
 1422              		.loc 1 685 26 is_stmt 0 view .LVU328
 1423 0004 4380     		strh	r3, [r0, #2]	@ movhi
 686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1424              		.loc 1 686 5 is_stmt 1 view .LVU329
 1425              		.loc 1 686 26 is_stmt 0 view .LVU330
 1426 0006 8380     		strh	r3, [r0, #4]	@ movhi
 687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1427              		.loc 1 687 5 is_stmt 1 view .LVU331
 1428              		.loc 1 687 26 is_stmt 0 view .LVU332
 1429 0008 C380     		strh	r3, [r0, #6]	@ movhi
 688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1430              		.loc 1 688 5 is_stmt 1 view .LVU333
 1431              		.loc 1 688 26 is_stmt 0 view .LVU334
 1432 000a 0381     		strh	r3, [r0, #8]	@ movhi
 689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1433              		.loc 1 689 5 is_stmt 1 view .LVU335
 1434              		.loc 1 689 26 is_stmt 0 view .LVU336
 1435 000c 4381     		strh	r3, [r0, #10]	@ movhi
 690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1436              		.loc 1 690 1 view .LVU337
 1437 000e 7047     		bx	lr
 1438              		.cfi_endproc
 1439              	.LFE150:
 1441              		.section	.text.timer_channel_output_config,"ax",%progbits
 1442              		.align	1
 1443              		.global	timer_channel_output_config
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1448              	timer_channel_output_config:
 1449              	.LVL94:
 1450              	.LFB151:
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output function
 694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1451              		.loc 1 712 1 is_stmt 1 view -0
 1452              		.cfi_startproc
ARM GAS  /tmp/ccaL9LLd.s 			page 39


 1453              		@ args = 0, pretend = 0, frame = 0
 1454              		@ frame_needed = 0, uses_anonymous_args = 0
 1455              		@ link register save eliminated.
 713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 1456              		.loc 1 713 5 view .LVU339
 1457 0000 0329     		cmp	r1, #3
 1458 0002 00F2EE80 		bhi	.L89
 1459 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1460              	.L92:
 1461 000a 0400     		.2byte	(.L95-.L92)/2
 1462 000c 4100     		.2byte	(.L94-.L92)/2
 1463 000e 8400     		.2byte	(.L93-.L92)/2
 1464 0010 C600     		.2byte	(.L91-.L92)/2
 1465              		.p2align 1
 1466              	.L95:
 714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1467              		.loc 1 717 9 view .LVU340
 1468              		.loc 1 717 36 is_stmt 0 view .LVU341
 1469 0012 036A     		ldr	r3, [r0, #32]
 1470 0014 23F00103 		bic	r3, r3, #1
 1471 0018 0362     		str	r3, [r0, #32]
 718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1472              		.loc 1 718 9 is_stmt 1 view .LVU342
 1473              		.loc 1 718 36 is_stmt 0 view .LVU343
 1474 001a 8369     		ldr	r3, [r0, #24]
 1475 001c 23F00303 		bic	r3, r3, #3
 1476 0020 8361     		str	r3, [r0, #24]
 719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1477              		.loc 1 720 9 is_stmt 1 view .LVU344
 1478              		.loc 1 720 36 is_stmt 0 view .LVU345
 1479 0022 036A     		ldr	r3, [r0, #32]
 1480              		.loc 1 720 55 view .LVU346
 1481 0024 1188     		ldrh	r1, [r2]
 1482              	.LVL95:
 1483              		.loc 1 720 36 view .LVU347
 1484 0026 0B43     		orrs	r3, r3, r1
 1485 0028 0362     		str	r3, [r0, #32]
 721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P bit */
 722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1486              		.loc 1 722 9 is_stmt 1 view .LVU348
 1487              		.loc 1 722 36 is_stmt 0 view .LVU349
 1488 002a 036A     		ldr	r3, [r0, #32]
 1489 002c 23F00203 		bic	r3, r3, #2
 1490 0030 0362     		str	r3, [r0, #32]
 723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0P bit */
 724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1491              		.loc 1 724 9 is_stmt 1 view .LVU350
 1492              		.loc 1 724 36 is_stmt 0 view .LVU351
 1493 0032 036A     		ldr	r3, [r0, #32]
 1494              		.loc 1 724 55 view .LVU352
 1495 0034 9188     		ldrh	r1, [r2, #4]
 1496              		.loc 1 724 36 view .LVU353
 1497 0036 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccaL9LLd.s 			page 40


 1498 0038 0362     		str	r3, [r0, #32]
 725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1499              		.loc 1 726 9 is_stmt 1 view .LVU354
 1500              		.loc 1 726 11 is_stmt 0 view .LVU355
 1501 003a 6A4B     		ldr	r3, .L100
 1502 003c 9842     		cmp	r0, r3
 1503 003e 04D0     		beq	.L96
 1504              		.loc 1 726 37 discriminator 1 view .LVU356
 1505 0040 03F58063 		add	r3, r3, #1024
 1506 0044 9842     		cmp	r0, r3
 1507 0046 40F0CC80 		bne	.L89
 1508              	.L96:
 727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the CH0NEN bit */
 728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1509              		.loc 1 728 13 is_stmt 1 view .LVU357
 1510              		.loc 1 728 40 is_stmt 0 view .LVU358
 1511 004a 036A     		ldr	r3, [r0, #32]
 1512 004c 23F00403 		bic	r3, r3, #4
 1513 0050 0362     		str	r3, [r0, #32]
 729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1514              		.loc 1 730 13 is_stmt 1 view .LVU359
 1515              		.loc 1 730 40 is_stmt 0 view .LVU360
 1516 0052 036A     		ldr	r3, [r0, #32]
 1517              		.loc 1 730 59 view .LVU361
 1518 0054 5188     		ldrh	r1, [r2, #2]
 1519              		.loc 1 730 40 view .LVU362
 1520 0056 0B43     		orrs	r3, r3, r1
 1521 0058 0362     		str	r3, [r0, #32]
 731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1522              		.loc 1 732 13 is_stmt 1 view .LVU363
 1523              		.loc 1 732 40 is_stmt 0 view .LVU364
 1524 005a 036A     		ldr	r3, [r0, #32]
 1525 005c 23F00803 		bic	r3, r3, #8
 1526 0060 0362     		str	r3, [r0, #32]
 733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the CH0NP bit */
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1527              		.loc 1 734 13 is_stmt 1 view .LVU365
 1528              		.loc 1 734 40 is_stmt 0 view .LVU366
 1529 0062 036A     		ldr	r3, [r0, #32]
 1530              		.loc 1 734 59 view .LVU367
 1531 0064 D188     		ldrh	r1, [r2, #6]
 1532              		.loc 1 734 40 view .LVU368
 1533 0066 0B43     		orrs	r3, r3, r1
 1534 0068 0362     		str	r3, [r0, #32]
 735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1535              		.loc 1 736 13 is_stmt 1 view .LVU369
 1536              		.loc 1 736 38 is_stmt 0 view .LVU370
 1537 006a 4368     		ldr	r3, [r0, #4]
 1538 006c 23F48073 		bic	r3, r3, #256
 1539 0070 4360     		str	r3, [r0, #4]
 737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO0 bit */
 738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1540              		.loc 1 738 13 is_stmt 1 view .LVU371
ARM GAS  /tmp/ccaL9LLd.s 			page 41


 1541              		.loc 1 738 38 is_stmt 0 view .LVU372
 1542 0072 4368     		ldr	r3, [r0, #4]
 1543              		.loc 1 738 57 view .LVU373
 1544 0074 1189     		ldrh	r1, [r2, #8]
 1545              		.loc 1 738 38 view .LVU374
 1546 0076 0B43     		orrs	r3, r3, r1
 1547 0078 4360     		str	r3, [r0, #4]
 739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1548              		.loc 1 740 13 is_stmt 1 view .LVU375
 1549              		.loc 1 740 38 is_stmt 0 view .LVU376
 1550 007a 4368     		ldr	r3, [r0, #4]
 1551 007c 23F40073 		bic	r3, r3, #512
 1552 0080 4360     		str	r3, [r0, #4]
 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO0N bit */
 742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1553              		.loc 1 742 13 is_stmt 1 view .LVU377
 1554              		.loc 1 742 38 is_stmt 0 view .LVU378
 1555 0082 4368     		ldr	r3, [r0, #4]
 1556              		.loc 1 742 57 view .LVU379
 1557 0084 5289     		ldrh	r2, [r2, #10]
 1558              	.LVL96:
 1559              		.loc 1 742 38 view .LVU380
 1560 0086 1343     		orrs	r3, r3, r2
 1561 0088 4360     		str	r3, [r0, #4]
 1562 008a 7047     		bx	lr
 1563              	.LVL97:
 1564              	.L94:
 743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         }
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
 748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1565              		.loc 1 748 9 is_stmt 1 view .LVU381
 1566              		.loc 1 748 36 is_stmt 0 view .LVU382
 1567 008c 036A     		ldr	r3, [r0, #32]
 1568 008e 23F01003 		bic	r3, r3, #16
 1569 0092 0362     		str	r3, [r0, #32]
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1570              		.loc 1 749 9 is_stmt 1 view .LVU383
 1571              		.loc 1 749 36 is_stmt 0 view .LVU384
 1572 0094 8369     		ldr	r3, [r0, #24]
 1573 0096 23F44073 		bic	r3, r3, #768
 1574 009a 8361     		str	r3, [r0, #24]
 750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 1575              		.loc 1 751 9 is_stmt 1 view .LVU385
 1576              		.loc 1 751 36 is_stmt 0 view .LVU386
 1577 009c 036A     		ldr	r3, [r0, #32]
 1578              		.loc 1 751 66 view .LVU387
 1579 009e 1188     		ldrh	r1, [r2]
 1580              	.LVL98:
 1581              		.loc 1 751 36 view .LVU388
 1582 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 1583 00a4 0362     		str	r3, [r0, #32]
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1P bit */
ARM GAS  /tmp/ccaL9LLd.s 			page 42


 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1584              		.loc 1 753 9 is_stmt 1 view .LVU389
 1585              		.loc 1 753 36 is_stmt 0 view .LVU390
 1586 00a6 036A     		ldr	r3, [r0, #32]
 1587 00a8 23F02003 		bic	r3, r3, #32
 1588 00ac 0362     		str	r3, [r0, #32]
 754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1P bit */
 755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1589              		.loc 1 755 9 is_stmt 1 view .LVU391
 1590              		.loc 1 755 36 is_stmt 0 view .LVU392
 1591 00ae 036A     		ldr	r3, [r0, #32]
 1592              		.loc 1 755 67 view .LVU393
 1593 00b0 9188     		ldrh	r1, [r2, #4]
 1594              		.loc 1 755 36 view .LVU394
 1595 00b2 43EA0113 		orr	r3, r3, r1, lsl #4
 1596 00b6 0362     		str	r3, [r0, #32]
 756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1597              		.loc 1 757 9 is_stmt 1 view .LVU395
 1598              		.loc 1 757 11 is_stmt 0 view .LVU396
 1599 00b8 4A4B     		ldr	r3, .L100
 1600 00ba 9842     		cmp	r0, r3
 1601 00bc 04D0     		beq	.L97
 1602              		.loc 1 757 37 discriminator 1 view .LVU397
 1603 00be 03F58063 		add	r3, r3, #1024
 1604 00c2 9842     		cmp	r0, r3
 1605 00c4 40F08D80 		bne	.L89
 1606              	.L97:
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1607              		.loc 1 759 13 is_stmt 1 view .LVU398
 1608              		.loc 1 759 40 is_stmt 0 view .LVU399
 1609 00c8 036A     		ldr	r3, [r0, #32]
 1610 00ca 23F04003 		bic	r3, r3, #64
 1611 00ce 0362     		str	r3, [r0, #32]
 760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 1612              		.loc 1 761 13 is_stmt 1 view .LVU400
 1613              		.loc 1 761 40 is_stmt 0 view .LVU401
 1614 00d0 036A     		ldr	r3, [r0, #32]
 1615              		.loc 1 761 71 view .LVU402
 1616 00d2 5188     		ldrh	r1, [r2, #2]
 1617              		.loc 1 761 40 view .LVU403
 1618 00d4 43EA0113 		orr	r3, r3, r1, lsl #4
 1619 00d8 0362     		str	r3, [r0, #32]
 762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1620              		.loc 1 763 13 is_stmt 1 view .LVU404
 1621              		.loc 1 763 40 is_stmt 0 view .LVU405
 1622 00da 036A     		ldr	r3, [r0, #32]
 1623 00dc 23F08003 		bic	r3, r3, #128
 1624 00e0 0362     		str	r3, [r0, #32]
 764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 1625              		.loc 1 765 13 is_stmt 1 view .LVU406
 1626              		.loc 1 765 40 is_stmt 0 view .LVU407
 1627 00e2 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccaL9LLd.s 			page 43


 1628              		.loc 1 765 71 view .LVU408
 1629 00e4 D188     		ldrh	r1, [r2, #6]
 1630              		.loc 1 765 40 view .LVU409
 1631 00e6 43EA0113 		orr	r3, r3, r1, lsl #4
 1632 00ea 0362     		str	r3, [r0, #32]
 766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1633              		.loc 1 767 13 is_stmt 1 view .LVU410
 1634              		.loc 1 767 38 is_stmt 0 view .LVU411
 1635 00ec 4368     		ldr	r3, [r0, #4]
 1636 00ee 23F48063 		bic	r3, r3, #1024
 1637 00f2 4360     		str	r3, [r0, #4]
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 1638              		.loc 1 769 13 is_stmt 1 view .LVU412
 1639              		.loc 1 769 38 is_stmt 0 view .LVU413
 1640 00f4 4368     		ldr	r3, [r0, #4]
 1641              		.loc 1 769 69 view .LVU414
 1642 00f6 1189     		ldrh	r1, [r2, #8]
 1643              		.loc 1 769 38 view .LVU415
 1644 00f8 43EA8103 		orr	r3, r3, r1, lsl #2
 1645 00fc 4360     		str	r3, [r0, #4]
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1646              		.loc 1 771 13 is_stmt 1 view .LVU416
 1647              		.loc 1 771 38 is_stmt 0 view .LVU417
 1648 00fe 4368     		ldr	r3, [r0, #4]
 1649 0100 23F40063 		bic	r3, r3, #2048
 1650 0104 4360     		str	r3, [r0, #4]
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 1651              		.loc 1 773 13 is_stmt 1 view .LVU418
 1652              		.loc 1 773 38 is_stmt 0 view .LVU419
 1653 0106 4368     		ldr	r3, [r0, #4]
 1654              		.loc 1 773 69 view .LVU420
 1655 0108 5289     		ldrh	r2, [r2, #10]
 1656              	.LVL99:
 1657              		.loc 1 773 38 view .LVU421
 1658 010a 43EA8203 		orr	r3, r3, r2, lsl #2
 1659 010e 4360     		str	r3, [r0, #4]
 1660 0110 7047     		bx	lr
 1661              	.LVL100:
 1662              	.L93:
 774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         }
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
 779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 1663              		.loc 1 779 9 is_stmt 1 view .LVU422
 1664              		.loc 1 779 36 is_stmt 0 view .LVU423
 1665 0112 036A     		ldr	r3, [r0, #32]
 1666 0114 23F48073 		bic	r3, r3, #256
 1667 0118 0362     		str	r3, [r0, #32]
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1668              		.loc 1 780 9 is_stmt 1 view .LVU424
 1669              		.loc 1 780 36 is_stmt 0 view .LVU425
ARM GAS  /tmp/ccaL9LLd.s 			page 44


 1670 011a C369     		ldr	r3, [r0, #28]
 1671 011c 23F00303 		bic	r3, r3, #3
 1672 0120 C361     		str	r3, [r0, #28]
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 1673              		.loc 1 782 9 is_stmt 1 view .LVU426
 1674              		.loc 1 782 36 is_stmt 0 view .LVU427
 1675 0122 036A     		ldr	r3, [r0, #32]
 1676              		.loc 1 782 66 view .LVU428
 1677 0124 1188     		ldrh	r1, [r2]
 1678              	.LVL101:
 1679              		.loc 1 782 36 view .LVU429
 1680 0126 43EA0123 		orr	r3, r3, r1, lsl #8
 1681 012a 0362     		str	r3, [r0, #32]
 783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1682              		.loc 1 784 9 is_stmt 1 view .LVU430
 1683              		.loc 1 784 36 is_stmt 0 view .LVU431
 1684 012c 036A     		ldr	r3, [r0, #32]
 1685 012e 23F40073 		bic	r3, r3, #512
 1686 0132 0362     		str	r3, [r0, #32]
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH2P bit */
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 1687              		.loc 1 786 9 is_stmt 1 view .LVU432
 1688              		.loc 1 786 36 is_stmt 0 view .LVU433
 1689 0134 036A     		ldr	r3, [r0, #32]
 1690              		.loc 1 786 67 view .LVU434
 1691 0136 9188     		ldrh	r1, [r2, #4]
 1692              		.loc 1 786 36 view .LVU435
 1693 0138 43EA0123 		orr	r3, r3, r1, lsl #8
 1694 013c 0362     		str	r3, [r0, #32]
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1695              		.loc 1 788 9 is_stmt 1 view .LVU436
 1696              		.loc 1 788 11 is_stmt 0 view .LVU437
 1697 013e 294B     		ldr	r3, .L100
 1698 0140 9842     		cmp	r0, r3
 1699 0142 03D0     		beq	.L98
 1700              		.loc 1 788 37 discriminator 1 view .LVU438
 1701 0144 03F58063 		add	r3, r3, #1024
 1702 0148 9842     		cmp	r0, r3
 1703 014a 4AD1     		bne	.L89
 1704              	.L98:
 789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1705              		.loc 1 790 13 is_stmt 1 view .LVU439
 1706              		.loc 1 790 40 is_stmt 0 view .LVU440
 1707 014c 036A     		ldr	r3, [r0, #32]
 1708 014e 23F48063 		bic	r3, r3, #1024
 1709 0152 0362     		str	r3, [r0, #32]
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 1710              		.loc 1 792 13 is_stmt 1 view .LVU441
 1711              		.loc 1 792 40 is_stmt 0 view .LVU442
 1712 0154 036A     		ldr	r3, [r0, #32]
 1713              		.loc 1 792 71 view .LVU443
 1714 0156 5188     		ldrh	r1, [r2, #2]
ARM GAS  /tmp/ccaL9LLd.s 			page 45


 1715              		.loc 1 792 40 view .LVU444
 1716 0158 43EA0123 		orr	r3, r3, r1, lsl #8
 1717 015c 0362     		str	r3, [r0, #32]
 793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1718              		.loc 1 794 13 is_stmt 1 view .LVU445
 1719              		.loc 1 794 40 is_stmt 0 view .LVU446
 1720 015e 036A     		ldr	r3, [r0, #32]
 1721 0160 23F40063 		bic	r3, r3, #2048
 1722 0164 0362     		str	r3, [r0, #32]
 795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 1723              		.loc 1 796 13 is_stmt 1 view .LVU447
 1724              		.loc 1 796 40 is_stmt 0 view .LVU448
 1725 0166 036A     		ldr	r3, [r0, #32]
 1726              		.loc 1 796 71 view .LVU449
 1727 0168 D188     		ldrh	r1, [r2, #6]
 1728              		.loc 1 796 40 view .LVU450
 1729 016a 43EA0123 		orr	r3, r3, r1, lsl #8
 1730 016e 0362     		str	r3, [r0, #32]
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1731              		.loc 1 798 13 is_stmt 1 view .LVU451
 1732              		.loc 1 798 38 is_stmt 0 view .LVU452
 1733 0170 4368     		ldr	r3, [r0, #4]
 1734 0172 23F48053 		bic	r3, r3, #4096
 1735 0176 4360     		str	r3, [r0, #4]
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 1736              		.loc 1 800 13 is_stmt 1 view .LVU453
 1737              		.loc 1 800 38 is_stmt 0 view .LVU454
 1738 0178 4368     		ldr	r3, [r0, #4]
 1739              		.loc 1 800 69 view .LVU455
 1740 017a 1189     		ldrh	r1, [r2, #8]
 1741              		.loc 1 800 38 view .LVU456
 1742 017c 43EA0113 		orr	r3, r3, r1, lsl #4
 1743 0180 4360     		str	r3, [r0, #4]
 801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1744              		.loc 1 802 13 is_stmt 1 view .LVU457
 1745              		.loc 1 802 38 is_stmt 0 view .LVU458
 1746 0182 4368     		ldr	r3, [r0, #4]
 1747 0184 23F40053 		bic	r3, r3, #8192
 1748 0188 4360     		str	r3, [r0, #4]
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 1749              		.loc 1 804 13 is_stmt 1 view .LVU459
 1750              		.loc 1 804 38 is_stmt 0 view .LVU460
 1751 018a 4368     		ldr	r3, [r0, #4]
 1752              		.loc 1 804 69 view .LVU461
 1753 018c 5289     		ldrh	r2, [r2, #10]
 1754              	.LVL102:
 1755              		.loc 1 804 38 view .LVU462
 1756 018e 43EA0213 		orr	r3, r3, r2, lsl #4
 1757 0192 4360     		str	r3, [r0, #4]
 1758 0194 7047     		bx	lr
 1759              	.LVL103:
ARM GAS  /tmp/ccaL9LLd.s 			page 46


 1760              	.L91:
 805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         }
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 1761              		.loc 1 810 9 is_stmt 1 view .LVU463
 1762              		.loc 1 810 36 is_stmt 0 view .LVU464
 1763 0196 036A     		ldr	r3, [r0, #32]
 1764 0198 23F48053 		bic	r3, r3, #4096
 1765 019c 0362     		str	r3, [r0, #32]
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1766              		.loc 1 811 9 is_stmt 1 view .LVU465
 1767              		.loc 1 811 36 is_stmt 0 view .LVU466
 1768 019e C369     		ldr	r3, [r0, #28]
 1769 01a0 23F44073 		bic	r3, r3, #768
 1770 01a4 C361     		str	r3, [r0, #28]
 812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 1771              		.loc 1 813 9 is_stmt 1 view .LVU467
 1772              		.loc 1 813 36 is_stmt 0 view .LVU468
 1773 01a6 036A     		ldr	r3, [r0, #32]
 1774              		.loc 1 813 66 view .LVU469
 1775 01a8 1188     		ldrh	r1, [r2]
 1776              	.LVL104:
 1777              		.loc 1 813 36 view .LVU470
 1778 01aa 43EA0133 		orr	r3, r3, r1, lsl #12
 1779 01ae 0362     		str	r3, [r0, #32]
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1780              		.loc 1 815 9 is_stmt 1 view .LVU471
 1781              		.loc 1 815 36 is_stmt 0 view .LVU472
 1782 01b0 036A     		ldr	r3, [r0, #32]
 1783 01b2 23F40053 		bic	r3, r3, #8192
 1784 01b6 0362     		str	r3, [r0, #32]
 816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH3P bit */
 817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 1785              		.loc 1 817 9 is_stmt 1 view .LVU473
 1786              		.loc 1 817 36 is_stmt 0 view .LVU474
 1787 01b8 036A     		ldr	r3, [r0, #32]
 1788              		.loc 1 817 67 view .LVU475
 1789 01ba 9188     		ldrh	r1, [r2, #4]
 1790              		.loc 1 817 36 view .LVU476
 1791 01bc 43EA0133 		orr	r3, r3, r1, lsl #12
 1792 01c0 0362     		str	r3, [r0, #32]
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1793              		.loc 1 819 9 is_stmt 1 view .LVU477
 1794              		.loc 1 819 11 is_stmt 0 view .LVU478
 1795 01c2 084B     		ldr	r3, .L100
 1796 01c4 9842     		cmp	r0, r3
 1797 01c6 03D0     		beq	.L99
 1798              		.loc 1 819 37 discriminator 1 view .LVU479
 1799 01c8 03F58063 		add	r3, r3, #1024
 1800 01cc 9842     		cmp	r0, r3
 1801 01ce 08D1     		bne	.L89
ARM GAS  /tmp/ccaL9LLd.s 			page 47


 1802              	.L99:
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 1803              		.loc 1 821 13 is_stmt 1 view .LVU480
 1804              		.loc 1 821 38 is_stmt 0 view .LVU481
 1805 01d0 4368     		ldr	r3, [r0, #4]
 1806 01d2 23F48043 		bic	r3, r3, #16384
 1807 01d6 4360     		str	r3, [r0, #4]
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 1808              		.loc 1 823 13 is_stmt 1 view .LVU482
 1809              		.loc 1 823 38 is_stmt 0 view .LVU483
 1810 01d8 4368     		ldr	r3, [r0, #4]
 1811              		.loc 1 823 69 view .LVU484
 1812 01da 1289     		ldrh	r2, [r2, #8]
 1813              	.LVL105:
 1814              		.loc 1 823 38 view .LVU485
 1815 01dc 43EA8213 		orr	r3, r3, r2, lsl #6
 1816 01e0 4360     		str	r3, [r0, #4]
 1817              	.L89:
 824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         }
 825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1818              		.loc 1 829 1 view .LVU486
 1819 01e2 7047     		bx	lr
 1820              	.L101:
 1821              		.align	2
 1822              	.L100:
 1823 01e4 00000140 		.word	1073807360
 1824              		.cfi_endproc
 1825              	.LFE151:
 1827              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1828              		.align	1
 1829              		.global	timer_channel_output_mode_config
 1830              		.syntax unified
 1831              		.thumb
 1832              		.thumb_func
 1834              	timer_channel_output_mode_config:
 1835              	.LVL106:
 1836              	.LFB152:
 830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output compare mode
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocmode: channel output compare mode
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
ARM GAS  /tmp/ccaL9LLd.s 			page 48


 844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1837              		.loc 1 854 1 is_stmt 1 view -0
 1838              		.cfi_startproc
 1839              		@ args = 0, pretend = 0, frame = 0
 1840              		@ frame_needed = 0, uses_anonymous_args = 0
 1841              		@ link register save eliminated.
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 1842              		.loc 1 855 5 view .LVU488
 1843 0000 0329     		cmp	r1, #3
 1844 0002 24D8     		bhi	.L102
 1845 0004 DFE801F0 		tbb	[pc, r1]
 1846              	.L105:
 1847 0008 02       		.byte	(.L108-.L105)/2
 1848 0009 0A       		.byte	(.L107-.L105)/2
 1849 000a 13       		.byte	(.L106-.L105)/2
 1850 000b 1B       		.byte	(.L104-.L105)/2
 1851              		.p2align 1
 1852              	.L108:
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1853              		.loc 1 858 9 view .LVU489
 1854              		.loc 1 858 36 is_stmt 0 view .LVU490
 1855 000c 8369     		ldr	r3, [r0, #24]
 1856 000e 23F07003 		bic	r3, r3, #112
 1857 0012 8361     		str	r3, [r0, #24]
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1858              		.loc 1 859 9 is_stmt 1 view .LVU491
 1859              		.loc 1 859 36 is_stmt 0 view .LVU492
 1860 0014 8369     		ldr	r3, [r0, #24]
 1861 0016 1A43     		orrs	r2, r2, r3
 1862              	.LVL107:
 1863              		.loc 1 859 36 view .LVU493
 1864 0018 8261     		str	r2, [r0, #24]
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1865              		.loc 1 860 9 is_stmt 1 view .LVU494
 1866 001a 7047     		bx	lr
 1867              	.LVL108:
 1868              	.L107:
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1869              		.loc 1 863 9 view .LVU495
 1870              		.loc 1 863 36 is_stmt 0 view .LVU496
 1871 001c 8369     		ldr	r3, [r0, #24]
 1872 001e 23F4E043 		bic	r3, r3, #28672
 1873 0022 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccaL9LLd.s 			page 49


 864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1874              		.loc 1 864 9 is_stmt 1 view .LVU497
 1875              		.loc 1 864 36 is_stmt 0 view .LVU498
 1876 0024 8369     		ldr	r3, [r0, #24]
 1877 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 1878              	.LVL109:
 1879              		.loc 1 864 36 view .LVU499
 1880 002a 8261     		str	r2, [r0, #24]
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1881              		.loc 1 865 9 is_stmt 1 view .LVU500
 1882 002c 7047     		bx	lr
 1883              	.LVL110:
 1884              	.L106:
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1885              		.loc 1 868 9 view .LVU501
 1886              		.loc 1 868 36 is_stmt 0 view .LVU502
 1887 002e C369     		ldr	r3, [r0, #28]
 1888 0030 23F07003 		bic	r3, r3, #112
 1889 0034 C361     		str	r3, [r0, #28]
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1890              		.loc 1 869 9 is_stmt 1 view .LVU503
 1891              		.loc 1 869 36 is_stmt 0 view .LVU504
 1892 0036 C369     		ldr	r3, [r0, #28]
 1893 0038 1A43     		orrs	r2, r2, r3
 1894              	.LVL111:
 1895              		.loc 1 869 36 view .LVU505
 1896 003a C261     		str	r2, [r0, #28]
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1897              		.loc 1 870 9 is_stmt 1 view .LVU506
 1898 003c 7047     		bx	lr
 1899              	.LVL112:
 1900              	.L104:
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1901              		.loc 1 873 9 view .LVU507
 1902              		.loc 1 873 36 is_stmt 0 view .LVU508
 1903 003e C369     		ldr	r3, [r0, #28]
 1904 0040 23F4E043 		bic	r3, r3, #28672
 1905 0044 C361     		str	r3, [r0, #28]
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1906              		.loc 1 874 9 is_stmt 1 view .LVU509
 1907              		.loc 1 874 36 is_stmt 0 view .LVU510
 1908 0046 C369     		ldr	r3, [r0, #28]
 1909 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 1910              	.LVL113:
 1911              		.loc 1 874 36 view .LVU511
 1912 004c C261     		str	r2, [r0, #28]
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1913              		.loc 1 875 9 is_stmt 1 view .LVU512
 1914              	.L102:
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
ARM GAS  /tmp/ccaL9LLd.s 			page 50


 1915              		.loc 1 879 1 is_stmt 0 view .LVU513
 1916 004e 7047     		bx	lr
 1917              		.cfi_endproc
 1918              	.LFE152:
 1920              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1921              		.align	1
 1922              		.global	timer_channel_output_pulse_value_config
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
 1927              	timer_channel_output_pulse_value_config:
 1928              	.LVL114:
 1929              	.LFB153:
 880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output pulse value
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1930              		.loc 1 895 1 is_stmt 1 view -0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 1935              		.loc 1 896 5 view .LVU515
 1936 0000 0329     		cmp	r1, #3
 1937 0002 0AD8     		bhi	.L109
 1938 0004 DFE801F0 		tbb	[pc, r1]
 1939              	.L112:
 1940 0008 02       		.byte	(.L115-.L112)/2
 1941 0009 04       		.byte	(.L114-.L112)/2
 1942 000a 06       		.byte	(.L113-.L112)/2
 1943 000b 08       		.byte	(.L111-.L112)/2
 1944              		.p2align 1
 1945              	.L115:
 897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1946              		.loc 1 899 9 view .LVU516
 1947              		.loc 1 899 35 is_stmt 0 view .LVU517
 1948 000c 4263     		str	r2, [r0, #52]
 900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1949              		.loc 1 900 9 is_stmt 1 view .LVU518
 1950 000e 7047     		bx	lr
 1951              	.L114:
 901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
ARM GAS  /tmp/ccaL9LLd.s 			page 51


 902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1952              		.loc 1 903 9 view .LVU519
 1953              		.loc 1 903 35 is_stmt 0 view .LVU520
 1954 0010 8263     		str	r2, [r0, #56]
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1955              		.loc 1 904 9 is_stmt 1 view .LVU521
 1956 0012 7047     		bx	lr
 1957              	.L113:
 905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 1958              		.loc 1 907 9 view .LVU522
 1959              		.loc 1 907 35 is_stmt 0 view .LVU523
 1960 0014 C263     		str	r2, [r0, #60]
 908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1961              		.loc 1 908 9 is_stmt 1 view .LVU524
 1962 0016 7047     		bx	lr
 1963              	.L111:
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1964              		.loc 1 911 9 view .LVU525
 1965              		.loc 1 911 35 is_stmt 0 view .LVU526
 1966 0018 0264     		str	r2, [r0, #64]
 912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 1967              		.loc 1 912 9 is_stmt 1 view .LVU527
 1968              	.L109:
 913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 1969              		.loc 1 916 1 is_stmt 0 view .LVU528
 1970 001a 7047     		bx	lr
 1971              		.cfi_endproc
 1972              	.LFE153:
 1974              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 1975              		.align	1
 1976              		.global	timer_channel_output_shadow_config
 1977              		.syntax unified
 1978              		.thumb
 1979              		.thumb_func
 1981              	timer_channel_output_shadow_config:
 1982              	.LVL115:
 1983              	.LFB154:
 917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output shadow function
 920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocshadow: channel output shadow state
 928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /tmp/ccaL9LLd.s 			page 52


 929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 1984              		.loc 1 935 1 is_stmt 1 view -0
 1985              		.cfi_startproc
 1986              		@ args = 0, pretend = 0, frame = 0
 1987              		@ frame_needed = 0, uses_anonymous_args = 0
 1988              		@ link register save eliminated.
 936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 1989              		.loc 1 936 5 view .LVU530
 1990 0000 0329     		cmp	r1, #3
 1991 0002 24D8     		bhi	.L116
 1992 0004 DFE801F0 		tbb	[pc, r1]
 1993              	.L119:
 1994 0008 02       		.byte	(.L122-.L119)/2
 1995 0009 0A       		.byte	(.L121-.L119)/2
 1996 000a 13       		.byte	(.L120-.L119)/2
 1997 000b 1B       		.byte	(.L118-.L119)/2
 1998              		.p2align 1
 1999              	.L122:
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 2000              		.loc 1 939 9 view .LVU531
 2001              		.loc 1 939 36 is_stmt 0 view .LVU532
 2002 000c 8369     		ldr	r3, [r0, #24]
 2003 000e 23F00803 		bic	r3, r3, #8
 2004 0012 8361     		str	r3, [r0, #24]
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2005              		.loc 1 940 9 is_stmt 1 view .LVU533
 2006              		.loc 1 940 36 is_stmt 0 view .LVU534
 2007 0014 8369     		ldr	r3, [r0, #24]
 2008 0016 1A43     		orrs	r2, r2, r3
 2009              	.LVL116:
 2010              		.loc 1 940 36 view .LVU535
 2011 0018 8261     		str	r2, [r0, #24]
 941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2012              		.loc 1 941 9 is_stmt 1 view .LVU536
 2013 001a 7047     		bx	lr
 2014              	.LVL117:
 2015              	.L121:
 942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 2016              		.loc 1 944 9 view .LVU537
 2017              		.loc 1 944 36 is_stmt 0 view .LVU538
 2018 001c 8369     		ldr	r3, [r0, #24]
 2019 001e 23F40063 		bic	r3, r3, #2048
 2020 0022 8361     		str	r3, [r0, #24]
 945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2021              		.loc 1 945 9 is_stmt 1 view .LVU539
 2022              		.loc 1 945 36 is_stmt 0 view .LVU540
 2023 0024 8369     		ldr	r3, [r0, #24]
ARM GAS  /tmp/ccaL9LLd.s 			page 53


 2024 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2025              	.LVL118:
 2026              		.loc 1 945 36 view .LVU541
 2027 002a 8261     		str	r2, [r0, #24]
 946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2028              		.loc 1 946 9 is_stmt 1 view .LVU542
 2029 002c 7047     		bx	lr
 2030              	.LVL119:
 2031              	.L120:
 947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 2032              		.loc 1 949 9 view .LVU543
 2033              		.loc 1 949 36 is_stmt 0 view .LVU544
 2034 002e C369     		ldr	r3, [r0, #28]
 2035 0030 23F00803 		bic	r3, r3, #8
 2036 0034 C361     		str	r3, [r0, #28]
 950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2037              		.loc 1 950 9 is_stmt 1 view .LVU545
 2038              		.loc 1 950 36 is_stmt 0 view .LVU546
 2039 0036 C369     		ldr	r3, [r0, #28]
 2040 0038 1A43     		orrs	r2, r2, r3
 2041              	.LVL120:
 2042              		.loc 1 950 36 view .LVU547
 2043 003a C261     		str	r2, [r0, #28]
 951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2044              		.loc 1 951 9 is_stmt 1 view .LVU548
 2045 003c 7047     		bx	lr
 2046              	.LVL121:
 2047              	.L118:
 952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2048              		.loc 1 954 9 view .LVU549
 2049              		.loc 1 954 36 is_stmt 0 view .LVU550
 2050 003e C369     		ldr	r3, [r0, #28]
 2051 0040 23F40063 		bic	r3, r3, #2048
 2052 0044 C361     		str	r3, [r0, #28]
 955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2053              		.loc 1 955 9 is_stmt 1 view .LVU551
 2054              		.loc 1 955 36 is_stmt 0 view .LVU552
 2055 0046 C369     		ldr	r3, [r0, #28]
 2056 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2057              	.LVL122:
 2058              		.loc 1 955 36 view .LVU553
 2059 004c C261     		str	r2, [r0, #28]
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2060              		.loc 1 956 9 is_stmt 1 view .LVU554
 2061              	.L116:
 957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2062              		.loc 1 960 1 is_stmt 0 view .LVU555
 2063 004e 7047     		bx	lr
 2064              		.cfi_endproc
 2065              	.LFE154:
ARM GAS  /tmp/ccaL9LLd.s 			page 54


 2067              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2068              		.align	1
 2069              		.global	timer_channel_output_fast_config
 2070              		.syntax unified
 2071              		.thumb
 2072              		.thumb_func
 2074              	timer_channel_output_fast_config:
 2075              	.LVL123:
 2076              	.LFB155:
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
 963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output fast function
 964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocfast: channel output fast function
 972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
 976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
 977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
 978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2077              		.loc 1 979 1 is_stmt 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081              		@ link register save eliminated.
 980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2082              		.loc 1 980 5 view .LVU557
 2083 0000 0329     		cmp	r1, #3
 2084 0002 24D8     		bhi	.L123
 2085 0004 DFE801F0 		tbb	[pc, r1]
 2086              	.L126:
 2087 0008 02       		.byte	(.L129-.L126)/2
 2088 0009 0A       		.byte	(.L128-.L126)/2
 2089 000a 13       		.byte	(.L127-.L126)/2
 2090 000b 1B       		.byte	(.L125-.L126)/2
 2091              		.p2align 1
 2092              	.L129:
 981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2093              		.loc 1 983 9 view .LVU558
 2094              		.loc 1 983 36 is_stmt 0 view .LVU559
 2095 000c 8369     		ldr	r3, [r0, #24]
 2096 000e 23F00403 		bic	r3, r3, #4
 2097 0012 8361     		str	r3, [r0, #24]
 984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2098              		.loc 1 984 9 is_stmt 1 view .LVU560
 2099              		.loc 1 984 36 is_stmt 0 view .LVU561
 2100 0014 8369     		ldr	r3, [r0, #24]
ARM GAS  /tmp/ccaL9LLd.s 			page 55


 2101 0016 1A43     		orrs	r2, r2, r3
 2102              	.LVL124:
 2103              		.loc 1 984 36 view .LVU562
 2104 0018 8261     		str	r2, [r0, #24]
 985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2105              		.loc 1 985 9 is_stmt 1 view .LVU563
 2106 001a 7047     		bx	lr
 2107              	.LVL125:
 2108              	.L128:
 986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2109              		.loc 1 988 9 view .LVU564
 2110              		.loc 1 988 36 is_stmt 0 view .LVU565
 2111 001c 8369     		ldr	r3, [r0, #24]
 2112 001e 23F48063 		bic	r3, r3, #1024
 2113 0022 8361     		str	r3, [r0, #24]
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2114              		.loc 1 989 9 is_stmt 1 view .LVU566
 2115              		.loc 1 989 36 is_stmt 0 view .LVU567
 2116 0024 8369     		ldr	r3, [r0, #24]
 2117 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2118              	.LVL126:
 2119              		.loc 1 989 36 view .LVU568
 2120 002a 8261     		str	r2, [r0, #24]
 990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2121              		.loc 1 990 9 is_stmt 1 view .LVU569
 2122 002c 7047     		bx	lr
 2123              	.LVL127:
 2124              	.L127:
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2125              		.loc 1 993 9 view .LVU570
 2126              		.loc 1 993 36 is_stmt 0 view .LVU571
 2127 002e C369     		ldr	r3, [r0, #28]
 2128 0030 23F00403 		bic	r3, r3, #4
 2129 0034 C361     		str	r3, [r0, #28]
 994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2130              		.loc 1 994 9 is_stmt 1 view .LVU572
 2131              		.loc 1 994 36 is_stmt 0 view .LVU573
 2132 0036 C369     		ldr	r3, [r0, #28]
 2133 0038 1A43     		orrs	r2, r2, r3
 2134              	.LVL128:
 2135              		.loc 1 994 36 view .LVU574
 2136 003a C261     		str	r2, [r0, #28]
 995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2137              		.loc 1 995 9 is_stmt 1 view .LVU575
 2138 003c 7047     		bx	lr
 2139              	.LVL129:
 2140              	.L125:
 996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2141              		.loc 1 998 9 view .LVU576
 2142              		.loc 1 998 36 is_stmt 0 view .LVU577
 2143 003e C369     		ldr	r3, [r0, #28]
ARM GAS  /tmp/ccaL9LLd.s 			page 56


 2144 0040 23F48063 		bic	r3, r3, #1024
 2145 0044 C361     		str	r3, [r0, #28]
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2146              		.loc 1 999 9 is_stmt 1 view .LVU578
 2147              		.loc 1 999 36 is_stmt 0 view .LVU579
 2148 0046 C369     		ldr	r3, [r0, #28]
 2149 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2150              	.LVL130:
 2151              		.loc 1 999 36 view .LVU580
 2152 004c C261     		str	r2, [r0, #28]
1000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2153              		.loc 1 1000 9 is_stmt 1 view .LVU581
 2154              	.L123:
1001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2155              		.loc 1 1004 1 is_stmt 0 view .LVU582
 2156 004e 7047     		bx	lr
 2157              		.cfi_endproc
 2158              	.LFE155:
 2160              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2161              		.align	1
 2162              		.global	timer_channel_output_clear_config
 2163              		.syntax unified
 2164              		.thumb
 2165              		.thumb_func
 2167              	timer_channel_output_clear_config:
 2168              	.LVL131:
 2169              	.LFB156:
1005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output clear function
1008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7))
1012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7))
1013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  occlear: channel output clear function
1016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2170              		.loc 1 1023 1 is_stmt 1 view -0
 2171              		.cfi_startproc
 2172              		@ args = 0, pretend = 0, frame = 0
 2173              		@ frame_needed = 0, uses_anonymous_args = 0
 2174              		@ link register save eliminated.
1024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2175              		.loc 1 1024 5 view .LVU584
 2176 0000 0329     		cmp	r1, #3
ARM GAS  /tmp/ccaL9LLd.s 			page 57


 2177 0002 24D8     		bhi	.L130
 2178 0004 DFE801F0 		tbb	[pc, r1]
 2179              	.L133:
 2180 0008 02       		.byte	(.L136-.L133)/2
 2181 0009 0A       		.byte	(.L135-.L133)/2
 2182 000a 13       		.byte	(.L134-.L133)/2
 2183 000b 1B       		.byte	(.L132-.L133)/2
 2184              		.p2align 1
 2185              	.L136:
1025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2186              		.loc 1 1027 9 view .LVU585
 2187              		.loc 1 1027 36 is_stmt 0 view .LVU586
 2188 000c 8369     		ldr	r3, [r0, #24]
 2189 000e 23F08003 		bic	r3, r3, #128
 2190 0012 8361     		str	r3, [r0, #24]
1028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2191              		.loc 1 1028 9 is_stmt 1 view .LVU587
 2192              		.loc 1 1028 36 is_stmt 0 view .LVU588
 2193 0014 8369     		ldr	r3, [r0, #24]
 2194 0016 1A43     		orrs	r2, r2, r3
 2195              	.LVL132:
 2196              		.loc 1 1028 36 view .LVU589
 2197 0018 8261     		str	r2, [r0, #24]
1029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2198              		.loc 1 1029 9 is_stmt 1 view .LVU590
 2199 001a 7047     		bx	lr
 2200              	.LVL133:
 2201              	.L135:
1030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2202              		.loc 1 1032 9 view .LVU591
 2203              		.loc 1 1032 36 is_stmt 0 view .LVU592
 2204 001c 8369     		ldr	r3, [r0, #24]
 2205 001e 23F40043 		bic	r3, r3, #32768
 2206 0022 8361     		str	r3, [r0, #24]
1033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2207              		.loc 1 1033 9 is_stmt 1 view .LVU593
 2208              		.loc 1 1033 36 is_stmt 0 view .LVU594
 2209 0024 8369     		ldr	r3, [r0, #24]
 2210 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2211              	.LVL134:
 2212              		.loc 1 1033 36 view .LVU595
 2213 002a 8261     		str	r2, [r0, #24]
1034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2214              		.loc 1 1034 9 is_stmt 1 view .LVU596
 2215 002c 7047     		bx	lr
 2216              	.LVL135:
 2217              	.L134:
1035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2218              		.loc 1 1037 9 view .LVU597
 2219              		.loc 1 1037 36 is_stmt 0 view .LVU598
 2220 002e C369     		ldr	r3, [r0, #28]
ARM GAS  /tmp/ccaL9LLd.s 			page 58


 2221 0030 23F08003 		bic	r3, r3, #128
 2222 0034 C361     		str	r3, [r0, #28]
1038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2223              		.loc 1 1038 9 is_stmt 1 view .LVU599
 2224              		.loc 1 1038 36 is_stmt 0 view .LVU600
 2225 0036 C369     		ldr	r3, [r0, #28]
 2226 0038 1A43     		orrs	r2, r2, r3
 2227              	.LVL136:
 2228              		.loc 1 1038 36 view .LVU601
 2229 003a C261     		str	r2, [r0, #28]
1039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2230              		.loc 1 1039 9 is_stmt 1 view .LVU602
 2231 003c 7047     		bx	lr
 2232              	.LVL137:
 2233              	.L132:
1040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2234              		.loc 1 1042 9 view .LVU603
 2235              		.loc 1 1042 36 is_stmt 0 view .LVU604
 2236 003e C369     		ldr	r3, [r0, #28]
 2237 0040 23F40043 		bic	r3, r3, #32768
 2238 0044 C361     		str	r3, [r0, #28]
1043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2239              		.loc 1 1043 9 is_stmt 1 view .LVU605
 2240              		.loc 1 1043 36 is_stmt 0 view .LVU606
 2241 0046 C369     		ldr	r3, [r0, #28]
 2242 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2243              	.LVL138:
 2244              		.loc 1 1043 36 view .LVU607
 2245 004c C261     		str	r2, [r0, #28]
1044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2246              		.loc 1 1044 9 is_stmt 1 view .LVU608
 2247              	.L130:
1045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2248              		.loc 1 1048 1 is_stmt 0 view .LVU609
 2249 004e 7047     		bx	lr
 2250              		.cfi_endproc
 2251              	.LFE156:
 2253              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2254              		.align	1
 2255              		.global	timer_channel_output_polarity_config
 2256              		.syntax unified
 2257              		.thumb
 2258              		.thumb_func
 2260              	timer_channel_output_polarity_config:
 2261              	.LVL139:
 2262              	.LFB157:
1049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output polarity
1052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /tmp/ccaL9LLd.s 			page 59


1055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocpolarity: channel output polarity
1060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1065:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1066:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1067:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2263              		.loc 1 1067 1 is_stmt 1 view -0
 2264              		.cfi_startproc
 2265              		@ args = 0, pretend = 0, frame = 0
 2266              		@ frame_needed = 0, uses_anonymous_args = 0
 2267              		@ link register save eliminated.
1068:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2268              		.loc 1 1068 5 view .LVU611
 2269 0000 0329     		cmp	r1, #3
 2270 0002 25D8     		bhi	.L137
 2271 0004 DFE801F0 		tbb	[pc, r1]
 2272              	.L140:
 2273 0008 02       		.byte	(.L143-.L140)/2
 2274 0009 0A       		.byte	(.L142-.L140)/2
 2275 000a 13       		.byte	(.L141-.L140)/2
 2276 000b 1C       		.byte	(.L139-.L140)/2
 2277              		.p2align 1
 2278              	.L143:
1069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2279              		.loc 1 1071 9 view .LVU612
 2280              		.loc 1 1071 36 is_stmt 0 view .LVU613
 2281 000c 036A     		ldr	r3, [r0, #32]
 2282 000e 23F00203 		bic	r3, r3, #2
 2283 0012 0362     		str	r3, [r0, #32]
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2284              		.loc 1 1072 9 is_stmt 1 view .LVU614
 2285              		.loc 1 1072 36 is_stmt 0 view .LVU615
 2286 0014 036A     		ldr	r3, [r0, #32]
 2287 0016 1A43     		orrs	r2, r2, r3
 2288              	.LVL140:
 2289              		.loc 1 1072 36 view .LVU616
 2290 0018 0262     		str	r2, [r0, #32]
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2291              		.loc 1 1073 9 is_stmt 1 view .LVU617
 2292 001a 7047     		bx	lr
 2293              	.LVL141:
 2294              	.L142:
1074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1075:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1076:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2295              		.loc 1 1076 9 view .LVU618
 2296              		.loc 1 1076 36 is_stmt 0 view .LVU619
 2297 001c 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccaL9LLd.s 			page 60


 2298 001e 23F02003 		bic	r3, r3, #32
 2299 0022 0362     		str	r3, [r0, #32]
1077:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2300              		.loc 1 1077 9 is_stmt 1 view .LVU620
 2301              		.loc 1 1077 36 is_stmt 0 view .LVU621
 2302 0024 036A     		ldr	r3, [r0, #32]
 2303 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2304              	.LVL142:
 2305              		.loc 1 1077 36 view .LVU622
 2306 002a 0262     		str	r2, [r0, #32]
1078:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2307              		.loc 1 1078 9 is_stmt 1 view .LVU623
 2308 002c 7047     		bx	lr
 2309              	.LVL143:
 2310              	.L141:
1079:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1080:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1081:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2311              		.loc 1 1081 9 view .LVU624
 2312              		.loc 1 1081 36 is_stmt 0 view .LVU625
 2313 002e 036A     		ldr	r3, [r0, #32]
 2314 0030 23F40073 		bic	r3, r3, #512
 2315 0034 0362     		str	r3, [r0, #32]
1082:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2316              		.loc 1 1082 9 is_stmt 1 view .LVU626
 2317              		.loc 1 1082 36 is_stmt 0 view .LVU627
 2318 0036 036A     		ldr	r3, [r0, #32]
 2319 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2320              	.LVL144:
 2321              		.loc 1 1082 36 view .LVU628
 2322 003c 0262     		str	r2, [r0, #32]
1083:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2323              		.loc 1 1083 9 is_stmt 1 view .LVU629
 2324 003e 7047     		bx	lr
 2325              	.LVL145:
 2326              	.L139:
1084:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1085:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2327              		.loc 1 1086 9 view .LVU630
 2328              		.loc 1 1086 36 is_stmt 0 view .LVU631
 2329 0040 036A     		ldr	r3, [r0, #32]
 2330 0042 23F40053 		bic	r3, r3, #8192
 2331 0046 0362     		str	r3, [r0, #32]
1087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2332              		.loc 1 1087 9 is_stmt 1 view .LVU632
 2333              		.loc 1 1087 36 is_stmt 0 view .LVU633
 2334 0048 036A     		ldr	r3, [r0, #32]
 2335 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2336              	.LVL146:
 2337              		.loc 1 1087 36 view .LVU634
 2338 004e 0262     		str	r2, [r0, #32]
1088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2339              		.loc 1 1088 9 is_stmt 1 view .LVU635
 2340              	.L137:
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccaL9LLd.s 			page 61


1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2341              		.loc 1 1092 1 is_stmt 0 view .LVU636
 2342 0050 7047     		bx	lr
 2343              		.cfi_endproc
 2344              	.LFE157:
 2346              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2347              		.align	1
 2348              		.global	timer_channel_complementary_output_polarity_config
 2349              		.syntax unified
 2350              		.thumb
 2351              		.thumb_func
 2353              	timer_channel_complementary_output_polarity_config:
 2354              	.LVL147:
 2355              	.LFB158:
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output polarity
1096:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1098:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2356              		.loc 1 1110 1 is_stmt 1 view -0
 2357              		.cfi_startproc
 2358              		@ args = 0, pretend = 0, frame = 0
 2359              		@ frame_needed = 0, uses_anonymous_args = 0
 2360              		@ link register save eliminated.
1111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2361              		.loc 1 1111 5 view .LVU638
 2362 0000 0129     		cmp	r1, #1
 2363 0002 0BD0     		beq	.L145
 2364 0004 0229     		cmp	r1, #2
 2365 0006 12D0     		beq	.L146
 2366 0008 01B1     		cbz	r1, .L148
 2367              	.LVL148:
 2368              	.L144:
1112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccaL9LLd.s 			page 62


1122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2369              		.loc 1 1130 1 is_stmt 0 view .LVU639
 2370 000a 7047     		bx	lr
 2371              	.LVL149:
 2372              	.L148:
1114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2373              		.loc 1 1114 9 is_stmt 1 view .LVU640
1114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2374              		.loc 1 1114 36 is_stmt 0 view .LVU641
 2375 000c 036A     		ldr	r3, [r0, #32]
 2376 000e 23F00803 		bic	r3, r3, #8
 2377 0012 0362     		str	r3, [r0, #32]
1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2378              		.loc 1 1115 9 is_stmt 1 view .LVU642
1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2379              		.loc 1 1115 36 is_stmt 0 view .LVU643
 2380 0014 036A     		ldr	r3, [r0, #32]
 2381 0016 1A43     		orrs	r2, r2, r3
 2382              	.LVL150:
1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2383              		.loc 1 1115 36 view .LVU644
 2384 0018 0262     		str	r2, [r0, #32]
1116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2385              		.loc 1 1116 9 is_stmt 1 view .LVU645
 2386 001a 7047     		bx	lr
 2387              	.LVL151:
 2388              	.L145:
1119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2389              		.loc 1 1119 9 view .LVU646
1119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2390              		.loc 1 1119 36 is_stmt 0 view .LVU647
 2391 001c 036A     		ldr	r3, [r0, #32]
 2392 001e 23F08003 		bic	r3, r3, #128
 2393 0022 0362     		str	r3, [r0, #32]
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2394              		.loc 1 1120 9 is_stmt 1 view .LVU648
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2395              		.loc 1 1120 36 is_stmt 0 view .LVU649
 2396 0024 036A     		ldr	r3, [r0, #32]
 2397 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2398              	.LVL152:
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2399              		.loc 1 1120 36 view .LVU650
 2400 002a 0262     		str	r2, [r0, #32]
1121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2401              		.loc 1 1121 9 is_stmt 1 view .LVU651
 2402 002c 7047     		bx	lr
 2403              	.LVL153:
 2404              	.L146:
ARM GAS  /tmp/ccaL9LLd.s 			page 63


1124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2405              		.loc 1 1124 9 view .LVU652
1124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2406              		.loc 1 1124 36 is_stmt 0 view .LVU653
 2407 002e 036A     		ldr	r3, [r0, #32]
 2408 0030 23F40063 		bic	r3, r3, #2048
 2409 0034 0362     		str	r3, [r0, #32]
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2410              		.loc 1 1125 9 is_stmt 1 view .LVU654
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2411              		.loc 1 1125 36 is_stmt 0 view .LVU655
 2412 0036 036A     		ldr	r3, [r0, #32]
 2413 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2414              	.LVL154:
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2415              		.loc 1 1125 36 view .LVU656
 2416 003c 0262     		str	r2, [r0, #32]
1126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 2417              		.loc 1 1126 9 is_stmt 1 view .LVU657
 2418              		.loc 1 1130 1 is_stmt 0 view .LVU658
 2419 003e E4E7     		b	.L144
 2420              		.cfi_endproc
 2421              	.LFE158:
 2423              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2424              		.align	1
 2425              		.global	timer_channel_output_state_config
 2426              		.syntax unified
 2427              		.thumb
 2428              		.thumb_func
 2430              	timer_channel_output_state_config:
 2431              	.LVL155:
 2432              	.LFB159:
1131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel enable state
1134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  state: TIMER channel enable state
1142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable
1144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable
1145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2433              		.loc 1 1149 1 is_stmt 1 view -0
 2434              		.cfi_startproc
 2435              		@ args = 0, pretend = 0, frame = 0
 2436              		@ frame_needed = 0, uses_anonymous_args = 0
 2437              		@ link register save eliminated.
1150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
ARM GAS  /tmp/ccaL9LLd.s 			page 64


 2438              		.loc 1 1150 5 view .LVU660
 2439 0000 0329     		cmp	r1, #3
 2440 0002 25D8     		bhi	.L149
 2441 0004 DFE801F0 		tbb	[pc, r1]
 2442              	.L152:
 2443 0008 02       		.byte	(.L155-.L152)/2
 2444 0009 0A       		.byte	(.L154-.L152)/2
 2445 000a 13       		.byte	(.L153-.L152)/2
 2446 000b 1C       		.byte	(.L151-.L152)/2
 2447              		.p2align 1
 2448              	.L155:
1151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2449              		.loc 1 1153 9 view .LVU661
 2450              		.loc 1 1153 36 is_stmt 0 view .LVU662
 2451 000c 036A     		ldr	r3, [r0, #32]
 2452 000e 23F00103 		bic	r3, r3, #1
 2453 0012 0362     		str	r3, [r0, #32]
1154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2454              		.loc 1 1154 9 is_stmt 1 view .LVU663
 2455              		.loc 1 1154 36 is_stmt 0 view .LVU664
 2456 0014 036A     		ldr	r3, [r0, #32]
 2457 0016 1A43     		orrs	r2, r2, r3
 2458              	.LVL156:
 2459              		.loc 1 1154 36 view .LVU665
 2460 0018 0262     		str	r2, [r0, #32]
1155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2461              		.loc 1 1155 9 is_stmt 1 view .LVU666
 2462 001a 7047     		bx	lr
 2463              	.LVL157:
 2464              	.L154:
1156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2465              		.loc 1 1158 9 view .LVU667
 2466              		.loc 1 1158 36 is_stmt 0 view .LVU668
 2467 001c 036A     		ldr	r3, [r0, #32]
 2468 001e 23F01003 		bic	r3, r3, #16
 2469 0022 0362     		str	r3, [r0, #32]
1159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2470              		.loc 1 1159 9 is_stmt 1 view .LVU669
 2471              		.loc 1 1159 36 is_stmt 0 view .LVU670
 2472 0024 036A     		ldr	r3, [r0, #32]
 2473 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2474              	.LVL158:
 2475              		.loc 1 1159 36 view .LVU671
 2476 002a 0262     		str	r2, [r0, #32]
1160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2477              		.loc 1 1160 9 is_stmt 1 view .LVU672
 2478 002c 7047     		bx	lr
 2479              	.LVL159:
 2480              	.L153:
1161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2481              		.loc 1 1163 9 view .LVU673
ARM GAS  /tmp/ccaL9LLd.s 			page 65


 2482              		.loc 1 1163 36 is_stmt 0 view .LVU674
 2483 002e 036A     		ldr	r3, [r0, #32]
 2484 0030 23F48073 		bic	r3, r3, #256
 2485 0034 0362     		str	r3, [r0, #32]
1164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2486              		.loc 1 1164 9 is_stmt 1 view .LVU675
 2487              		.loc 1 1164 36 is_stmt 0 view .LVU676
 2488 0036 036A     		ldr	r3, [r0, #32]
 2489 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2490              	.LVL160:
 2491              		.loc 1 1164 36 view .LVU677
 2492 003c 0262     		str	r2, [r0, #32]
1165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2493              		.loc 1 1165 9 is_stmt 1 view .LVU678
 2494 003e 7047     		bx	lr
 2495              	.LVL161:
 2496              	.L151:
1166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2497              		.loc 1 1168 9 view .LVU679
 2498              		.loc 1 1168 36 is_stmt 0 view .LVU680
 2499 0040 036A     		ldr	r3, [r0, #32]
 2500 0042 23F48053 		bic	r3, r3, #4096
 2501 0046 0362     		str	r3, [r0, #32]
1169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2502              		.loc 1 1169 9 is_stmt 1 view .LVU681
 2503              		.loc 1 1169 36 is_stmt 0 view .LVU682
 2504 0048 036A     		ldr	r3, [r0, #32]
 2505 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2506              	.LVL162:
 2507              		.loc 1 1169 36 view .LVU683
 2508 004e 0262     		str	r2, [r0, #32]
1170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2509              		.loc 1 1170 9 is_stmt 1 view .LVU684
 2510              	.L149:
1171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2511              		.loc 1 1174 1 is_stmt 0 view .LVU685
 2512 0050 7047     		bx	lr
 2513              		.cfi_endproc
 2514              	.LFE159:
 2516              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2517              		.align	1
 2518              		.global	timer_channel_complementary_output_state_config
 2519              		.syntax unified
 2520              		.thumb
 2521              		.thumb_func
 2523              	timer_channel_complementary_output_state_config:
 2524              	.LVL163:
 2525              	.LFB160:
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output enable state
1178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
ARM GAS  /tmp/ccaL9LLd.s 			page 66


1179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable
1187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable
1188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2526              		.loc 1 1192 1 is_stmt 1 view -0
 2527              		.cfi_startproc
 2528              		@ args = 0, pretend = 0, frame = 0
 2529              		@ frame_needed = 0, uses_anonymous_args = 0
 2530              		@ link register save eliminated.
1193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2531              		.loc 1 1193 5 view .LVU687
 2532 0000 0129     		cmp	r1, #1
 2533 0002 0BD0     		beq	.L157
 2534 0004 0229     		cmp	r1, #2
 2535 0006 12D0     		beq	.L158
 2536 0008 01B1     		cbz	r1, .L160
 2537              	.LVL164:
 2538              	.L156:
1194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2539              		.loc 1 1212 1 is_stmt 0 view .LVU688
 2540 000a 7047     		bx	lr
 2541              	.LVL165:
 2542              	.L160:
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2543              		.loc 1 1196 9 is_stmt 1 view .LVU689
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2544              		.loc 1 1196 36 is_stmt 0 view .LVU690
 2545 000c 036A     		ldr	r3, [r0, #32]
 2546 000e 23F00403 		bic	r3, r3, #4
ARM GAS  /tmp/ccaL9LLd.s 			page 67


 2547 0012 0362     		str	r3, [r0, #32]
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2548              		.loc 1 1197 9 is_stmt 1 view .LVU691
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2549              		.loc 1 1197 36 is_stmt 0 view .LVU692
 2550 0014 036A     		ldr	r3, [r0, #32]
 2551 0016 1A43     		orrs	r2, r2, r3
 2552              	.LVL166:
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2553              		.loc 1 1197 36 view .LVU693
 2554 0018 0262     		str	r2, [r0, #32]
1198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2555              		.loc 1 1198 9 is_stmt 1 view .LVU694
 2556 001a 7047     		bx	lr
 2557              	.LVL167:
 2558              	.L157:
1201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2559              		.loc 1 1201 9 view .LVU695
1201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2560              		.loc 1 1201 36 is_stmt 0 view .LVU696
 2561 001c 036A     		ldr	r3, [r0, #32]
 2562 001e 23F04003 		bic	r3, r3, #64
 2563 0022 0362     		str	r3, [r0, #32]
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2564              		.loc 1 1202 9 is_stmt 1 view .LVU697
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2565              		.loc 1 1202 36 is_stmt 0 view .LVU698
 2566 0024 036A     		ldr	r3, [r0, #32]
 2567 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2568              	.LVL168:
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2569              		.loc 1 1202 36 view .LVU699
 2570 002a 0262     		str	r2, [r0, #32]
1203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2571              		.loc 1 1203 9 is_stmt 1 view .LVU700
 2572 002c 7047     		bx	lr
 2573              	.LVL169:
 2574              	.L158:
1206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2575              		.loc 1 1206 9 view .LVU701
1206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2576              		.loc 1 1206 36 is_stmt 0 view .LVU702
 2577 002e 036A     		ldr	r3, [r0, #32]
 2578 0030 23F48063 		bic	r3, r3, #1024
 2579 0034 0362     		str	r3, [r0, #32]
1207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2580              		.loc 1 1207 9 is_stmt 1 view .LVU703
1207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2581              		.loc 1 1207 36 is_stmt 0 view .LVU704
 2582 0036 036A     		ldr	r3, [r0, #32]
 2583 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2584              	.LVL170:
1207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2585              		.loc 1 1207 36 view .LVU705
 2586 003c 0262     		str	r2, [r0, #32]
1208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 2587              		.loc 1 1208 9 is_stmt 1 view .LVU706
ARM GAS  /tmp/ccaL9LLd.s 			page 68


 2588              		.loc 1 1212 1 is_stmt 0 view .LVU707
 2589 003e E4E7     		b	.L156
 2590              		.cfi_endproc
 2591              	.LFE160:
 2593              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2594              		.align	1
 2595              		.global	timer_channel_input_struct_para_init
 2596              		.syntax unified
 2597              		.thumb
 2598              		.thumb_func
 2600              	timer_channel_input_struct_para_init:
 2601              	.LVL171:
 2602              	.LFB161:
1213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER channel input parameter struct
1216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct *icpara)
1221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2603              		.loc 1 1221 1 is_stmt 1 view -0
 2604              		.cfi_startproc
 2605              		@ args = 0, pretend = 0, frame = 0
 2606              		@ frame_needed = 0, uses_anonymous_args = 0
 2607              		@ link register save eliminated.
1222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2608              		.loc 1 1223 5 view .LVU709
 2609              		.loc 1 1223 25 is_stmt 0 view .LVU710
 2610 0000 0023     		movs	r3, #0
 2611 0002 0380     		strh	r3, [r0]	@ movhi
1224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2612              		.loc 1 1224 5 is_stmt 1 view .LVU711
 2613              		.loc 1 1224 25 is_stmt 0 view .LVU712
 2614 0004 0122     		movs	r2, #1
 2615 0006 4280     		strh	r2, [r0, #2]	@ movhi
1225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2616              		.loc 1 1225 5 is_stmt 1 view .LVU713
 2617              		.loc 1 1225 25 is_stmt 0 view .LVU714
 2618 0008 8380     		strh	r3, [r0, #4]	@ movhi
1226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     icpara->icfilter    = 0U;
 2619              		.loc 1 1226 5 is_stmt 1 view .LVU715
 2620              		.loc 1 1226 25 is_stmt 0 view .LVU716
 2621 000a C380     		strh	r3, [r0, #6]	@ movhi
1227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2622              		.loc 1 1227 1 view .LVU717
 2623 000c 7047     		bx	lr
 2624              		.cfi_endproc
 2625              	.LFE161:
 2627              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2628              		.align	1
 2629              		.global	timer_channel_input_capture_prescaler_config
 2630              		.syntax unified
 2631              		.thumb
 2632              		.thumb_func
ARM GAS  /tmp/ccaL9LLd.s 			page 69


 2634              	timer_channel_input_capture_prescaler_config:
 2635              	.LVL172:
 2636              	.LFB163:
1228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER input capture parameter
1231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING,TIMER_IC_POLARITY_B
1240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icfilter: 0~15
1243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out]  none
1244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval      none
1245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct 
1247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
1248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
1249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
ARM GAS  /tmp/ccaL9LLd.s 			page 70


1282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
1289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH2P and CH2NP bits */
1292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH2MS bit */
1296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH2CAPFLT bit */
1300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
1304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
1309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH3P bits */
1312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH3MS bit */
1316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH3CAPFLT bit */
1320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
1324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER channel input capture prescaler value */
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
1332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
ARM GAS  /tmp/ccaL9LLd.s 			page 71


1339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2637              		.loc 1 1352 1 is_stmt 1 view -0
 2638              		.cfi_startproc
 2639              		@ args = 0, pretend = 0, frame = 0
 2640              		@ frame_needed = 0, uses_anonymous_args = 0
 2641              		@ link register save eliminated.
1353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2642              		.loc 1 1353 5 view .LVU719
 2643 0000 0329     		cmp	r1, #3
 2644 0002 24D8     		bhi	.L162
 2645 0004 DFE801F0 		tbb	[pc, r1]
 2646              	.L165:
 2647 0008 02       		.byte	(.L168-.L165)/2
 2648 0009 0A       		.byte	(.L167-.L165)/2
 2649 000a 13       		.byte	(.L166-.L165)/2
 2650 000b 1B       		.byte	(.L164-.L165)/2
 2651              		.p2align 1
 2652              	.L168:
1354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2653              		.loc 1 1356 9 view .LVU720
 2654              		.loc 1 1356 36 is_stmt 0 view .LVU721
 2655 000c 8369     		ldr	r3, [r0, #24]
 2656 000e 23F00C03 		bic	r3, r3, #12
 2657 0012 8361     		str	r3, [r0, #24]
1357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2658              		.loc 1 1357 9 is_stmt 1 view .LVU722
 2659              		.loc 1 1357 36 is_stmt 0 view .LVU723
 2660 0014 8369     		ldr	r3, [r0, #24]
 2661 0016 1A43     		orrs	r2, r2, r3
 2662              	.LVL173:
 2663              		.loc 1 1357 36 view .LVU724
 2664 0018 8261     		str	r2, [r0, #24]
1358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2665              		.loc 1 1358 9 is_stmt 1 view .LVU725
 2666 001a 7047     		bx	lr
 2667              	.LVL174:
 2668              	.L167:
1359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2669              		.loc 1 1361 9 view .LVU726
 2670              		.loc 1 1361 36 is_stmt 0 view .LVU727
ARM GAS  /tmp/ccaL9LLd.s 			page 72


 2671 001c 8369     		ldr	r3, [r0, #24]
 2672 001e 23F44063 		bic	r3, r3, #3072
 2673 0022 8361     		str	r3, [r0, #24]
1362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2674              		.loc 1 1362 9 is_stmt 1 view .LVU728
 2675              		.loc 1 1362 36 is_stmt 0 view .LVU729
 2676 0024 8369     		ldr	r3, [r0, #24]
 2677 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2678              	.LVL175:
 2679              		.loc 1 1362 36 view .LVU730
 2680 002a 8261     		str	r2, [r0, #24]
1363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2681              		.loc 1 1363 9 is_stmt 1 view .LVU731
 2682 002c 7047     		bx	lr
 2683              	.LVL176:
 2684              	.L166:
1364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2685              		.loc 1 1366 9 view .LVU732
 2686              		.loc 1 1366 36 is_stmt 0 view .LVU733
 2687 002e C369     		ldr	r3, [r0, #28]
 2688 0030 23F00C03 		bic	r3, r3, #12
 2689 0034 C361     		str	r3, [r0, #28]
1367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2690              		.loc 1 1367 9 is_stmt 1 view .LVU734
 2691              		.loc 1 1367 36 is_stmt 0 view .LVU735
 2692 0036 C369     		ldr	r3, [r0, #28]
 2693 0038 1A43     		orrs	r2, r2, r3
 2694              	.LVL177:
 2695              		.loc 1 1367 36 view .LVU736
 2696 003a C261     		str	r2, [r0, #28]
1368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2697              		.loc 1 1368 9 is_stmt 1 view .LVU737
 2698 003c 7047     		bx	lr
 2699              	.LVL178:
 2700              	.L164:
1369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2701              		.loc 1 1371 9 view .LVU738
 2702              		.loc 1 1371 36 is_stmt 0 view .LVU739
 2703 003e C369     		ldr	r3, [r0, #28]
 2704 0040 23F44063 		bic	r3, r3, #3072
 2705 0044 C361     		str	r3, [r0, #28]
1372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2706              		.loc 1 1372 9 is_stmt 1 view .LVU740
 2707              		.loc 1 1372 36 is_stmt 0 view .LVU741
 2708 0046 C369     		ldr	r3, [r0, #28]
 2709 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2710              	.LVL179:
 2711              		.loc 1 1372 36 view .LVU742
 2712 004c C261     		str	r2, [r0, #28]
1373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2713              		.loc 1 1373 9 is_stmt 1 view .LVU743
 2714              	.L162:
1374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
ARM GAS  /tmp/ccaL9LLd.s 			page 73


1375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2715              		.loc 1 1377 1 is_stmt 0 view .LVU744
 2716 004e 7047     		bx	lr
 2717              		.cfi_endproc
 2718              	.LFE163:
 2720              		.section	.text.timer_input_capture_config,"ax",%progbits
 2721              		.align	1
 2722              		.global	timer_input_capture_config
 2723              		.syntax unified
 2724              		.thumb
 2725              		.thumb_func
 2727              	timer_input_capture_config:
 2728              	.LVL180:
 2729              	.LFB162:
1247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2730              		.loc 1 1247 1 is_stmt 1 view -0
 2731              		.cfi_startproc
 2732              		@ args = 0, pretend = 0, frame = 0
 2733              		@ frame_needed = 0, uses_anonymous_args = 0
1247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2734              		.loc 1 1247 1 is_stmt 0 view .LVU746
 2735 0000 08B5     		push	{r3, lr}
 2736              	.LCFI2:
 2737              		.cfi_def_cfa_offset 8
 2738              		.cfi_offset 3, -8
 2739              		.cfi_offset 14, -4
1248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 2740              		.loc 1 1248 5 is_stmt 1 view .LVU747
 2741 0002 0329     		cmp	r1, #3
 2742 0004 29D8     		bhi	.L170
 2743 0006 DFE801F0 		tbb	[pc, r1]
 2744              	.L172:
 2745 000a 02       		.byte	(.L175-.L172)/2
 2746 000b 2C       		.byte	(.L174-.L172)/2
 2747 000c 53       		.byte	(.L173-.L172)/2
 2748 000d 7A       		.byte	(.L171-.L172)/2
 2749              		.p2align 1
 2750              	.L175:
1252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2751              		.loc 1 1252 9 view .LVU748
1252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2752              		.loc 1 1252 36 is_stmt 0 view .LVU749
 2753 000e 036A     		ldr	r3, [r0, #32]
 2754 0010 23F00103 		bic	r3, r3, #1
 2755 0014 0362     		str	r3, [r0, #32]
1255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2756              		.loc 1 1255 9 is_stmt 1 view .LVU750
1255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2757              		.loc 1 1255 36 is_stmt 0 view .LVU751
 2758 0016 036A     		ldr	r3, [r0, #32]
 2759 0018 23F00A03 		bic	r3, r3, #10
 2760 001c 0362     		str	r3, [r0, #32]
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2761              		.loc 1 1256 9 is_stmt 1 view .LVU752
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
ARM GAS  /tmp/ccaL9LLd.s 			page 74


 2762              		.loc 1 1256 36 is_stmt 0 view .LVU753
 2763 001e 036A     		ldr	r3, [r0, #32]
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2764              		.loc 1 1256 56 view .LVU754
 2765 0020 B2F800C0 		ldrh	ip, [r2]
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2766              		.loc 1 1256 36 view .LVU755
 2767 0024 43EA0C03 		orr	r3, r3, ip
 2768 0028 0362     		str	r3, [r0, #32]
1258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2769              		.loc 1 1258 9 is_stmt 1 view .LVU756
1258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2770              		.loc 1 1258 36 is_stmt 0 view .LVU757
 2771 002a 8369     		ldr	r3, [r0, #24]
 2772 002c 23F00303 		bic	r3, r3, #3
 2773 0030 8361     		str	r3, [r0, #24]
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2774              		.loc 1 1259 9 is_stmt 1 view .LVU758
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2775              		.loc 1 1259 36 is_stmt 0 view .LVU759
 2776 0032 8369     		ldr	r3, [r0, #24]
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2777              		.loc 1 1259 56 view .LVU760
 2778 0034 B2F802C0 		ldrh	ip, [r2, #2]
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2779              		.loc 1 1259 36 view .LVU761
 2780 0038 43EA0C03 		orr	r3, r3, ip
 2781 003c 8361     		str	r3, [r0, #24]
1261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2782              		.loc 1 1261 9 is_stmt 1 view .LVU762
1261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2783              		.loc 1 1261 36 is_stmt 0 view .LVU763
 2784 003e 8369     		ldr	r3, [r0, #24]
 2785 0040 23F0F003 		bic	r3, r3, #240
 2786 0044 8361     		str	r3, [r0, #24]
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2787              		.loc 1 1262 9 is_stmt 1 view .LVU764
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2788              		.loc 1 1262 36 is_stmt 0 view .LVU765
 2789 0046 8369     		ldr	r3, [r0, #24]
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2790              		.loc 1 1262 67 view .LVU766
 2791 0048 B2F806C0 		ldrh	ip, [r2, #6]
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2792              		.loc 1 1262 36 view .LVU767
 2793 004c 43EA0C13 		orr	r3, r3, ip, lsl #4
 2794 0050 8361     		str	r3, [r0, #24]
1265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2795              		.loc 1 1265 9 is_stmt 1 view .LVU768
1265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2796              		.loc 1 1265 36 is_stmt 0 view .LVU769
 2797 0052 036A     		ldr	r3, [r0, #32]
 2798 0054 43F00103 		orr	r3, r3, #1
 2799 0058 0362     		str	r3, [r0, #32]
1266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2800              		.loc 1 1266 9 is_stmt 1 view .LVU770
 2801              	.L170:
ARM GAS  /tmp/ccaL9LLd.s 			page 75


1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2802              		.loc 1 1330 5 view .LVU771
 2803 005a 9288     		ldrh	r2, [r2, #4]
 2804              	.LVL181:
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 2805              		.loc 1 1330 5 is_stmt 0 view .LVU772
 2806 005c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2807              	.LVL182:
1331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2808              		.loc 1 1331 1 view .LVU773
 2809 0060 08BD     		pop	{r3, pc}
 2810              	.LVL183:
 2811              	.L174:
1271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2812              		.loc 1 1271 9 is_stmt 1 view .LVU774
1271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2813              		.loc 1 1271 36 is_stmt 0 view .LVU775
 2814 0062 036A     		ldr	r3, [r0, #32]
 2815 0064 23F01003 		bic	r3, r3, #16
 2816 0068 0362     		str	r3, [r0, #32]
1274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2817              		.loc 1 1274 9 is_stmt 1 view .LVU776
1274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2818              		.loc 1 1274 36 is_stmt 0 view .LVU777
 2819 006a 036A     		ldr	r3, [r0, #32]
 2820 006c 23F0A003 		bic	r3, r3, #160
 2821 0070 0362     		str	r3, [r0, #32]
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2822              		.loc 1 1275 9 is_stmt 1 view .LVU778
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2823              		.loc 1 1275 36 is_stmt 0 view .LVU779
 2824 0072 036A     		ldr	r3, [r0, #32]
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2825              		.loc 1 1275 67 view .LVU780
 2826 0074 B2F800C0 		ldrh	ip, [r2]
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2827              		.loc 1 1275 36 view .LVU781
 2828 0078 43EA0C13 		orr	r3, r3, ip, lsl #4
 2829 007c 0362     		str	r3, [r0, #32]
1277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2830              		.loc 1 1277 9 is_stmt 1 view .LVU782
1277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2831              		.loc 1 1277 36 is_stmt 0 view .LVU783
 2832 007e 8369     		ldr	r3, [r0, #24]
 2833 0080 23F44073 		bic	r3, r3, #768
 2834 0084 8361     		str	r3, [r0, #24]
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2835              		.loc 1 1278 9 is_stmt 1 view .LVU784
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2836              		.loc 1 1278 36 is_stmt 0 view .LVU785
 2837 0086 8369     		ldr	r3, [r0, #24]
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2838              		.loc 1 1278 67 view .LVU786
 2839 0088 B2F802C0 		ldrh	ip, [r2, #2]
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2840              		.loc 1 1278 36 view .LVU787
 2841 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
ARM GAS  /tmp/ccaL9LLd.s 			page 76


 2842 0090 8361     		str	r3, [r0, #24]
1280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2843              		.loc 1 1280 9 is_stmt 1 view .LVU788
1280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2844              		.loc 1 1280 36 is_stmt 0 view .LVU789
 2845 0092 8369     		ldr	r3, [r0, #24]
 2846 0094 23F47043 		bic	r3, r3, #61440
 2847 0098 8361     		str	r3, [r0, #24]
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2848              		.loc 1 1281 9 is_stmt 1 view .LVU790
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2849              		.loc 1 1281 36 is_stmt 0 view .LVU791
 2850 009a 8369     		ldr	r3, [r0, #24]
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2851              		.loc 1 1281 67 view .LVU792
 2852 009c B2F806C0 		ldrh	ip, [r2, #6]
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2853              		.loc 1 1281 36 view .LVU793
 2854 00a0 43EA0C33 		orr	r3, r3, ip, lsl #12
 2855 00a4 8361     		str	r3, [r0, #24]
1284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2856              		.loc 1 1284 9 is_stmt 1 view .LVU794
1284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2857              		.loc 1 1284 36 is_stmt 0 view .LVU795
 2858 00a6 036A     		ldr	r3, [r0, #32]
 2859 00a8 43F01003 		orr	r3, r3, #16
 2860 00ac 0362     		str	r3, [r0, #32]
1285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2861              		.loc 1 1285 9 is_stmt 1 view .LVU796
 2862 00ae D4E7     		b	.L170
 2863              	.L173:
1289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2864              		.loc 1 1289 9 view .LVU797
1289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2865              		.loc 1 1289 36 is_stmt 0 view .LVU798
 2866 00b0 036A     		ldr	r3, [r0, #32]
 2867 00b2 23F48073 		bic	r3, r3, #256
 2868 00b6 0362     		str	r3, [r0, #32]
1292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2869              		.loc 1 1292 9 is_stmt 1 view .LVU799
1292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2870              		.loc 1 1292 36 is_stmt 0 view .LVU800
 2871 00b8 036A     		ldr	r3, [r0, #32]
 2872 00ba 23F42063 		bic	r3, r3, #2560
 2873 00be 0362     		str	r3, [r0, #32]
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2874              		.loc 1 1293 9 is_stmt 1 view .LVU801
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2875              		.loc 1 1293 36 is_stmt 0 view .LVU802
 2876 00c0 036A     		ldr	r3, [r0, #32]
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2877              		.loc 1 1293 67 view .LVU803
 2878 00c2 B2F800C0 		ldrh	ip, [r2]
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2879              		.loc 1 1293 36 view .LVU804
 2880 00c6 43EA0C23 		orr	r3, r3, ip, lsl #8
 2881 00ca 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccaL9LLd.s 			page 77


1296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2882              		.loc 1 1296 9 is_stmt 1 view .LVU805
1296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2883              		.loc 1 1296 36 is_stmt 0 view .LVU806
 2884 00cc C369     		ldr	r3, [r0, #28]
 2885 00ce 23F00303 		bic	r3, r3, #3
 2886 00d2 C361     		str	r3, [r0, #28]
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2887              		.loc 1 1297 9 is_stmt 1 view .LVU807
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2888              		.loc 1 1297 36 is_stmt 0 view .LVU808
 2889 00d4 C369     		ldr	r3, [r0, #28]
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2890              		.loc 1 1297 67 view .LVU809
 2891 00d6 B2F802C0 		ldrh	ip, [r2, #2]
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2892              		.loc 1 1297 36 view .LVU810
 2893 00da 43EA0C03 		orr	r3, r3, ip
 2894 00de C361     		str	r3, [r0, #28]
1300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2895              		.loc 1 1300 9 is_stmt 1 view .LVU811
1300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2896              		.loc 1 1300 36 is_stmt 0 view .LVU812
 2897 00e0 C369     		ldr	r3, [r0, #28]
 2898 00e2 23F0F003 		bic	r3, r3, #240
 2899 00e6 C361     		str	r3, [r0, #28]
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2900              		.loc 1 1301 9 is_stmt 1 view .LVU813
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2901              		.loc 1 1301 36 is_stmt 0 view .LVU814
 2902 00e8 C369     		ldr	r3, [r0, #28]
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2903              		.loc 1 1301 67 view .LVU815
 2904 00ea B2F806C0 		ldrh	ip, [r2, #6]
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2905              		.loc 1 1301 36 view .LVU816
 2906 00ee 43EA0C13 		orr	r3, r3, ip, lsl #4
 2907 00f2 C361     		str	r3, [r0, #28]
1304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2908              		.loc 1 1304 9 is_stmt 1 view .LVU817
1304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2909              		.loc 1 1304 36 is_stmt 0 view .LVU818
 2910 00f4 036A     		ldr	r3, [r0, #32]
 2911 00f6 43F48073 		orr	r3, r3, #256
 2912 00fa 0362     		str	r3, [r0, #32]
1305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2913              		.loc 1 1305 9 is_stmt 1 view .LVU819
 2914 00fc ADE7     		b	.L170
 2915              	.L171:
1309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2916              		.loc 1 1309 9 view .LVU820
1309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2917              		.loc 1 1309 36 is_stmt 0 view .LVU821
 2918 00fe 036A     		ldr	r3, [r0, #32]
 2919 0100 23F48053 		bic	r3, r3, #4096
 2920 0104 0362     		str	r3, [r0, #32]
1312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
ARM GAS  /tmp/ccaL9LLd.s 			page 78


 2921              		.loc 1 1312 9 is_stmt 1 view .LVU822
1312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2922              		.loc 1 1312 36 is_stmt 0 view .LVU823
 2923 0106 036A     		ldr	r3, [r0, #32]
 2924 0108 23F40053 		bic	r3, r3, #8192
 2925 010c 0362     		str	r3, [r0, #32]
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2926              		.loc 1 1313 9 is_stmt 1 view .LVU824
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2927              		.loc 1 1313 36 is_stmt 0 view .LVU825
 2928 010e 036A     		ldr	r3, [r0, #32]
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2929              		.loc 1 1313 67 view .LVU826
 2930 0110 B2F800C0 		ldrh	ip, [r2]
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2931              		.loc 1 1313 36 view .LVU827
 2932 0114 43EA0C33 		orr	r3, r3, ip, lsl #12
 2933 0118 0362     		str	r3, [r0, #32]
1316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2934              		.loc 1 1316 9 is_stmt 1 view .LVU828
1316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2935              		.loc 1 1316 36 is_stmt 0 view .LVU829
 2936 011a C369     		ldr	r3, [r0, #28]
 2937 011c 23F44073 		bic	r3, r3, #768
 2938 0120 C361     		str	r3, [r0, #28]
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2939              		.loc 1 1317 9 is_stmt 1 view .LVU830
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2940              		.loc 1 1317 36 is_stmt 0 view .LVU831
 2941 0122 C369     		ldr	r3, [r0, #28]
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2942              		.loc 1 1317 67 view .LVU832
 2943 0124 B2F802C0 		ldrh	ip, [r2, #2]
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2944              		.loc 1 1317 36 view .LVU833
 2945 0128 43EA0C23 		orr	r3, r3, ip, lsl #8
 2946 012c C361     		str	r3, [r0, #28]
1320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2947              		.loc 1 1320 9 is_stmt 1 view .LVU834
1320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2948              		.loc 1 1320 36 is_stmt 0 view .LVU835
 2949 012e C369     		ldr	r3, [r0, #28]
 2950 0130 23F47043 		bic	r3, r3, #61440
 2951 0134 C361     		str	r3, [r0, #28]
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2952              		.loc 1 1321 9 is_stmt 1 view .LVU836
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2953              		.loc 1 1321 36 is_stmt 0 view .LVU837
 2954 0136 C369     		ldr	r3, [r0, #28]
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2955              		.loc 1 1321 67 view .LVU838
 2956 0138 B2F806C0 		ldrh	ip, [r2, #6]
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 2957              		.loc 1 1321 36 view .LVU839
 2958 013c 43EA0C33 		orr	r3, r3, ip, lsl #12
 2959 0140 C361     		str	r3, [r0, #28]
1324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccaL9LLd.s 			page 79


 2960              		.loc 1 1324 9 is_stmt 1 view .LVU840
1324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 2961              		.loc 1 1324 36 is_stmt 0 view .LVU841
 2962 0142 036A     		ldr	r3, [r0, #32]
 2963 0144 43F48053 		orr	r3, r3, #4096
 2964 0148 0362     		str	r3, [r0, #32]
1325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
 2965              		.loc 1 1325 9 is_stmt 1 view .LVU842
 2966 014a 86E7     		b	.L170
 2967              		.cfi_endproc
 2968              	.LFE162:
 2970              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2971              		.align	1
 2972              		.global	timer_channel_capture_value_register_read
 2973              		.syntax unified
 2974              		.thumb
 2975              		.thumb_func
 2977              	timer_channel_capture_value_register_read:
 2978              	.LVL184:
 2979              	.LFB164:
1378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      read TIMER channel capture compare register value
1381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     channel capture compare register value
1390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 2980              		.loc 1 1392 1 view -0
 2981              		.cfi_startproc
 2982              		@ args = 0, pretend = 0, frame = 0
 2983              		@ frame_needed = 0, uses_anonymous_args = 0
 2984              		@ link register save eliminated.
1393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 2985              		.loc 1 1393 5 view .LVU844
1394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     switch(channel) {
 2986              		.loc 1 1395 5 view .LVU845
 2987 0000 0329     		cmp	r1, #3
 2988 0002 0BD8     		bhi	.L184
 2989 0004 DFE801F0 		tbb	[pc, r1]
 2990              	.L180:
 2991 0008 02       		.byte	(.L183-.L180)/2
 2992 0009 04       		.byte	(.L182-.L180)/2
 2993 000a 06       		.byte	(.L181-.L180)/2
 2994 000b 08       		.byte	(.L179-.L180)/2
 2995              		.p2align 1
 2996              	.L183:
1396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
1397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
ARM GAS  /tmp/ccaL9LLd.s 			page 80


1398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 2997              		.loc 1 1398 9 view .LVU846
 2998              		.loc 1 1398 21 is_stmt 0 view .LVU847
 2999 000c 406B     		ldr	r0, [r0, #52]
 3000              	.LVL185:
1399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 3001              		.loc 1 1399 9 is_stmt 1 view .LVU848
 3002 000e 7047     		bx	lr
 3003              	.LVL186:
 3004              	.L182:
1400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* read TIMER channel 1 capture compare register value */
1401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 3005              		.loc 1 1402 9 view .LVU849
 3006              		.loc 1 1402 21 is_stmt 0 view .LVU850
 3007 0010 806B     		ldr	r0, [r0, #56]
 3008              	.LVL187:
1403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 3009              		.loc 1 1403 9 is_stmt 1 view .LVU851
 3010 0012 7047     		bx	lr
 3011              	.LVL188:
 3012              	.L181:
1404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* read TIMER channel 2 capture compare register value */
1405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 3013              		.loc 1 1406 9 view .LVU852
 3014              		.loc 1 1406 21 is_stmt 0 view .LVU853
 3015 0014 C06B     		ldr	r0, [r0, #60]
 3016              	.LVL189:
1407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 3017              		.loc 1 1407 9 is_stmt 1 view .LVU854
 3018 0016 7047     		bx	lr
 3019              	.LVL190:
 3020              	.L179:
1408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* read TIMER channel 3 capture compare register value */
1409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 3021              		.loc 1 1410 9 view .LVU855
 3022              		.loc 1 1410 21 is_stmt 0 view .LVU856
 3023 0018 006C     		ldr	r0, [r0, #64]
 3024              	.LVL191:
1411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
 3025              		.loc 1 1411 9 is_stmt 1 view .LVU857
 3026 001a 7047     		bx	lr
 3027              	.LVL192:
 3028              	.L184:
1395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
 3029              		.loc 1 1395 5 is_stmt 0 view .LVU858
 3030 001c 0020     		movs	r0, #0
 3031              	.LVL193:
1412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     default:
1413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         break;
1414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     return (count_value);
 3032              		.loc 1 1415 5 is_stmt 1 view .LVU859
1416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3033              		.loc 1 1416 1 is_stmt 0 view .LVU860
ARM GAS  /tmp/ccaL9LLd.s 			page 81


 3034 001e 7047     		bx	lr
 3035              		.cfi_endproc
 3036              	.LFE164:
 3038              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 3039              		.align	1
 3040              		.global	timer_input_pwm_capture_config
 3041              		.syntax unified
 3042              		.thumb
 3043              		.thumb_func
 3045              	timer_input_pwm_capture_config:
 3046              	.LVL194:
 3047              	.LFB165:
1417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER input pwm capture function
1420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                  icfilter: 0~15
1430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3048              		.loc 1 1434 1 is_stmt 1 view -0
 3049              		.cfi_startproc
 3050              		@ args = 0, pretend = 0, frame = 0
 3051              		@ frame_needed = 0, uses_anonymous_args = 0
 3052              		.loc 1 1434 1 is_stmt 0 view .LVU862
 3053 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3054              	.LCFI3:
 3055              		.cfi_def_cfa_offset 24
 3056              		.cfi_offset 3, -24
 3057              		.cfi_offset 4, -20
 3058              		.cfi_offset 5, -16
 3059              		.cfi_offset 6, -12
 3060              		.cfi_offset 7, -8
 3061              		.cfi_offset 14, -4
 3062 0002 0446     		mov	r4, r0
 3063 0004 1546     		mov	r5, r2
1435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     uint16_t icpolarity  = 0x0U;
 3064              		.loc 1 1435 5 is_stmt 1 view .LVU863
 3065              	.LVL195:
1436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     uint16_t icselection = 0x0U;
 3066              		.loc 1 1436 5 view .LVU864
1437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* Set channel input polarity */
1439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity) {
 3067              		.loc 1 1439 5 view .LVU865
 3068              		.loc 1 1439 41 is_stmt 0 view .LVU866
 3069 0006 1388     		ldrh	r3, [r2]
ARM GAS  /tmp/ccaL9LLd.s 			page 82


 3070              		.loc 1 1439 7 view .LVU867
 3071 0008 002B     		cmp	r3, #0
 3072 000a 52D1     		bne	.L190
1440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3073              		.loc 1 1440 20 view .LVU868
 3074 000c 0227     		movs	r7, #2
 3075              	.L186:
 3076              	.LVL196:
1441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* Set channel input mode selection */
1446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection) {
 3077              		.loc 1 1446 5 is_stmt 1 view .LVU869
 3078              		.loc 1 1446 44 is_stmt 0 view .LVU870
 3079 000e 6B88     		ldrh	r3, [r5, #2]
 3080              		.loc 1 1446 7 view .LVU871
 3081 0010 012B     		cmp	r3, #1
 3082 0012 50D0     		beq	.L193
1447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 3083              		.loc 1 1449 21 view .LVU872
 3084 0014 0126     		movs	r6, #1
 3085              	.L187:
 3086              	.LVL197:
1450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_CH_0 == channel) {
 3087              		.loc 1 1452 5 is_stmt 1 view .LVU873
 3088              		.loc 1 1452 7 is_stmt 0 view .LVU874
 3089 0016 0029     		cmp	r1, #0
 3090 0018 4FD1     		bne	.L188
1453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3091              		.loc 1 1454 9 is_stmt 1 view .LVU875
 3092              		.loc 1 1454 36 is_stmt 0 view .LVU876
 3093 001a 236A     		ldr	r3, [r4, #32]
 3094 001c 23F00103 		bic	r3, r3, #1
 3095 0020 2362     		str	r3, [r4, #32]
1455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3096              		.loc 1 1456 9 is_stmt 1 view .LVU877
 3097              		.loc 1 1456 36 is_stmt 0 view .LVU878
 3098 0022 236A     		ldr	r3, [r4, #32]
 3099 0024 23F00A03 		bic	r3, r3, #10
 3100 0028 2362     		str	r3, [r4, #32]
1457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 3101              		.loc 1 1458 9 is_stmt 1 view .LVU879
 3102              		.loc 1 1458 36 is_stmt 0 view .LVU880
 3103 002a 236A     		ldr	r3, [r4, #32]
 3104              		.loc 1 1458 55 view .LVU881
 3105 002c 2A88     		ldrh	r2, [r5]
 3106              	.LVL198:
 3107              		.loc 1 1458 36 view .LVU882
ARM GAS  /tmp/ccaL9LLd.s 			page 83


 3108 002e 1343     		orrs	r3, r3, r2
 3109 0030 2362     		str	r3, [r4, #32]
1459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3110              		.loc 1 1460 9 is_stmt 1 view .LVU883
 3111              		.loc 1 1460 36 is_stmt 0 view .LVU884
 3112 0032 A369     		ldr	r3, [r4, #24]
 3113 0034 23F00303 		bic	r3, r3, #3
 3114 0038 A361     		str	r3, [r4, #24]
1461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 3115              		.loc 1 1462 9 is_stmt 1 view .LVU885
 3116              		.loc 1 1462 36 is_stmt 0 view .LVU886
 3117 003a A369     		ldr	r3, [r4, #24]
 3118              		.loc 1 1462 55 view .LVU887
 3119 003c 6A88     		ldrh	r2, [r5, #2]
 3120              		.loc 1 1462 36 view .LVU888
 3121 003e 1343     		orrs	r3, r3, r2
 3122 0040 A361     		str	r3, [r4, #24]
1463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3123              		.loc 1 1464 9 is_stmt 1 view .LVU889
 3124              		.loc 1 1464 36 is_stmt 0 view .LVU890
 3125 0042 A369     		ldr	r3, [r4, #24]
 3126 0044 23F0F003 		bic	r3, r3, #240
 3127 0048 A361     		str	r3, [r4, #24]
1465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3128              		.loc 1 1466 9 is_stmt 1 view .LVU891
 3129              		.loc 1 1466 36 is_stmt 0 view .LVU892
 3130 004a A369     		ldr	r3, [r4, #24]
 3131              		.loc 1 1466 56 view .LVU893
 3132 004c EA88     		ldrh	r2, [r5, #6]
 3133              		.loc 1 1466 36 view .LVU894
 3134 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 3135 0052 A361     		str	r3, [r4, #24]
1467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3136              		.loc 1 1468 9 is_stmt 1 view .LVU895
 3137              		.loc 1 1468 36 is_stmt 0 view .LVU896
 3138 0054 236A     		ldr	r3, [r4, #32]
 3139 0056 43F00103 		orr	r3, r3, #1
 3140 005a 2362     		str	r3, [r4, #32]
1469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 3141              		.loc 1 1470 9 is_stmt 1 view .LVU897
 3142 005c AA88     		ldrh	r2, [r5, #4]
 3143 005e 2046     		mov	r0, r4
 3144              	.LVL199:
 3145              		.loc 1 1470 9 is_stmt 0 view .LVU898
 3146 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3147              	.LVL200:
1471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3148              		.loc 1 1473 9 is_stmt 1 view .LVU899
 3149              		.loc 1 1473 36 is_stmt 0 view .LVU900
ARM GAS  /tmp/ccaL9LLd.s 			page 84


 3150 0064 236A     		ldr	r3, [r4, #32]
 3151 0066 23F01003 		bic	r3, r3, #16
 3152 006a 2362     		str	r3, [r4, #32]
1474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3153              		.loc 1 1475 9 is_stmt 1 view .LVU901
 3154              		.loc 1 1475 36 is_stmt 0 view .LVU902
 3155 006c 236A     		ldr	r3, [r4, #32]
 3156 006e 23F0A003 		bic	r3, r3, #160
 3157 0072 2362     		str	r3, [r4, #32]
1476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3158              		.loc 1 1477 9 is_stmt 1 view .LVU903
 3159              		.loc 1 1477 36 is_stmt 0 view .LVU904
 3160 0074 236A     		ldr	r3, [r4, #32]
 3161 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 3162 007a 2362     		str	r3, [r4, #32]
1478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3163              		.loc 1 1479 9 is_stmt 1 view .LVU905
 3164              		.loc 1 1479 36 is_stmt 0 view .LVU906
 3165 007c A369     		ldr	r3, [r4, #24]
 3166 007e 23F44073 		bic	r3, r3, #768
 3167 0082 A361     		str	r3, [r4, #24]
1480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3168              		.loc 1 1481 9 is_stmt 1 view .LVU907
 3169              		.loc 1 1481 36 is_stmt 0 view .LVU908
 3170 0084 A369     		ldr	r3, [r4, #24]
 3171 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 3172 008a A361     		str	r3, [r4, #24]
1482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3173              		.loc 1 1483 9 is_stmt 1 view .LVU909
 3174              		.loc 1 1483 36 is_stmt 0 view .LVU910
 3175 008c A369     		ldr	r3, [r4, #24]
 3176 008e 23F47043 		bic	r3, r3, #61440
 3177 0092 A361     		str	r3, [r4, #24]
1484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3178              		.loc 1 1485 9 is_stmt 1 view .LVU911
 3179              		.loc 1 1485 36 is_stmt 0 view .LVU912
 3180 0094 A369     		ldr	r3, [r4, #24]
 3181              		.loc 1 1485 66 view .LVU913
 3182 0096 EA88     		ldrh	r2, [r5, #6]
 3183              		.loc 1 1485 36 view .LVU914
 3184 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 3185 009c A361     		str	r3, [r4, #24]
1486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3186              		.loc 1 1487 9 is_stmt 1 view .LVU915
 3187              		.loc 1 1487 36 is_stmt 0 view .LVU916
 3188 009e 236A     		ldr	r3, [r4, #32]
 3189 00a0 43F01003 		orr	r3, r3, #16
 3190 00a4 2362     		str	r3, [r4, #32]
1488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
ARM GAS  /tmp/ccaL9LLd.s 			page 85


 3191              		.loc 1 1489 9 is_stmt 1 view .LVU917
 3192 00a6 AA88     		ldrh	r2, [r5, #4]
 3193 00a8 0121     		movs	r1, #1
 3194 00aa 2046     		mov	r0, r4
 3195 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3196              	.LVL201:
 3197              	.L185:
1490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3198              		.loc 1 1529 1 is_stmt 0 view .LVU918
 3199 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3200              	.LVL202:
 3201              	.L190:
1442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 3202              		.loc 1 1442 20 view .LVU919
 3203 00b2 0027     		movs	r7, #0
 3204 00b4 ABE7     		b	.L186
 3205              	.LVL203:
 3206              	.L193:
ARM GAS  /tmp/ccaL9LLd.s 			page 86


1447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 3207              		.loc 1 1447 21 view .LVU920
 3208 00b6 0226     		movs	r6, #2
 3209 00b8 ADE7     		b	.L187
 3210              	.LVL204:
 3211              	.L188:
1492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3212              		.loc 1 1492 9 is_stmt 1 view .LVU921
1492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3213              		.loc 1 1492 36 is_stmt 0 view .LVU922
 3214 00ba 236A     		ldr	r3, [r4, #32]
 3215 00bc 23F01003 		bic	r3, r3, #16
 3216 00c0 2362     		str	r3, [r4, #32]
1494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 3217              		.loc 1 1494 9 is_stmt 1 view .LVU923
1494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 3218              		.loc 1 1494 36 is_stmt 0 view .LVU924
 3219 00c2 236A     		ldr	r3, [r4, #32]
 3220 00c4 23F0A003 		bic	r3, r3, #160
 3221 00c8 2362     		str	r3, [r4, #32]
1496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3222              		.loc 1 1496 9 is_stmt 1 view .LVU925
1496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3223              		.loc 1 1496 36 is_stmt 0 view .LVU926
 3224 00ca 236A     		ldr	r3, [r4, #32]
1496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3225              		.loc 1 1496 66 view .LVU927
 3226 00cc 2A88     		ldrh	r2, [r5]
 3227              	.LVL205:
1496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3228              		.loc 1 1496 36 view .LVU928
 3229 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3230 00d2 2362     		str	r3, [r4, #32]
1498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3231              		.loc 1 1498 9 is_stmt 1 view .LVU929
1498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3232              		.loc 1 1498 36 is_stmt 0 view .LVU930
 3233 00d4 A369     		ldr	r3, [r4, #24]
 3234 00d6 23F44073 		bic	r3, r3, #768
 3235 00da A361     		str	r3, [r4, #24]
1500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3236              		.loc 1 1500 9 is_stmt 1 view .LVU931
1500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3237              		.loc 1 1500 36 is_stmt 0 view .LVU932
 3238 00dc A369     		ldr	r3, [r4, #24]
1500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3239              		.loc 1 1500 66 view .LVU933
 3240 00de 6A88     		ldrh	r2, [r5, #2]
1500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3241              		.loc 1 1500 36 view .LVU934
 3242 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3243 00e4 A361     		str	r3, [r4, #24]
1502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3244              		.loc 1 1502 9 is_stmt 1 view .LVU935
1502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3245              		.loc 1 1502 36 is_stmt 0 view .LVU936
 3246 00e6 A369     		ldr	r3, [r4, #24]
ARM GAS  /tmp/ccaL9LLd.s 			page 87


 3247 00e8 23F47043 		bic	r3, r3, #61440
 3248 00ec A361     		str	r3, [r4, #24]
1504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3249              		.loc 1 1504 9 is_stmt 1 view .LVU937
1504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3250              		.loc 1 1504 36 is_stmt 0 view .LVU938
 3251 00ee A369     		ldr	r3, [r4, #24]
1504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3252              		.loc 1 1504 66 view .LVU939
 3253 00f0 EA88     		ldrh	r2, [r5, #6]
1504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3254              		.loc 1 1504 36 view .LVU940
 3255 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3256 00f6 A361     		str	r3, [r4, #24]
1506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3257              		.loc 1 1506 9 is_stmt 1 view .LVU941
1506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3258              		.loc 1 1506 36 is_stmt 0 view .LVU942
 3259 00f8 236A     		ldr	r3, [r4, #32]
 3260 00fa 43F01003 		orr	r3, r3, #16
 3261 00fe 2362     		str	r3, [r4, #32]
1508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 3262              		.loc 1 1508 9 is_stmt 1 view .LVU943
 3263 0100 AA88     		ldrh	r2, [r5, #4]
 3264 0102 0121     		movs	r1, #1
 3265              	.LVL206:
1508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 3266              		.loc 1 1508 9 is_stmt 0 view .LVU944
 3267 0104 2046     		mov	r0, r4
 3268              	.LVL207:
1508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
 3269              		.loc 1 1508 9 view .LVU945
 3270 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3271              	.LVL208:
1511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3272              		.loc 1 1511 9 is_stmt 1 view .LVU946
1511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3273              		.loc 1 1511 36 is_stmt 0 view .LVU947
 3274 010a 236A     		ldr	r3, [r4, #32]
 3275 010c 23F00103 		bic	r3, r3, #1
 3276 0110 2362     		str	r3, [r4, #32]
1513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3277              		.loc 1 1513 9 is_stmt 1 view .LVU948
1513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3278              		.loc 1 1513 36 is_stmt 0 view .LVU949
 3279 0112 236A     		ldr	r3, [r4, #32]
 3280 0114 23F00A03 		bic	r3, r3, #10
 3281 0118 2362     		str	r3, [r4, #32]
1515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3282              		.loc 1 1515 9 is_stmt 1 view .LVU950
1515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3283              		.loc 1 1515 36 is_stmt 0 view .LVU951
 3284 011a 236A     		ldr	r3, [r4, #32]
 3285 011c 3B43     		orrs	r3, r3, r7
 3286 011e 2362     		str	r3, [r4, #32]
1517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3287              		.loc 1 1517 9 is_stmt 1 view .LVU952
ARM GAS  /tmp/ccaL9LLd.s 			page 88


1517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3288              		.loc 1 1517 36 is_stmt 0 view .LVU953
 3289 0120 A369     		ldr	r3, [r4, #24]
 3290 0122 23F00303 		bic	r3, r3, #3
 3291 0126 A361     		str	r3, [r4, #24]
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3292              		.loc 1 1519 9 is_stmt 1 view .LVU954
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3293              		.loc 1 1519 36 is_stmt 0 view .LVU955
 3294 0128 A369     		ldr	r3, [r4, #24]
 3295 012a 3343     		orrs	r3, r3, r6
 3296 012c A361     		str	r3, [r4, #24]
1521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3297              		.loc 1 1521 9 is_stmt 1 view .LVU956
1521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3298              		.loc 1 1521 36 is_stmt 0 view .LVU957
 3299 012e A369     		ldr	r3, [r4, #24]
 3300 0130 23F0F003 		bic	r3, r3, #240
 3301 0134 A361     		str	r3, [r4, #24]
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3302              		.loc 1 1523 9 is_stmt 1 view .LVU958
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3303              		.loc 1 1523 36 is_stmt 0 view .LVU959
 3304 0136 A369     		ldr	r3, [r4, #24]
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3305              		.loc 1 1523 56 view .LVU960
 3306 0138 EA88     		ldrh	r2, [r5, #6]
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3307              		.loc 1 1523 36 view .LVU961
 3308 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3309 013e A361     		str	r3, [r4, #24]
1525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3310              		.loc 1 1525 9 is_stmt 1 view .LVU962
1525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3311              		.loc 1 1525 36 is_stmt 0 view .LVU963
 3312 0140 236A     		ldr	r3, [r4, #32]
 3313 0142 43F00103 		orr	r3, r3, #1
 3314 0146 2362     		str	r3, [r4, #32]
1527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 3315              		.loc 1 1527 9 is_stmt 1 view .LVU964
 3316 0148 AA88     		ldrh	r2, [r5, #4]
 3317 014a 0021     		movs	r1, #0
 3318 014c 2046     		mov	r0, r4
 3319 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3320              	.LVL209:
 3321              		.loc 1 1529 1 is_stmt 0 view .LVU965
 3322 0152 ADE7     		b	.L185
 3323              		.cfi_endproc
 3324              	.LFE165:
 3326              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3327              		.align	1
 3328              		.global	timer_hall_mode_config
 3329              		.syntax unified
 3330              		.thumb
 3331              		.thumb_func
 3333              	timer_hall_mode_config:
 3334              	.LVL210:
ARM GAS  /tmp/ccaL9LLd.s 			page 89


 3335              	.LFB166:
1530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER hall sensor mode
1533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  hallmode:
1535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3336              		.loc 1 1542 1 is_stmt 1 view -0
 3337              		.cfi_startproc
 3338              		@ args = 0, pretend = 0, frame = 0
 3339              		@ frame_needed = 0, uses_anonymous_args = 0
 3340              		@ link register save eliminated.
1543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode) {
 3341              		.loc 1 1543 5 view .LVU967
 3342              		.loc 1 1543 7 is_stmt 0 view .LVU968
 3343 0000 21B9     		cbnz	r1, .L195
1544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3344              		.loc 1 1544 9 is_stmt 1 view .LVU969
 3345              		.loc 1 1544 34 is_stmt 0 view .LVU970
 3346 0002 4368     		ldr	r3, [r0, #4]
 3347 0004 43F08003 		orr	r3, r3, #128
 3348 0008 4360     		str	r3, [r0, #4]
 3349 000a 7047     		bx	lr
 3350              	.L195:
1545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
 3351              		.loc 1 1545 12 is_stmt 1 view .LVU971
 3352              		.loc 1 1545 14 is_stmt 0 view .LVU972
 3353 000c 0129     		cmp	r1, #1
 3354 000e 00D0     		beq	.L197
 3355              	.L194:
1546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3356              		.loc 1 1550 1 view .LVU973
 3357 0010 7047     		bx	lr
 3358              	.L197:
1546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3359              		.loc 1 1546 9 is_stmt 1 view .LVU974
1546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3360              		.loc 1 1546 34 is_stmt 0 view .LVU975
 3361 0012 4368     		ldr	r3, [r0, #4]
 3362 0014 23F08003 		bic	r3, r3, #128
 3363 0018 4360     		str	r3, [r0, #4]
1549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3364              		.loc 1 1549 5 is_stmt 1 view .LVU976
 3365              		.loc 1 1550 1 is_stmt 0 view .LVU977
 3366 001a F9E7     		b	.L194
 3367              		.cfi_endproc
ARM GAS  /tmp/ccaL9LLd.s 			page 90


 3368              	.LFE166:
 3370              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3371              		.align	1
 3372              		.global	timer_input_trigger_source_select
 3373              		.syntax unified
 3374              		.thumb
 3375              		.thumb_func
 3377              	timer_input_trigger_source_select:
 3378              	.LVL211:
 3379              	.LFB167:
1551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      select TIMER input trigger source
1554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  intrigger:
1556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4,7,8,11))
1558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4,7,8,11))
1559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4,7,8,11))
1560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4,7,8,11))
1561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4,7,8,11))
1562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4,7,8,11))
1563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4,7,8,11))
1564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(TIMERx(x=0..4,7,8,11))
1565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3380              		.loc 1 1569 1 is_stmt 1 view -0
 3381              		.cfi_startproc
 3382              		@ args = 0, pretend = 0, frame = 0
 3383              		@ frame_needed = 0, uses_anonymous_args = 0
 3384              		@ link register save eliminated.
1570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3385              		.loc 1 1570 5 view .LVU979
 3386              		.loc 1 1570 31 is_stmt 0 view .LVU980
 3387 0000 8268     		ldr	r2, [r0, #8]
 3388 0002 22F07002 		bic	r2, r2, #112
 3389 0006 8260     		str	r2, [r0, #8]
1571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3390              		.loc 1 1571 5 is_stmt 1 view .LVU981
 3391              		.loc 1 1571 31 is_stmt 0 view .LVU982
 3392 0008 8368     		ldr	r3, [r0, #8]
 3393 000a 0B43     		orrs	r3, r3, r1
 3394 000c 8360     		str	r3, [r0, #8]
1572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3395              		.loc 1 1572 1 view .LVU983
 3396 000e 7047     		bx	lr
 3397              		.cfi_endproc
 3398              	.LFE167:
 3400              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3401              		.align	1
 3402              		.global	timer_master_output_trigger_source_select
 3403              		.syntax unified
 3404              		.thumb
 3405              		.thumb_func
ARM GAS  /tmp/ccaL9LLd.s 			page 91


 3407              	timer_master_output_trigger_source_select:
 3408              	.LVL212:
 3409              	.LFB168:
1573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      select TIMER master mode output trigger source
1576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  outrigger:
1578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7,9,10,12,13))
1580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7,9,10,12,13
1582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7,9,10,12,13))
1584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3410              		.loc 1 1591 1 is_stmt 1 view -0
 3411              		.cfi_startproc
 3412              		@ args = 0, pretend = 0, frame = 0
 3413              		@ frame_needed = 0, uses_anonymous_args = 0
 3414              		@ link register save eliminated.
1592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3415              		.loc 1 1592 5 view .LVU985
 3416              		.loc 1 1592 30 is_stmt 0 view .LVU986
 3417 0000 4268     		ldr	r2, [r0, #4]
 3418 0002 22F07002 		bic	r2, r2, #112
 3419 0006 4260     		str	r2, [r0, #4]
1593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3420              		.loc 1 1593 5 is_stmt 1 view .LVU987
 3421              		.loc 1 1593 30 is_stmt 0 view .LVU988
 3422 0008 4368     		ldr	r3, [r0, #4]
 3423 000a 0B43     		orrs	r3, r3, r1
 3424 000c 4360     		str	r3, [r0, #4]
1594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3425              		.loc 1 1594 1 view .LVU989
 3426 000e 7047     		bx	lr
 3427              		.cfi_endproc
 3428              	.LFE168:
 3430              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3431              		.align	1
 3432              		.global	timer_slave_mode_select
 3433              		.syntax unified
 3434              		.thumb
 3435              		.thumb_func
 3437              	timer_slave_mode_select:
 3438              	.LVL213:
 3439              	.LFB169:
1595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      select TIMER slave mode
1598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
ARM GAS  /tmp/ccaL9LLd.s 			page 92


1599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  slavemode:
1600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0..4,7,8,11))
1602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0(TIMERx(x=0..4,7))
1603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1(TIMERx(x=0..4,7))
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2(TIMERx(x=0..4,7))
1605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0..4,7,8,11))
1606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0..4,7,8,11))
1607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0..4,7,8,11))
1608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.(TIMERx(x=0..4,7,8,11))
1609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3440              		.loc 1 1614 1 is_stmt 1 view -0
 3441              		.cfi_startproc
 3442              		@ args = 0, pretend = 0, frame = 0
 3443              		@ frame_needed = 0, uses_anonymous_args = 0
 3444              		@ link register save eliminated.
1615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3445              		.loc 1 1615 5 view .LVU991
 3446              		.loc 1 1615 31 is_stmt 0 view .LVU992
 3447 0000 8268     		ldr	r2, [r0, #8]
 3448 0002 22F00702 		bic	r2, r2, #7
 3449 0006 8260     		str	r2, [r0, #8]
1616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3450              		.loc 1 1617 5 is_stmt 1 view .LVU993
 3451              		.loc 1 1617 31 is_stmt 0 view .LVU994
 3452 0008 8368     		ldr	r3, [r0, #8]
 3453 000a 0B43     		orrs	r3, r3, r1
 3454 000c 8360     		str	r3, [r0, #8]
1618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3455              		.loc 1 1618 1 view .LVU995
 3456 000e 7047     		bx	lr
 3457              		.cfi_endproc
 3458              	.LFE169:
 3460              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3461              		.align	1
 3462              		.global	timer_master_slave_mode_config
 3463              		.syntax unified
 3464              		.thumb
 3465              		.thumb_func
 3467              	timer_master_slave_mode_config:
 3468              	.LVL214:
 3469              	.LFB170:
1619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER master slave mode
1622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  masterslave:
1624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
ARM GAS  /tmp/ccaL9LLd.s 			page 93


1628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3470              		.loc 1 1631 1 is_stmt 1 view -0
 3471              		.cfi_startproc
 3472              		@ args = 0, pretend = 0, frame = 0
 3473              		@ frame_needed = 0, uses_anonymous_args = 0
 3474              		@ link register save eliminated.
1632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave) {
 3475              		.loc 1 1632 5 view .LVU997
 3476              		.loc 1 1632 7 is_stmt 0 view .LVU998
 3477 0000 21B9     		cbnz	r1, .L202
1633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3478              		.loc 1 1633 9 is_stmt 1 view .LVU999
 3479              		.loc 1 1633 35 is_stmt 0 view .LVU1000
 3480 0002 8368     		ldr	r3, [r0, #8]
 3481 0004 43F08003 		orr	r3, r3, #128
 3482 0008 8360     		str	r3, [r0, #8]
 3483 000a 7047     		bx	lr
 3484              	.L202:
1634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
 3485              		.loc 1 1634 12 is_stmt 1 view .LVU1001
 3486              		.loc 1 1634 14 is_stmt 0 view .LVU1002
 3487 000c 0129     		cmp	r1, #1
 3488 000e 00D0     		beq	.L204
 3489              	.L201:
1635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3490              		.loc 1 1639 1 view .LVU1003
 3491 0010 7047     		bx	lr
 3492              	.L204:
1635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3493              		.loc 1 1635 9 is_stmt 1 view .LVU1004
1635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3494              		.loc 1 1635 35 is_stmt 0 view .LVU1005
 3495 0012 8368     		ldr	r3, [r0, #8]
 3496 0014 23F08003 		bic	r3, r3, #128
 3497 0018 8360     		str	r3, [r0, #8]
1638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3498              		.loc 1 1638 5 is_stmt 1 view .LVU1006
 3499              		.loc 1 1639 1 is_stmt 0 view .LVU1007
 3500 001a F9E7     		b	.L201
 3501              		.cfi_endproc
 3502              	.LFE170:
 3504              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3505              		.align	1
 3506              		.global	timer_external_trigger_config
 3507              		.syntax unified
 3508              		.thumb
 3509              		.thumb_func
 3511              	timer_external_trigger_config:
 3512              	.LVL215:
 3513              	.LFB171:
ARM GAS  /tmp/ccaL9LLd.s 			page 94


1640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER external trigger input
1643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3514              		.loc 1 1660 1 is_stmt 1 view -0
 3515              		.cfi_startproc
 3516              		@ args = 0, pretend = 0, frame = 0
 3517              		@ frame_needed = 0, uses_anonymous_args = 0
 3518              		@ link register save eliminated.
 3519              		.loc 1 1660 1 is_stmt 0 view .LVU1009
 3520 0000 30B4     		push	{r4, r5}
 3521              	.LCFI4:
 3522              		.cfi_def_cfa_offset 8
 3523              		.cfi_offset 4, -8
 3524              		.cfi_offset 5, -4
1661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3525              		.loc 1 1661 5 is_stmt 1 view .LVU1010
 3526              		.loc 1 1661 31 is_stmt 0 view .LVU1011
 3527 0002 8568     		ldr	r5, [r0, #8]
 3528 0004 25F43F45 		bic	r5, r5, #48896
 3529 0008 8560     		str	r5, [r0, #8]
1662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3530              		.loc 1 1662 5 is_stmt 1 view .LVU1012
 3531              		.loc 1 1662 31 is_stmt 0 view .LVU1013
 3532 000a 8468     		ldr	r4, [r0, #8]
 3533              		.loc 1 1662 58 view .LVU1014
 3534 000c 1143     		orrs	r1, r1, r2
 3535              	.LVL216:
 3536              		.loc 1 1662 31 view .LVU1015
 3537 000e 0C43     		orrs	r4, r4, r1
 3538 0010 8460     		str	r4, [r0, #8]
1663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3539              		.loc 1 1663 5 is_stmt 1 view .LVU1016
 3540              		.loc 1 1663 31 is_stmt 0 view .LVU1017
 3541 0012 8268     		ldr	r2, [r0, #8]
 3542              	.LVL217:
 3543              		.loc 1 1663 31 view .LVU1018
 3544 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3545 0018 8260     		str	r2, [r0, #8]
1664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
ARM GAS  /tmp/ccaL9LLd.s 			page 95


 3546              		.loc 1 1664 1 view .LVU1019
 3547 001a 30BC     		pop	{r4, r5}
 3548              	.LCFI5:
 3549              		.cfi_restore 5
 3550              		.cfi_restore 4
 3551              		.cfi_def_cfa_offset 0
 3552 001c 7047     		bx	lr
 3553              		.cfi_endproc
 3554              	.LFE171:
 3556              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3557              		.align	1
 3558              		.global	timer_quadrature_decoder_mode_config
 3559              		.syntax unified
 3560              		.thumb
 3561              		.thumb_func
 3563              	timer_quadrature_decoder_mode_config:
 3564              	.LVL218:
 3565              	.LFB172:
1665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER quadrature decoder mode
1668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  decomode:
1670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ic0polarity:
1675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ic1polarity:
1679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         uint16_t ic0polarity, uint16_t ic1polarity)
1687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3566              		.loc 1 1687 1 is_stmt 1 view -0
 3567              		.cfi_startproc
 3568              		@ args = 0, pretend = 0, frame = 0
 3569              		@ frame_needed = 0, uses_anonymous_args = 0
 3570              		@ link register save eliminated.
 3571              		.loc 1 1687 1 is_stmt 0 view .LVU1021
 3572 0000 30B4     		push	{r4, r5}
 3573              	.LCFI6:
 3574              		.cfi_def_cfa_offset 8
 3575              		.cfi_offset 4, -8
 3576              		.cfi_offset 5, -4
1688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3577              		.loc 1 1688 5 is_stmt 1 view .LVU1022
 3578              		.loc 1 1688 31 is_stmt 0 view .LVU1023
 3579 0002 8568     		ldr	r5, [r0, #8]
 3580 0004 25F00705 		bic	r5, r5, #7
ARM GAS  /tmp/ccaL9LLd.s 			page 96


 3581 0008 8560     		str	r5, [r0, #8]
1689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3582              		.loc 1 1689 5 is_stmt 1 view .LVU1024
 3583              		.loc 1 1689 31 is_stmt 0 view .LVU1025
 3584 000a 8468     		ldr	r4, [r0, #8]
 3585 000c 0C43     		orrs	r4, r4, r1
 3586 000e 8460     		str	r4, [r0, #8]
1690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3587              		.loc 1 1691 5 is_stmt 1 view .LVU1026
 3588              		.loc 1 1691 32 is_stmt 0 view .LVU1027
 3589 0010 8169     		ldr	r1, [r0, #24]
 3590              	.LVL219:
 3591              		.loc 1 1691 32 view .LVU1028
 3592 0012 21F44071 		bic	r1, r1, #768
 3593 0016 21F00301 		bic	r1, r1, #3
 3594 001a 8161     		str	r1, [r0, #24]
1692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3595              		.loc 1 1692 5 is_stmt 1 view .LVU1029
 3596              		.loc 1 1692 32 is_stmt 0 view .LVU1030
 3597 001c 8169     		ldr	r1, [r0, #24]
 3598 001e 41F48071 		orr	r1, r1, #256
 3599 0022 41F00101 		orr	r1, r1, #1
 3600 0026 8161     		str	r1, [r0, #24]
1693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3601              		.loc 1 1694 5 is_stmt 1 view .LVU1031
 3602              		.loc 1 1694 32 is_stmt 0 view .LVU1032
 3603 0028 046A     		ldr	r4, [r0, #32]
 3604 002a 24F00A04 		bic	r4, r4, #10
 3605 002e 0462     		str	r4, [r0, #32]
1695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3606              		.loc 1 1695 5 is_stmt 1 view .LVU1033
 3607              		.loc 1 1695 32 is_stmt 0 view .LVU1034
 3608 0030 046A     		ldr	r4, [r0, #32]
 3609 0032 24F0A004 		bic	r4, r4, #160
 3610 0036 0462     		str	r4, [r0, #32]
1696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3611              		.loc 1 1696 5 is_stmt 1 view .LVU1035
 3612              		.loc 1 1696 32 is_stmt 0 view .LVU1036
 3613 0038 016A     		ldr	r1, [r0, #32]
 3614              		.loc 1 1696 58 view .LVU1037
 3615 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3616              	.LVL220:
 3617              		.loc 1 1696 32 view .LVU1038
 3618 003e 1143     		orrs	r1, r1, r2
 3619 0040 0162     		str	r1, [r0, #32]
1697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3620              		.loc 1 1697 1 view .LVU1039
 3621 0042 30BC     		pop	{r4, r5}
 3622              	.LCFI7:
 3623              		.cfi_restore 5
 3624              		.cfi_restore 4
 3625              		.cfi_def_cfa_offset 0
 3626 0044 7047     		bx	lr
 3627              		.cfi_endproc
 3628              	.LFE172:
ARM GAS  /tmp/ccaL9LLd.s 			page 97


 3630              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3631              		.align	1
 3632              		.global	timer_internal_clock_config
 3633              		.syntax unified
 3634              		.thumb
 3635              		.thumb_func
 3637              	timer_internal_clock_config:
 3638              	.LVL221:
 3639              	.LFB173:
1698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER internal clock mode
1701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3640              		.loc 1 1706 1 is_stmt 1 view -0
 3641              		.cfi_startproc
 3642              		@ args = 0, pretend = 0, frame = 0
 3643              		@ frame_needed = 0, uses_anonymous_args = 0
 3644              		@ link register save eliminated.
1707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3645              		.loc 1 1707 5 view .LVU1041
 3646              		.loc 1 1707 31 is_stmt 0 view .LVU1042
 3647 0000 8368     		ldr	r3, [r0, #8]
 3648 0002 23F00703 		bic	r3, r3, #7
 3649 0006 8360     		str	r3, [r0, #8]
1708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3650              		.loc 1 1708 1 view .LVU1043
 3651 0008 7047     		bx	lr
 3652              		.cfi_endproc
 3653              	.LFE173:
 3655              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3656              		.align	1
 3657              		.global	timer_internal_trigger_as_external_clock_config
 3658              		.syntax unified
 3659              		.thumb
 3660              		.thumb_func
 3662              	timer_internal_trigger_as_external_clock_config:
 3663              	.LVL222:
 3664              	.LFB174:
1709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  intrigger:
1714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
ARM GAS  /tmp/ccaL9LLd.s 			page 98


1723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3665              		.loc 1 1723 1 is_stmt 1 view -0
 3666              		.cfi_startproc
 3667              		@ args = 0, pretend = 0, frame = 0
 3668              		@ frame_needed = 0, uses_anonymous_args = 0
 3669              		.loc 1 1723 1 is_stmt 0 view .LVU1045
 3670 0000 10B5     		push	{r4, lr}
 3671              	.LCFI8:
 3672              		.cfi_def_cfa_offset 8
 3673              		.cfi_offset 4, -8
 3674              		.cfi_offset 14, -4
 3675 0002 0446     		mov	r4, r0
1724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3676              		.loc 1 1724 5 is_stmt 1 view .LVU1046
 3677 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3678              	.LVL223:
1725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3679              		.loc 1 1725 5 view .LVU1047
 3680              		.loc 1 1725 31 is_stmt 0 view .LVU1048
 3681 0008 A368     		ldr	r3, [r4, #8]
 3682 000a 23F00703 		bic	r3, r3, #7
 3683 000e A360     		str	r3, [r4, #8]
1726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3684              		.loc 1 1726 5 is_stmt 1 view .LVU1049
 3685              		.loc 1 1726 31 is_stmt 0 view .LVU1050
 3686 0010 A368     		ldr	r3, [r4, #8]
 3687 0012 43F00703 		orr	r3, r3, #7
 3688 0016 A360     		str	r3, [r4, #8]
1727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3689              		.loc 1 1727 1 view .LVU1051
 3690 0018 10BD     		pop	{r4, pc}
 3691              		.loc 1 1727 1 view .LVU1052
 3692              		.cfi_endproc
 3693              	.LFE174:
 3695              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3696              		.align	1
 3697              		.global	timer_external_trigger_as_external_clock_config
 3698              		.syntax unified
 3699              		.thumb
 3700              		.thumb_func
 3702              	timer_external_trigger_as_external_clock_config:
 3703              	.LVL224:
 3704              	.LFB175:
1728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extrigger:
1733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
ARM GAS  /tmp/ccaL9LLd.s 			page 99


1742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         uint16_t extpolarity, uint32_t extfilter)
1747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3705              		.loc 1 1747 1 is_stmt 1 view -0
 3706              		.cfi_startproc
 3707              		@ args = 0, pretend = 0, frame = 0
 3708              		@ frame_needed = 0, uses_anonymous_args = 0
 3709              		.loc 1 1747 1 is_stmt 0 view .LVU1054
 3710 0000 10B5     		push	{r4, lr}
 3711              	.LCFI9:
 3712              		.cfi_def_cfa_offset 8
 3713              		.cfi_offset 4, -8
 3714              		.cfi_offset 14, -4
 3715 0002 0446     		mov	r4, r0
1748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 3716              		.loc 1 1748 5 is_stmt 1 view .LVU1055
 3717              		.loc 1 1748 7 is_stmt 0 view .LVU1056
 3718 0004 6029     		cmp	r1, #96
 3719 0006 2AD0     		beq	.L216
1749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
1752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
1754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3720              		.loc 1 1767 9 is_stmt 1 view .LVU1057
 3721              		.loc 1 1767 36 is_stmt 0 view .LVU1058
 3722 0008 006A     		ldr	r0, [r0, #32]
 3723              	.LVL225:
 3724              		.loc 1 1767 36 view .LVU1059
 3725 000a 20F00100 		bic	r0, r0, #1
 3726 000e 2062     		str	r0, [r4, #32]
1768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3727              		.loc 1 1769 9 is_stmt 1 view .LVU1060
 3728              		.loc 1 1769 36 is_stmt 0 view .LVU1061
 3729 0010 206A     		ldr	r0, [r4, #32]
 3730 0012 20F00A00 		bic	r0, r0, #10
 3731 0016 2062     		str	r0, [r4, #32]
1770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
ARM GAS  /tmp/ccaL9LLd.s 			page 100


 3732              		.loc 1 1771 9 is_stmt 1 view .LVU1062
 3733              		.loc 1 1771 36 is_stmt 0 view .LVU1063
 3734 0018 206A     		ldr	r0, [r4, #32]
 3735 001a 0243     		orrs	r2, r2, r0
 3736              	.LVL226:
 3737              		.loc 1 1771 36 view .LVU1064
 3738 001c 2262     		str	r2, [r4, #32]
1772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3739              		.loc 1 1773 9 is_stmt 1 view .LVU1065
 3740              		.loc 1 1773 36 is_stmt 0 view .LVU1066
 3741 001e A269     		ldr	r2, [r4, #24]
 3742 0020 22F00302 		bic	r2, r2, #3
 3743 0024 A261     		str	r2, [r4, #24]
1774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3744              		.loc 1 1775 9 is_stmt 1 view .LVU1067
 3745              		.loc 1 1775 36 is_stmt 0 view .LVU1068
 3746 0026 A269     		ldr	r2, [r4, #24]
 3747 0028 42F00102 		orr	r2, r2, #1
 3748 002c A261     		str	r2, [r4, #24]
1776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3749              		.loc 1 1777 9 is_stmt 1 view .LVU1069
 3750              		.loc 1 1777 36 is_stmt 0 view .LVU1070
 3751 002e A269     		ldr	r2, [r4, #24]
 3752 0030 22F0F002 		bic	r2, r2, #240
 3753 0034 A261     		str	r2, [r4, #24]
1778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3754              		.loc 1 1779 9 is_stmt 1 view .LVU1071
 3755              		.loc 1 1779 36 is_stmt 0 view .LVU1072
 3756 0036 A269     		ldr	r2, [r4, #24]
 3757 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3758              	.LVL227:
 3759              		.loc 1 1779 36 view .LVU1073
 3760 003c A361     		str	r3, [r4, #24]
1780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3761              		.loc 1 1781 9 is_stmt 1 view .LVU1074
 3762              		.loc 1 1781 36 is_stmt 0 view .LVU1075
 3763 003e 236A     		ldr	r3, [r4, #32]
 3764 0040 43F00103 		orr	r3, r3, #1
 3765 0044 2362     		str	r3, [r4, #32]
 3766              	.L214:
1782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* select TIMER input trigger source */
1784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3767              		.loc 1 1784 5 is_stmt 1 view .LVU1076
 3768 0046 2046     		mov	r0, r4
 3769 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3770              	.LVL228:
1785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* reset the SMC bit */
1786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3771              		.loc 1 1786 5 view .LVU1077
 3772              		.loc 1 1786 31 is_stmt 0 view .LVU1078
 3773 004c A368     		ldr	r3, [r4, #8]
ARM GAS  /tmp/ccaL9LLd.s 			page 101


 3774 004e 23F00703 		bic	r3, r3, #7
 3775 0052 A360     		str	r3, [r4, #8]
1787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* set the SMC bit */
1788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3776              		.loc 1 1788 5 is_stmt 1 view .LVU1079
 3777              		.loc 1 1788 31 is_stmt 0 view .LVU1080
 3778 0054 A368     		ldr	r3, [r4, #8]
 3779 0056 43F00703 		orr	r3, r3, #7
 3780 005a A360     		str	r3, [r4, #8]
1789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3781              		.loc 1 1789 1 view .LVU1081
 3782 005c 10BD     		pop	{r4, pc}
 3783              	.LVL229:
 3784              	.L216:
1750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 3785              		.loc 1 1750 9 is_stmt 1 view .LVU1082
1750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 3786              		.loc 1 1750 36 is_stmt 0 view .LVU1083
 3787 005e 006A     		ldr	r0, [r0, #32]
 3788              	.LVL230:
1750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 3789              		.loc 1 1750 36 view .LVU1084
 3790 0060 20F01000 		bic	r0, r0, #16
 3791 0064 2062     		str	r0, [r4, #32]
1752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
 3792              		.loc 1 1752 9 is_stmt 1 view .LVU1085
1752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
 3793              		.loc 1 1752 36 is_stmt 0 view .LVU1086
 3794 0066 206A     		ldr	r0, [r4, #32]
 3795 0068 20F0A000 		bic	r0, r0, #160
 3796 006c 2062     		str	r0, [r4, #32]
1754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3797              		.loc 1 1754 9 is_stmt 1 view .LVU1087
1754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3798              		.loc 1 1754 36 is_stmt 0 view .LVU1088
 3799 006e 206A     		ldr	r0, [r4, #32]
 3800 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3801              	.LVL231:
1754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3802              		.loc 1 1754 36 view .LVU1089
 3803 0074 2262     		str	r2, [r4, #32]
1756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3804              		.loc 1 1756 9 is_stmt 1 view .LVU1090
1756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3805              		.loc 1 1756 36 is_stmt 0 view .LVU1091
 3806 0076 A269     		ldr	r2, [r4, #24]
 3807 0078 22F44072 		bic	r2, r2, #768
 3808 007c A261     		str	r2, [r4, #24]
1758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3809              		.loc 1 1758 9 is_stmt 1 view .LVU1092
1758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3810              		.loc 1 1758 36 is_stmt 0 view .LVU1093
 3811 007e A269     		ldr	r2, [r4, #24]
 3812 0080 42F48072 		orr	r2, r2, #256
 3813 0084 A261     		str	r2, [r4, #24]
1760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3814              		.loc 1 1760 9 is_stmt 1 view .LVU1094
ARM GAS  /tmp/ccaL9LLd.s 			page 102


1760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3815              		.loc 1 1760 36 is_stmt 0 view .LVU1095
 3816 0086 A269     		ldr	r2, [r4, #24]
 3817 0088 22F47042 		bic	r2, r2, #61440
 3818 008c A261     		str	r2, [r4, #24]
1762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3819              		.loc 1 1762 9 is_stmt 1 view .LVU1096
1762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3820              		.loc 1 1762 36 is_stmt 0 view .LVU1097
 3821 008e A269     		ldr	r2, [r4, #24]
 3822 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3823              	.LVL232:
1762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3824              		.loc 1 1762 36 view .LVU1098
 3825 0094 A361     		str	r3, [r4, #24]
1764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 3826              		.loc 1 1764 9 is_stmt 1 view .LVU1099
1764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
 3827              		.loc 1 1764 36 is_stmt 0 view .LVU1100
 3828 0096 236A     		ldr	r3, [r4, #32]
 3829 0098 43F01003 		orr	r3, r3, #16
 3830 009c 2362     		str	r3, [r4, #32]
 3831 009e D2E7     		b	.L214
 3832              		.cfi_endproc
 3833              	.LFE175:
 3835              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3836              		.align	1
 3837              		.global	timer_external_clock_mode0_config
 3838              		.syntax unified
 3839              		.thumb
 3840              		.thumb_func
 3842              	timer_external_clock_mode0_config:
 3843              	.LVL233:
 3844              	.LFB176:
1790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode0
1793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3845              		.loc 1 1810 1 is_stmt 1 view -0
 3846              		.cfi_startproc
ARM GAS  /tmp/ccaL9LLd.s 			page 103


 3847              		@ args = 0, pretend = 0, frame = 0
 3848              		@ frame_needed = 0, uses_anonymous_args = 0
 3849              		.loc 1 1810 1 is_stmt 0 view .LVU1102
 3850 0000 10B5     		push	{r4, lr}
 3851              	.LCFI10:
 3852              		.cfi_def_cfa_offset 8
 3853              		.cfi_offset 4, -8
 3854              		.cfi_offset 14, -4
 3855 0002 0446     		mov	r4, r0
1811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3856              		.loc 1 1812 5 is_stmt 1 view .LVU1103
 3857 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3858              	.LVL234:
1813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* reset the SMC bit,TRGS bit */
1815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3859              		.loc 1 1815 5 view .LVU1104
 3860              		.loc 1 1815 31 is_stmt 0 view .LVU1105
 3861 0008 A368     		ldr	r3, [r4, #8]
 3862 000a 23F07703 		bic	r3, r3, #119
 3863 000e A360     		str	r3, [r4, #8]
1816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
1817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3864              		.loc 1 1817 5 is_stmt 1 view .LVU1106
 3865              		.loc 1 1817 31 is_stmt 0 view .LVU1107
 3866 0010 A368     		ldr	r3, [r4, #8]
 3867 0012 43F07703 		orr	r3, r3, #119
 3868 0016 A360     		str	r3, [r4, #8]
1818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3869              		.loc 1 1818 1 view .LVU1108
 3870 0018 10BD     		pop	{r4, pc}
 3871              		.loc 1 1818 1 view .LVU1109
 3872              		.cfi_endproc
 3873              	.LFE176:
 3875              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3876              		.align	1
 3877              		.global	timer_external_clock_mode1_config
 3878              		.syntax unified
 3879              		.thumb
 3880              		.thumb_func
 3882              	timer_external_clock_mode1_config:
 3883              	.LVL235:
 3884              	.LFB177:
1819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode1
1822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
ARM GAS  /tmp/ccaL9LLd.s 			page 104


1832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3885              		.loc 1 1839 1 is_stmt 1 view -0
 3886              		.cfi_startproc
 3887              		@ args = 0, pretend = 0, frame = 0
 3888              		@ frame_needed = 0, uses_anonymous_args = 0
 3889              		.loc 1 1839 1 is_stmt 0 view .LVU1111
 3890 0000 10B5     		push	{r4, lr}
 3891              	.LCFI11:
 3892              		.cfi_def_cfa_offset 8
 3893              		.cfi_offset 4, -8
 3894              		.cfi_offset 14, -4
 3895 0002 0446     		mov	r4, r0
1840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3896              		.loc 1 1841 5 is_stmt 1 view .LVU1112
 3897 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3898              	.LVL236:
1842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3899              		.loc 1 1843 5 view .LVU1113
 3900              		.loc 1 1843 31 is_stmt 0 view .LVU1114
 3901 0008 A368     		ldr	r3, [r4, #8]
 3902 000a 43F48043 		orr	r3, r3, #16384
 3903 000e A360     		str	r3, [r4, #8]
1844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3904              		.loc 1 1844 1 view .LVU1115
 3905 0010 10BD     		pop	{r4, pc}
 3906              		.loc 1 1844 1 view .LVU1116
 3907              		.cfi_endproc
 3908              	.LFE177:
 3910              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3911              		.align	1
 3912              		.global	timer_external_clock_mode1_disable
 3913              		.syntax unified
 3914              		.thumb
 3915              		.thumb_func
 3917              	timer_external_clock_mode1_disable:
 3918              	.LVL237:
 3919              	.LFB178:
1845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable TIMER the external clock mode1
1848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3920              		.loc 1 1853 1 is_stmt 1 view -0
 3921              		.cfi_startproc
ARM GAS  /tmp/ccaL9LLd.s 			page 105


 3922              		@ args = 0, pretend = 0, frame = 0
 3923              		@ frame_needed = 0, uses_anonymous_args = 0
 3924              		@ link register save eliminated.
1854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3925              		.loc 1 1854 5 view .LVU1118
 3926              		.loc 1 1854 31 is_stmt 0 view .LVU1119
 3927 0000 8368     		ldr	r3, [r0, #8]
 3928 0002 23F48043 		bic	r3, r3, #16384
 3929 0006 8360     		str	r3, [r0, #8]
1855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3930              		.loc 1 1855 1 view .LVU1120
 3931 0008 7047     		bx	lr
 3932              		.cfi_endproc
 3933              	.LFE178:
 3935              		.section	.text.timer_channel_remap_config,"ax",%progbits
 3936              		.align	1
 3937              		.global	timer_channel_remap_config
 3938              		.syntax unified
 3939              		.thumb
 3940              		.thumb_func
 3942              	timer_channel_remap_config:
 3943              	.LVL238:
 3944              	.LFB179:
1856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel remap function
1859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=1,4,10)
1860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  remap:
1861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_TIMER7_TRGO: timer1 internal trigger input1 remap to TIMER7_TRGO
1863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_ETHERNET_PTP: timer1 internal trigger input1 remap to ethernet PT
1864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_FS_SOF: timer1 internal trigger input1 remap to USB FS SOF
1865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_HS_SOF: timer1 internal trigger input1 remap to USB HS SOF
1866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_GPIO: timer4 channel 3 input remap to GPIO pin
1867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_IRC32K: timer4 channel 3 input remap to IRC32K
1868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_LXTAL: timer4 channel 3 input remap to  LXTAL
1869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_RTC_WAKEUP_INT: timer4 channel 3 input remap to RTC wakeup interru
1870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_GPIO: timer10 internal trigger input1 remap based on GPIO settin
1871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_RTC_HXTAL_DIV: timer10 internal trigger input1 remap  HXTAL _DIV
1872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)
1876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3945              		.loc 1 1876 1 is_stmt 1 view -0
 3946              		.cfi_startproc
 3947              		@ args = 0, pretend = 0, frame = 0
 3948              		@ frame_needed = 0, uses_anonymous_args = 0
 3949              		@ link register save eliminated.
1877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_IRMP(timer_periph) = (uint32_t)remap;
 3950              		.loc 1 1877 5 view .LVU1122
 3951              		.loc 1 1877 30 is_stmt 0 view .LVU1123
 3952 0000 0165     		str	r1, [r0, #80]
1878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3953              		.loc 1 1878 1 view .LVU1124
 3954 0002 7047     		bx	lr
 3955              		.cfi_endproc
ARM GAS  /tmp/ccaL9LLd.s 			page 106


 3956              	.LFE179:
 3958              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 3959              		.align	1
 3960              		.global	timer_write_chxval_register_config
 3961              		.syntax unified
 3962              		.thumb
 3963              		.thumb_func
 3965              	timer_write_chxval_register_config:
 3966              	.LVL239:
 3967              	.LFB180:
1879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER write CHxVAL register selection
1882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  ccsel:
1884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
1886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_ENABLE:  when write the CHxVAL register, if the write value is same 
1887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
1891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 3968              		.loc 1 1891 1 is_stmt 1 view -0
 3969              		.cfi_startproc
 3970              		@ args = 0, pretend = 0, frame = 0
 3971              		@ frame_needed = 0, uses_anonymous_args = 0
 3972              		@ link register save eliminated.
1892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel) {
 3973              		.loc 1 1892 5 view .LVU1126
 3974              		.loc 1 1892 7 is_stmt 0 view .LVU1127
 3975 0000 0229     		cmp	r1, #2
 3976 0002 07D0     		beq	.L226
1893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
1894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3977              		.loc 1 1894 12 is_stmt 1 view .LVU1128
 3978              		.loc 1 1894 14 is_stmt 0 view .LVU1129
 3979 0004 29B9     		cbnz	r1, .L223
1895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 3980              		.loc 1 1895 9 is_stmt 1 view .LVU1130
 3981              		.loc 1 1895 33 is_stmt 0 view .LVU1131
 3982 0006 D0F8FC30 		ldr	r3, [r0, #252]
 3983 000a 23F00203 		bic	r3, r3, #2
 3984 000e C0F8FC30 		str	r3, [r0, #252]
1896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 3985              		.loc 1 1898 5 is_stmt 1 view .LVU1132
 3986              	.L223:
1899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 3987              		.loc 1 1899 1 is_stmt 0 view .LVU1133
 3988 0012 7047     		bx	lr
 3989              	.L226:
1893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3990              		.loc 1 1893 9 is_stmt 1 view .LVU1134
1893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3991              		.loc 1 1893 33 is_stmt 0 view .LVU1135
ARM GAS  /tmp/ccaL9LLd.s 			page 107


 3992 0014 D0F8FC30 		ldr	r3, [r0, #252]
 3993 0018 43F00203 		orr	r3, r3, #2
 3994 001c C0F8FC30 		str	r3, [r0, #252]
 3995 0020 7047     		bx	lr
 3996              		.cfi_endproc
 3997              	.LFE180:
 3999              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 4000              		.align	1
 4001              		.global	timer_output_value_selection_config
 4002              		.syntax unified
 4003              		.thumb
 4004              		.thumb_func
 4006              	timer_output_value_selection_config:
 4007              	.LVL240:
 4008              	.LFB181:
1900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      configure TIMER output value selection
1903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  outsel:
1905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
1907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
1908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
1912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4009              		.loc 1 1912 1 is_stmt 1 view -0
 4010              		.cfi_startproc
 4011              		@ args = 0, pretend = 0, frame = 0
 4012              		@ frame_needed = 0, uses_anonymous_args = 0
 4013              		@ link register save eliminated.
1913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel) {
 4014              		.loc 1 1913 5 view .LVU1137
 4015              		.loc 1 1913 7 is_stmt 0 view .LVU1138
 4016 0000 0129     		cmp	r1, #1
 4017 0002 07D0     		beq	.L230
1914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
1915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4018              		.loc 1 1915 12 is_stmt 1 view .LVU1139
 4019              		.loc 1 1915 14 is_stmt 0 view .LVU1140
 4020 0004 29B9     		cbnz	r1, .L227
1916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 4021              		.loc 1 1916 9 is_stmt 1 view .LVU1141
 4022              		.loc 1 1916 33 is_stmt 0 view .LVU1142
 4023 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4024 000a 23F00103 		bic	r3, r3, #1
 4025 000e C0F8FC30 		str	r3, [r0, #252]
1917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
 4026              		.loc 1 1919 5 is_stmt 1 view .LVU1143
 4027              	.L227:
1920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 4028              		.loc 1 1920 1 is_stmt 0 view .LVU1144
 4029 0012 7047     		bx	lr
ARM GAS  /tmp/ccaL9LLd.s 			page 108


 4030              	.L230:
1914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4031              		.loc 1 1914 9 is_stmt 1 view .LVU1145
1914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4032              		.loc 1 1914 33 is_stmt 0 view .LVU1146
 4033 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4034 0018 43F00103 		orr	r3, r3, #1
 4035 001c C0F8FC30 		str	r3, [r0, #252]
 4036 0020 7047     		bx	lr
 4037              		.cfi_endproc
 4038              	.LFE181:
 4040              		.section	.text.timer_flag_get,"ax",%progbits
 4041              		.align	1
 4042              		.global	timer_flag_get
 4043              		.syntax unified
 4044              		.thumb
 4045              		.thumb_func
 4047              	timer_flag_get:
 4048              	.LVL241:
 4049              	.LFB182:
1921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      get TIMER flags
1924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
1941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4050              		.loc 1 1943 1 is_stmt 1 view -0
 4051              		.cfi_startproc
 4052              		@ args = 0, pretend = 0, frame = 0
 4053              		@ frame_needed = 0, uses_anonymous_args = 0
 4054              		@ link register save eliminated.
1944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)) {
 4055              		.loc 1 1944 5 view .LVU1148
 4056              		.loc 1 1944 18 is_stmt 0 view .LVU1149
 4057 0000 0369     		ldr	r3, [r0, #16]
 4058              		.loc 1 1944 7 view .LVU1150
 4059 0002 0B42     		tst	r3, r1
 4060 0004 01D0     		beq	.L233
1945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         return SET;
 4061              		.loc 1 1945 16 view .LVU1151
ARM GAS  /tmp/ccaL9LLd.s 			page 109


 4062 0006 0120     		movs	r0, #1
 4063              	.LVL242:
 4064              		.loc 1 1945 16 view .LVU1152
 4065 0008 7047     		bx	lr
 4066              	.LVL243:
 4067              	.L233:
1946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
1947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         return RESET;
 4068              		.loc 1 1947 16 view .LVU1153
 4069 000a 0020     		movs	r0, #0
 4070              	.LVL244:
1948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
1949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 4071              		.loc 1 1949 1 view .LVU1154
 4072 000c 7047     		bx	lr
 4073              		.cfi_endproc
 4074              	.LFE182:
 4076              		.section	.text.timer_flag_clear,"ax",%progbits
 4077              		.align	1
 4078              		.global	timer_flag_clear
 4079              		.syntax unified
 4080              		.thumb
 4081              		.thumb_func
 4083              	timer_flag_clear:
 4084              	.LVL245:
 4085              	.LFB183:
1950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      clear TIMER flags
1953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
1972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4086              		.loc 1 1972 1 is_stmt 1 view -0
 4087              		.cfi_startproc
 4088              		@ args = 0, pretend = 0, frame = 0
 4089              		@ frame_needed = 0, uses_anonymous_args = 0
 4090              		@ link register save eliminated.
1973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 4091              		.loc 1 1973 5 view .LVU1156
 4092              		.loc 1 1973 33 is_stmt 0 view .LVU1157
ARM GAS  /tmp/ccaL9LLd.s 			page 110


 4093 0000 C943     		mvns	r1, r1
 4094              	.LVL246:
 4095              		.loc 1 1973 30 view .LVU1158
 4096 0002 0161     		str	r1, [r0, #16]
1974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 4097              		.loc 1 1974 1 view .LVU1159
 4098 0004 7047     		bx	lr
 4099              		.cfi_endproc
 4100              	.LFE183:
 4102              		.section	.text.timer_interrupt_enable,"ax",%progbits
 4103              		.align	1
 4104              		.global	timer_interrupt_enable
 4105              		.syntax unified
 4106              		.thumb
 4107              		.thumb_func
 4109              	timer_interrupt_enable:
 4110              	.LVL247:
 4111              	.LFB184:
1975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      enable the TIMER interrupt
1978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt enable source
1980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
1990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
1991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
1992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4112              		.loc 1 1993 1 is_stmt 1 view -0
 4113              		.cfi_startproc
 4114              		@ args = 0, pretend = 0, frame = 0
 4115              		@ frame_needed = 0, uses_anonymous_args = 0
 4116              		@ link register save eliminated.
1994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 4117              		.loc 1 1994 5 view .LVU1161
 4118              		.loc 1 1994 34 is_stmt 0 view .LVU1162
 4119 0000 C368     		ldr	r3, [r0, #12]
 4120 0002 0B43     		orrs	r3, r3, r1
 4121 0004 C360     		str	r3, [r0, #12]
1995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 4122              		.loc 1 1995 1 view .LVU1163
 4123 0006 7047     		bx	lr
 4124              		.cfi_endproc
 4125              	.LFE184:
 4127              		.section	.text.timer_interrupt_disable,"ax",%progbits
 4128              		.align	1
 4129              		.global	timer_interrupt_disable
 4130              		.syntax unified
ARM GAS  /tmp/ccaL9LLd.s 			page 111


 4131              		.thumb
 4132              		.thumb_func
 4134              	timer_interrupt_disable:
 4135              	.LVL248:
 4136              	.LFB185:
1996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
1997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
1998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      disable the TIMER interrupt
1999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt source enable
2001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
2003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
2004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
2005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
2006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
2007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
2008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
2009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
2010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
2011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
2012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
2013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
2014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4137              		.loc 1 2014 1 is_stmt 1 view -0
 4138              		.cfi_startproc
 4139              		@ args = 0, pretend = 0, frame = 0
 4140              		@ frame_needed = 0, uses_anonymous_args = 0
 4141              		@ link register save eliminated.
2015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt);
 4142              		.loc 1 2015 5 view .LVU1165
 4143              		.loc 1 2015 34 is_stmt 0 view .LVU1166
 4144 0000 C368     		ldr	r3, [r0, #12]
 4145 0002 23EA0103 		bic	r3, r3, r1
 4146 0006 C360     		str	r3, [r0, #12]
2016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 4147              		.loc 1 2016 1 view .LVU1167
 4148 0008 7047     		bx	lr
 4149              		.cfi_endproc
 4150              	.LFE185:
 4152              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 4153              		.align	1
 4154              		.global	timer_interrupt_flag_get
 4155              		.syntax unified
 4156              		.thumb
 4157              		.thumb_func
 4159              	timer_interrupt_flag_get:
 4160              	.LVL249:
 4161              	.LFB186:
2017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
2018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
2019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      get timer interrupt flag
2020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
2024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
ARM GAS  /tmp/ccaL9LLd.s 			page 112


2025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
2032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
2033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
2034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
2035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4162              		.loc 1 2035 1 is_stmt 1 view -0
 4163              		.cfi_startproc
 4164              		@ args = 0, pretend = 0, frame = 0
 4165              		@ frame_needed = 0, uses_anonymous_args = 0
 4166              		@ link register save eliminated.
2036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     uint32_t val;
 4167              		.loc 1 2036 5 view .LVU1169
2037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 4168              		.loc 1 2037 5 view .LVU1170
 4169              		.loc 1 2037 12 is_stmt 0 view .LVU1171
 4170 0000 C368     		ldr	r3, [r0, #12]
 4171              		.loc 1 2037 9 view .LVU1172
 4172 0002 0B40     		ands	r3, r3, r1
 4173              	.LVL250:
2038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)) {
 4174              		.loc 1 2038 5 is_stmt 1 view .LVU1173
 4175              		.loc 1 2038 19 is_stmt 0 view .LVU1174
 4176 0004 0269     		ldr	r2, [r0, #16]
 4177              		.loc 1 2038 7 view .LVU1175
 4178 0006 0A42     		tst	r2, r1
 4179 0008 02D0     		beq	.L239
 4180              		.loc 1 2038 58 discriminator 1 view .LVU1176
 4181 000a 1BB9     		cbnz	r3, .L240
2039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         return SET;
2040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     } else {
2041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         return RESET;
 4182              		.loc 1 2041 16 view .LVU1177
 4183 000c 0020     		movs	r0, #0
 4184              	.LVL251:
 4185              		.loc 1 2041 16 view .LVU1178
 4186 000e 7047     		bx	lr
 4187              	.LVL252:
 4188              	.L239:
 4189              		.loc 1 2041 16 view .LVU1179
 4190 0010 0020     		movs	r0, #0
 4191              	.LVL253:
 4192              		.loc 1 2041 16 view .LVU1180
 4193 0012 7047     		bx	lr
 4194              	.LVL254:
 4195              	.L240:
2039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****         return SET;
 4196              		.loc 1 2039 16 view .LVU1181
 4197 0014 0120     		movs	r0, #1
 4198              	.LVL255:
2042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     }
2043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
ARM GAS  /tmp/ccaL9LLd.s 			page 113


 4199              		.loc 1 2043 1 view .LVU1182
 4200 0016 7047     		bx	lr
 4201              		.cfi_endproc
 4202              	.LFE186:
 4204              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 4205              		.align	1
 4206              		.global	timer_interrupt_flag_clear
 4207              		.syntax unified
 4208              		.thumb
 4209              		.thumb_func
 4211              	timer_interrupt_flag_clear:
 4212              	.LVL256:
 4213              	.LFB187:
2044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** 
2045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** /*!
2046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \brief      clear TIMER interrupt flag
2047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
2051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
2052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \param[out] none
2059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     \retval     none
2060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** */
2061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
2062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** {
 4214              		.loc 1 2062 1 is_stmt 1 view -0
 4215              		.cfi_startproc
 4216              		@ args = 0, pretend = 0, frame = 0
 4217              		@ frame_needed = 0, uses_anonymous_args = 0
 4218              		@ link register save eliminated.
2063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 4219              		.loc 1 2063 5 view .LVU1184
 4220              		.loc 1 2063 33 is_stmt 0 view .LVU1185
 4221 0000 C943     		mvns	r1, r1
 4222              	.LVL257:
 4223              		.loc 1 2063 30 view .LVU1186
 4224 0002 0161     		str	r1, [r0, #16]
2064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_timer.c **** }
 4225              		.loc 1 2064 1 view .LVU1187
 4226 0004 7047     		bx	lr
 4227              		.cfi_endproc
 4228              	.LFE187:
 4230              		.text
 4231              	.Letext0:
 4232              		.file 2 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 4233              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 4234              		.file 4 "Core/Inc/gd32f4xx.h"
 4235              		.file 5 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_rcu.h"
 4236              		.file 6 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_timer.h"
ARM GAS  /tmp/ccaL9LLd.s 			page 114


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_timer.c
     /tmp/ccaL9LLd.s:20     .text.timer_deinit:0000000000000000 $t
     /tmp/ccaL9LLd.s:26     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccaL9LLd.s:291    .text.timer_deinit:0000000000000170 $d
     /tmp/ccaL9LLd.s:299    .text.timer_struct_para_init:0000000000000000 $t
     /tmp/ccaL9LLd.s:305    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
     /tmp/ccaL9LLd.s:339    .text.timer_init:0000000000000000 $t
     /tmp/ccaL9LLd.s:345    .text.timer_init:0000000000000000 timer_init
     /tmp/ccaL9LLd.s:459    .text.timer_init:0000000000000088 $d
     /tmp/ccaL9LLd.s:465    .text.timer_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:471    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccaL9LLd.s:490    .text.timer_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:496    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccaL9LLd.s:515    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:521    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccaL9LLd.s:540    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:546    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccaL9LLd.s:565    .text.timer_update_event_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:571    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccaL9LLd.s:590    .text.timer_update_event_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:596    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccaL9LLd.s:615    .text.timer_counter_alignment:0000000000000000 $t
     /tmp/ccaL9LLd.s:621    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccaL9LLd.s:645    .text.timer_counter_up_direction:0000000000000000 $t
     /tmp/ccaL9LLd.s:651    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccaL9LLd.s:670    .text.timer_counter_down_direction:0000000000000000 $t
     /tmp/ccaL9LLd.s:676    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccaL9LLd.s:695    .text.timer_prescaler_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:701    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccaL9LLd.s:727    .text.timer_repetition_value_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:733    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccaL9LLd.s:750    .text.timer_autoreload_value_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:756    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccaL9LLd.s:773    .text.timer_counter_value_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:779    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccaL9LLd.s:796    .text.timer_counter_read:0000000000000000 $t
     /tmp/ccaL9LLd.s:802    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccaL9LLd.s:822    .text.timer_prescaler_read:0000000000000000 $t
     /tmp/ccaL9LLd.s:828    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccaL9LLd.s:850    .text.timer_single_pulse_mode_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:856    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccaL9LLd.s:894    .text.timer_update_source_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:900    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccaL9LLd.s:938    .text.timer_dma_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:944    .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccaL9LLd.s:963    .text.timer_dma_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:969    .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccaL9LLd.s:988    .text.timer_channel_dma_request_source_select:0000000000000000 $t
     /tmp/ccaL9LLd.s:994    .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccaL9LLd.s:1032   .text.timer_dma_transfer_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1038   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccaL9LLd.s:1067   .text.timer_event_software_generate:0000000000000000 $t
     /tmp/ccaL9LLd.s:1073   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccaL9LLd.s:1092   .text.timer_break_struct_para_init:0000000000000000 $t
     /tmp/ccaL9LLd.s:1098   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
     /tmp/ccaL9LLd.s:1134   .text.timer_break_config:0000000000000000 $t
ARM GAS  /tmp/ccaL9LLd.s 			page 115


     /tmp/ccaL9LLd.s:1140   .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccaL9LLd.s:1187   .text.timer_break_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:1193   .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccaL9LLd.s:1212   .text.timer_break_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:1218   .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccaL9LLd.s:1237   .text.timer_automatic_output_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:1243   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccaL9LLd.s:1262   .text.timer_automatic_output_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:1268   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccaL9LLd.s:1287   .text.timer_primary_output_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1293   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccaL9LLd.s:1323   .text.timer_channel_control_shadow_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1329   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccaL9LLd.s:1359   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1365   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccaL9LLd.s:1403   .text.timer_channel_output_struct_para_init:0000000000000000 $t
     /tmp/ccaL9LLd.s:1409   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
     /tmp/ccaL9LLd.s:1442   .text.timer_channel_output_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1448   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccaL9LLd.s:1461   .text.timer_channel_output_config:000000000000000a $d
     /tmp/ccaL9LLd.s:1465   .text.timer_channel_output_config:0000000000000012 $t
     /tmp/ccaL9LLd.s:1823   .text.timer_channel_output_config:00000000000001e4 $d
     /tmp/ccaL9LLd.s:1828   .text.timer_channel_output_mode_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1834   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccaL9LLd.s:1847   .text.timer_channel_output_mode_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:1851   .text.timer_channel_output_mode_config:000000000000000c $t
     /tmp/ccaL9LLd.s:1921   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1927   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccaL9LLd.s:1940   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:1944   .text.timer_channel_output_pulse_value_config:000000000000000c $t
     /tmp/ccaL9LLd.s:1975   .text.timer_channel_output_shadow_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:1981   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccaL9LLd.s:1994   .text.timer_channel_output_shadow_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:1998   .text.timer_channel_output_shadow_config:000000000000000c $t
     /tmp/ccaL9LLd.s:2068   .text.timer_channel_output_fast_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2074   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccaL9LLd.s:2087   .text.timer_channel_output_fast_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:2091   .text.timer_channel_output_fast_config:000000000000000c $t
     /tmp/ccaL9LLd.s:2161   .text.timer_channel_output_clear_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2167   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccaL9LLd.s:2180   .text.timer_channel_output_clear_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:2184   .text.timer_channel_output_clear_config:000000000000000c $t
     /tmp/ccaL9LLd.s:2254   .text.timer_channel_output_polarity_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2260   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccaL9LLd.s:2273   .text.timer_channel_output_polarity_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:2277   .text.timer_channel_output_polarity_config:000000000000000c $t
     /tmp/ccaL9LLd.s:2347   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2353   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccaL9LLd.s:2424   .text.timer_channel_output_state_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2430   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccaL9LLd.s:2443   .text.timer_channel_output_state_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:2447   .text.timer_channel_output_state_config:000000000000000c $t
     /tmp/ccaL9LLd.s:2517   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2523   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccaL9LLd.s:2594   .text.timer_channel_input_struct_para_init:0000000000000000 $t
     /tmp/ccaL9LLd.s:2600   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
     /tmp/ccaL9LLd.s:2628   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
ARM GAS  /tmp/ccaL9LLd.s 			page 116


     /tmp/ccaL9LLd.s:2634   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccaL9LLd.s:2647   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
     /tmp/ccaL9LLd.s:2651   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
     /tmp/ccaL9LLd.s:2721   .text.timer_input_capture_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:2727   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccaL9LLd.s:2745   .text.timer_input_capture_config:000000000000000a $d
     /tmp/ccaL9LLd.s:2749   .text.timer_input_capture_config:000000000000000e $t
     /tmp/ccaL9LLd.s:2971   .text.timer_channel_capture_value_register_read:0000000000000000 $t
     /tmp/ccaL9LLd.s:2977   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccaL9LLd.s:2991   .text.timer_channel_capture_value_register_read:0000000000000008 $d
     /tmp/ccaL9LLd.s:2995   .text.timer_channel_capture_value_register_read:000000000000000c $t
     /tmp/ccaL9LLd.s:3039   .text.timer_input_pwm_capture_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3045   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccaL9LLd.s:3327   .text.timer_hall_mode_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3333   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccaL9LLd.s:3371   .text.timer_input_trigger_source_select:0000000000000000 $t
     /tmp/ccaL9LLd.s:3377   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccaL9LLd.s:3401   .text.timer_master_output_trigger_source_select:0000000000000000 $t
     /tmp/ccaL9LLd.s:3407   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccaL9LLd.s:3431   .text.timer_slave_mode_select:0000000000000000 $t
     /tmp/ccaL9LLd.s:3437   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccaL9LLd.s:3461   .text.timer_master_slave_mode_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3467   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccaL9LLd.s:3505   .text.timer_external_trigger_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3511   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccaL9LLd.s:3557   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3563   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccaL9LLd.s:3631   .text.timer_internal_clock_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3637   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccaL9LLd.s:3656   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3662   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccaL9LLd.s:3696   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3702   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccaL9LLd.s:3836   .text.timer_external_clock_mode0_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3842   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccaL9LLd.s:3876   .text.timer_external_clock_mode1_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3882   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccaL9LLd.s:3911   .text.timer_external_clock_mode1_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:3917   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccaL9LLd.s:3936   .text.timer_channel_remap_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3942   .text.timer_channel_remap_config:0000000000000000 timer_channel_remap_config
     /tmp/ccaL9LLd.s:3959   .text.timer_write_chxval_register_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:3965   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
     /tmp/ccaL9LLd.s:4000   .text.timer_output_value_selection_config:0000000000000000 $t
     /tmp/ccaL9LLd.s:4006   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config
     /tmp/ccaL9LLd.s:4041   .text.timer_flag_get:0000000000000000 $t
     /tmp/ccaL9LLd.s:4047   .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccaL9LLd.s:4077   .text.timer_flag_clear:0000000000000000 $t
     /tmp/ccaL9LLd.s:4083   .text.timer_flag_clear:0000000000000000 timer_flag_clear
     /tmp/ccaL9LLd.s:4103   .text.timer_interrupt_enable:0000000000000000 $t
     /tmp/ccaL9LLd.s:4109   .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccaL9LLd.s:4128   .text.timer_interrupt_disable:0000000000000000 $t
     /tmp/ccaL9LLd.s:4134   .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccaL9LLd.s:4153   .text.timer_interrupt_flag_get:0000000000000000 $t
     /tmp/ccaL9LLd.s:4159   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccaL9LLd.s:4205   .text.timer_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccaL9LLd.s:4211   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
ARM GAS  /tmp/ccaL9LLd.s 			page 117



UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
