Fitter report for FPGA_control
Tue May 28 00:53:32 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue May 28 00:53:32 2024       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FPGA_control                                ;
; Top-level Entity Name              ; FPGA_control                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,099 / 10,320 ( 40 % )                     ;
;     Total combinational functions  ; 3,030 / 10,320 ( 29 % )                     ;
;     Dedicated logic registers      ; 3,541 / 10,320 ( 34 % )                     ;
; Total registers                    ; 3541                                        ;
; Total pins                         ; 49 / 180 ( 27 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 176,256 / 423,936 ( 42 % )                  ;
; Embedded Multiplier 9-bit elements ; 12 / 46 ( 26 % )                            ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.54        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   7.7%      ;
;     Processors 9-16        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; ADC0_Clk         ; Missing drive strength               ;
; ADC1_Clk         ; Missing drive strength               ;
; FFT_O_real[0]    ; Missing drive strength and slew rate ;
; FFT_O_real[1]    ; Missing drive strength and slew rate ;
; FFT_O_real[2]    ; Missing drive strength and slew rate ;
; FFT_O_real[3]    ; Missing drive strength and slew rate ;
; FFT_O_real[4]    ; Missing drive strength and slew rate ;
; FFT_O_real[5]    ; Missing drive strength and slew rate ;
; FFT_O_real[6]    ; Missing drive strength and slew rate ;
; FFT_O_real[7]    ; Missing drive strength and slew rate ;
; FFT_O_imag[0]    ; Missing drive strength and slew rate ;
; FFT_O_imag[1]    ; Missing drive strength and slew rate ;
; FFT_O_imag[2]    ; Missing drive strength and slew rate ;
; FFT_O_imag[3]    ; Missing drive strength and slew rate ;
; FFT_O_imag[4]    ; Missing drive strength and slew rate ;
; FFT_O_imag[5]    ; Missing drive strength and slew rate ;
; FFT_O_imag[6]    ; Missing drive strength and slew rate ;
; FFT_O_imag[7]    ; Missing drive strength and slew rate ;
; ADC_FIFO_Data[0] ; Missing drive strength               ;
; ADC_FIFO_Data[1] ; Missing drive strength               ;
; ADC_FIFO_Data[2] ; Missing drive strength               ;
; ADC_FIFO_Data[3] ; Missing drive strength               ;
; ADC_FIFO_Data[4] ; Missing drive strength               ;
; ADC_FIFO_Data[5] ; Missing drive strength               ;
; ADC_FIFO_Data[6] ; Missing drive strength               ;
; ADC_FIFO_Data[7] ; Missing drive strength               ;
+------------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7068 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7068 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6051    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 209     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 798     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,099 / 10,320 ( 40 % )    ;
;     -- Combinational with no register       ; 558                        ;
;     -- Register only                        ; 1069                       ;
;     -- Combinational with a register        ; 2472                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 782                        ;
;     -- 3 input functions                    ; 1169                       ;
;     -- <=2 input functions                  ; 1079                       ;
;     -- Register only                        ; 1069                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2340                       ;
;     -- arithmetic mode                      ; 690                        ;
;                                             ;                            ;
; Total registers*                            ; 3,541 / 11,172 ( 32 % )    ;
;     -- Dedicated logic registers            ; 3,541 / 10,320 ( 34 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 336 / 645 ( 52 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 49 / 180 ( 27 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 8                          ;
; M9Ks                                        ; 31 / 46 ( 67 % )           ;
; Total block memory bits                     ; 176,256 / 423,936 ( 42 % ) ;
; Total block memory implementation bits      ; 285,696 / 423,936 ( 67 % ) ;
; Embedded Multiplier 9-bit elements          ; 12 / 46 ( 26 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global clocks                               ; 8 / 10 ( 80 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 12% / 12% / 13%            ;
; Peak interconnect usage (total/H/V)         ; 24% / 24% / 25%            ;
; Maximum fan-out                             ; 3238                       ;
; Highest non-global fan-out                  ; 2611                       ;
; Total fan-out                               ; 22556                      ;
; Average fan-out                             ; 3.01                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 3396 / 10320 ( 33 % ) ; 141 / 10320 ( 1 % )  ; 562 / 10320 ( 5 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 420                   ; 55                   ; 83                             ; 0                              ;
;     -- Register only                        ; 793                   ; 18                   ; 258                            ; 0                              ;
;     -- Combinational with a register        ; 2183                  ; 68                   ; 221                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 603                   ; 52                   ; 127                            ; 0                              ;
;     -- 3 input functions                    ; 1055                  ; 33                   ; 81                             ; 0                              ;
;     -- <=2 input functions                  ; 945                   ; 38                   ; 96                             ; 0                              ;
;     -- Register only                        ; 793                   ; 18                   ; 258                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 1971                  ; 115                  ; 254                            ; 0                              ;
;     -- arithmetic mode                      ; 632                   ; 8                    ; 50                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 2976                  ; 86                   ; 479                            ; 0                              ;
;     -- Dedicated logic registers            ; 2976 / 10320 ( 29 % ) ; 86 / 10320 ( < 1 % ) ; 479 / 10320 ( 5 % )            ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 275 / 645 ( 43 % )    ; 14 / 645 ( 2 % )     ; 49 / 645 ( 8 % )               ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 49                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 12 / 46 ( 26 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 143488                ; 0                    ; 32768                          ; 0                              ;
; Total RAM block bits                        ; 248832                ; 0                    ; 36864                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 27 / 46 ( 58 % )      ; 0 / 46 ( 0 % )       ; 4 / 46 ( 8 % )                 ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 1                     ; 127                  ; 637                            ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 96                   ; 527                            ; 0                              ;
;     -- Output Connections                   ; 641                   ; 123                  ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 22                    ; 122                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 20083                 ; 794                  ; 2665                           ; 5                              ;
;     -- Registered Connections               ; 7513                  ; 553                  ; 1377                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 0                     ; 119                  ; 523                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 119                   ; 16                   ; 115                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 523                   ; 115                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 26                    ; 19                   ; 89                             ; 0                              ;
;     -- Output Ports                         ; 31                    ; 37                   ; 42                             ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 27                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                   ; 33                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 33                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADC0_Data[0]     ; G2    ; 1        ; 0            ; 18           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[1]     ; G1    ; 1        ; 0            ; 18           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[2]     ; F5    ; 1        ; 0            ; 23           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[3]     ; F2    ; 1        ; 0            ; 19           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[4]     ; D1    ; 1        ; 0            ; 21           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[5]     ; F1    ; 1        ; 0            ; 19           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[6]     ; D3    ; 8        ; 1            ; 24           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_Data[7]     ; E5    ; 1        ; 0            ; 23           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC0_bg          ; N14   ; 5        ; 34           ; 4            ; 21           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[0]     ; C2    ; 1        ; 0            ; 22           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[1]     ; D4    ; 1        ; 0            ; 23           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[2]     ; C3    ; 8        ; 1            ; 24           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[3]     ; D6    ; 8        ; 3            ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[4]     ; D5    ; 8        ; 3            ; 24           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[5]     ; A5    ; 8        ; 7            ; 24           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[6]     ; C6    ; 8        ; 9            ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_Data[7]     ; F9    ; 7        ; 23           ; 24           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC1_bg          ; N13   ; 5        ; 34           ; 2            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC_FIFO_O_EN[0] ; P16   ; 5        ; 34           ; 5            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ADC_FIFO_O_EN[1] ; N15   ; 5        ; 34           ; 7            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; Clk              ; E1    ; 1        ; 0            ; 11           ; 7            ; 3240                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; FIFO_Clk         ; J14   ; 5        ; 34           ; 10           ; 0            ; 76                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; Reset_n          ; M16   ; 5        ; 34           ; 12           ; 21           ; 899                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC0_Clk         ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC1_Clk         ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[0] ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[1] ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[2] ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[3] ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[4] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[5] ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[6] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_FIFO_Data[7] ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FFT_O_imag[0]    ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[1]    ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[2]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[3]    ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[4]    ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[5]    ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[6]    ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_imag[7]    ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[0]    ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[1]    ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[2]    ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[3]    ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[4]    ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[5]    ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[6]    ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FFT_O_real[7]    ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; ADC_FIFO_Data[5]        ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; ADC_FIFO_Data[6]        ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; ADC1_Data[5]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 17 ( 88 % ) ; 3.3V          ; --           ;
; 2        ; 13 / 19 ( 68 % ) ; 2.5V          ; --           ;
; 3        ; 2 / 26 ( 8 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 9 / 25 ( 36 % )  ; 3.3V          ; --           ;
; 6        ; 6 / 14 ( 43 % )  ; 3.3V          ; --           ;
; 7        ; 2 / 26 ( 8 % )   ; 2.5V          ; --           ;
; 8        ; 7 / 26 ( 27 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; ADC1_Data[5]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; ADC0_Clk                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; ADC1_Clk                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; FFT_O_imag[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; ADC1_Data[0]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; ADC1_Data[2]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; ADC1_Data[6]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; ADC0_Data[4]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; ADC0_Data[6]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; ADC1_Data[1]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; ADC1_Data[4]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; ADC1_Data[3]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; Clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; ADC0_Data[7]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; ADC0_Data[5]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; ADC0_Data[3]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; ADC0_Data[2]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; ADC1_Data[7]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; ADC_FIFO_Data[7]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; ADC_FIFO_Data[4]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; ADC_FIFO_Data[6]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; ADC0_Data[1]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; ADC0_Data[0]                                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; ADC_FIFO_Data[3]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; ADC_FIFO_Data[5]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; FFT_O_imag[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; FFT_O_imag[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; FFT_O_real[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; ADC_FIFO_Data[2]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; ADC_FIFO_Data[1]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; FIFO_Clk                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; FFT_O_imag[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; FFT_O_real[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; FFT_O_real[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; ADC_FIFO_Data[0]                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; FFT_O_real[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; FFT_O_real[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; FFT_O_real[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; FFT_O_imag[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; FFT_O_imag[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; Reset_n                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; FFT_O_real[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 37         ; 2        ; FFT_O_imag[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; FFT_O_imag[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; ADC1_bg                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; ADC0_bg                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; ADC_FIFO_O_EN[1]                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; ADC_FIFO_O_EN[0]                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; FFT_O_real[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_control                                                                                                   ; 4099 (27)   ; 3541 (23)                 ; 0 (0)         ; 176256      ; 31   ; 12           ; 12      ; 0         ; 49   ; 0            ; 558 (4)      ; 1069 (0)          ; 2472 (23)        ; |FPGA_control                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ADC0_drive:ADC0_drive|                                                                                      ; 173 (63)    ; 112 (31)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (32)      ; 12 (0)            ; 100 (32)         ; |FPGA_control|ADC0_drive:ADC0_drive                                                                                                                                                                                                                                                                                                                ;              ;
;       |ADC0_FIFO:ADC0_FIFO|                                                                                     ; 110 (0)     ; 81 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 12 (0)            ; 69 (0)           ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO                                                                                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                              ; 110 (0)     ; 81 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 12 (0)            ; 69 (0)           ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                    ;              ;
;             |dcfifo_qvk1:auto_generated|                                                                        ; 110 (46)    ; 81 (43)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (3)       ; 12 (10)           ; 69 (3)           ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated                                                                                                                                                                                                                                         ;              ;
;                |a_graycounter_4lc:wrptr_g1p|                                                                    ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 17 (17)          ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                                                                                                                             ;              ;
;                |a_graycounter_877:rdptr_g1p|                                                                    ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 17 (17)          ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                                                                                                                             ;              ;
;                |altsyncram_kj31:fifo_ram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram                                                                                                                                                                                                                ;              ;
;                |cmpr_c66:rdempty_eq_comp_msb|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                                                                                                                                                                                                            ;              ;
;                |dffpipe_3dc:wraclr|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                      ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                           ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                           ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                          ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                          ;              ;
;    |ADC1_drive:ADC1_drive|                                                                                      ; 176 (68)    ; 112 (31)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (37)      ; 11 (0)            ; 101 (31)         ; |FPGA_control|ADC1_drive:ADC1_drive                                                                                                                                                                                                                                                                                                                ;              ;
;       |ADC1_FIFO:ADC1_FIFO|                                                                                     ; 108 (0)     ; 81 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 11 (0)            ; 70 (0)           ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO                                                                                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                              ; 108 (0)     ; 81 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 11 (0)            ; 70 (0)           ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                    ;              ;
;             |dcfifo_qvk1:auto_generated|                                                                        ; 108 (45)    ; 81 (43)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (2)       ; 11 (9)            ; 70 (4)           ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated                                                                                                                                                                                                                                         ;              ;
;                |a_graycounter_4lc:wrptr_g1p|                                                                    ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 17 (17)          ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                                                                                                                             ;              ;
;                |a_graycounter_877:rdptr_g1p|                                                                    ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 17 (17)          ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                                                                                                                             ;              ;
;                |altsyncram_kj31:fifo_ram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram                                                                                                                                                                                                                ;              ;
;                |dffpipe_3dc:wraclr|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                      ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                           ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                           ;              ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                          ;              ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                          ;              ;
;    |FFT:FFT|                                                                                                    ; 3020 (0)    ; 2729 (0)                  ; 0 (0)         ; 77952       ; 19   ; 12           ; 12      ; 0         ; 0    ; 0            ; 291 (0)      ; 770 (0)           ; 1959 (0)         ; |FPGA_control|FFT:FFT                                                                                                                                                                                                                                                                                                                              ;              ;
;       |asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|                                                ; 3020 (371)  ; 2729 (346)                ; 0 (0)         ; 77952       ; 19   ; 12           ; 12      ; 0         ; 0    ; 0            ; 291 (25)     ; 770 (68)          ; 1959 (276)       ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst                                                                                                                                                                                                                                                                     ;              ;
;          |asj_fft_3dp_rom_fft_130:twrom|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom                                                                                                                                                                                                                                       ;              ;
;             |twid_rom_fft_130:\gen_M4K:cos_1n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_6491:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:cos_2n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_7491:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_7491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:cos_3n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_8491:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_8491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:sin_1n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_b491:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_b491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:sin_2n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_c491:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_c491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:sin_3n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_d491:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_d491:auto_generated                                                                                                                             ;              ;
;          |asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;          |asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;          |asj_fft_4dp_ram_fft_130:dat_A|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A                                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;          |asj_fft_4dp_ram_fft_130:dat_B|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B                                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;          |asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|                                                             ; 16 (5)      ; 14 (3)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (3)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc                                                                                                                                                                                                                            ;              ;
;             |asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass| ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                                                          ;              ;
;          |asj_fft_cnt_ctrl_fft_130:ccc|                                                                         ; 272 (272)   ; 272 (272)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 272 (272)        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc                                                                                                                                                                                                                                        ;              ;
;          |asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|                    ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                                                                                   ;              ;
;          |asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|                                                      ; 34 (34)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 18 (18)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                                                     ;              ;
;          |asj_fft_cxb_addr_fft_130:ram_cxb_rd|                                                                  ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd                                                                                                                                                                                                                                 ;              ;
;          |asj_fft_cxb_data_fft_130:ram_cxb_wr_data|                                                             ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data                                                                                                                                                                                                                            ;              ;
;          |asj_fft_cxb_data_r_fft_130:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                   ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                                                  ;              ;
;          |asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|                                                          ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data                                                                                                                                                                                                                         ;              ;
;          |asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|                                                       ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 12 (12)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen                                                                                                                                                                                                                      ;              ;
;          |asj_fft_dataadgen_fft_130:rd_adgen|                                                                   ; 33 (33)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 21 (21)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen                                                                                                                                                                                                                                  ;              ;
;          |asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|                                                            ; 1267 (559)  ; 1137 (546)                ; 0 (0)         ; 0           ; 0    ; 12           ; 12      ; 0         ; 0    ; 0            ; 130 (13)     ; 372 (212)         ; 765 (289)        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft                                                                                                                                                                                                                           ;              ;
;             |asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|                                                     ; 115 (115)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 109 (109)        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt                                                                                                                                                                             ;              ;
;             |asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|                                                         ; 115 (115)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 64 (64)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale                                                                                                                                                                                 ;              ;
;             |asj_fft_bfp_o_1pt_fft_130:\gen_cont:bfp_detect_1pt|                                                ; 24 (24)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 4 (4)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_130:\gen_cont:bfp_detect_1pt                                                                                                                                                                        ;              ;
;             |asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|                                                        ; 61 (52)     ; 33 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 10 (1)            ; 35 (35)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect                                                                                                                                                                                ;              ;
;                |asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                                                                  ;              ;
;             |asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|                                                    ; 112 (14)    ; 112 (32)                  ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (14)           ; 70 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1                                                                                                                                                                            ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_5fq2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_6gq2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay                                                                                                                         ;              ;
;             |asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|                                                    ; 112 (14)    ; 112 (32)                  ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (14)           ; 70 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2                                                                                                                                                                            ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_5fq2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_6gq2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay                                                                                                                         ;              ;
;             |asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|                                                    ; 112 (14)    ; 112 (32)                  ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (14)           ; 70 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3                                                                                                                                                                            ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_5fq2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_6gq2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay                                                                                                                         ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|                                                  ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 2 (2)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk                                                                                                                                                                          ;              ;
;          |asj_fft_in_write_sgl_fft_130:writer|                                                                  ; 56 (56)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 8 (8)             ; 44 (44)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer                                                                                                                                                                                                                                 ;              ;
;          |asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|                                                ; 215 (193)   ; 169 (153)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (40)      ; 26 (26)           ; 143 (127)        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp                                                                                                                                                                                                               ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:u0|                                                           ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0                                                                                                                                                                       ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                       ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                            ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:u1|                                                           ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1                                                                                                                                                                       ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                       ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                            ;              ;
;          |asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|                                       ; 36 (21)     ; 33 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 27 (12)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                                                      ;              ;
;             |asj_fft_tdl_bit_rst_fft_130:delay_en|                                                              ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_130:delay_en                                                                                                                                                                 ;              ;
;             |asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd|                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd                                                                                                                                                           ;              ;
;          |asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|                                                       ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 27 (27)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl                                                                                                                                                                                                                      ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done2|                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done2                                                                                                                                                                                                              ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|                                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done                                                                                                                                                                                                               ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np                                                                                                                                                                                                                           ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:delay_lpp_en|                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_lpp_en                                                                                                                                                                                                                            ;              ;
;          |asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|                                                              ; 168 (168)   ; 168 (168)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 160 (160)         ; 8 (8)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay                                                                                                                                                                                                                             ;              ;
;          |asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay|                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay                                                                                                                                                                                                                             ;              ;
;          |asj_fft_twadgen_fft_130:twid_factors|                                                                 ; 70 (70)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 56 (56)           ; 9 (9)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_twadgen_fft_130:twid_factors                                                                                                                                                                                                                                ;              ;
;          |asj_fft_wrengen_fft_130:sel_we|                                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrengen_fft_130:sel_we                                                                                                                                                                                                                                      ;              ;
;          |asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|                                                  ; 18 (18)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 13 (13)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                                                                 ;              ;
;          |auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|                         ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1                                                                                                                                                                                        ;              ;
;          |auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|                                      ; 99 (78)     ; 59 (43)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (35)      ; 8 (8)             ; 51 (35)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1                                                                                                                                                                                                     ;              ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                           ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 16 (0)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                             ;              ;
;                |scfifo_0eh1:auto_generated|                                                                     ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 16 (1)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated                                                                                                                                  ;              ;
;                   |a_dpfifo_po81:dpfifo|                                                                        ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo                                                                                                             ;              ;
;                      |altsyncram_0tf1:FIFOram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram                                                                                     ;              ;
;                      |cntr_ao7:usedw_counter|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_ao7:usedw_counter                                                                                      ;              ;
;                      |cntr_tnb:rd_ptr_msb|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                         ;              ;
;                      |cntr_unb:wr_ptr|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_unb:wr_ptr                                                                                             ;              ;
;          |auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|                                  ; 60 (60)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 36 (36)           ; 15 (15)          ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                           ; 141 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 18 (0)            ; 68 (0)           ; |FPGA_control|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 140 (99)    ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 18 (18)           ; 68 (43)          ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                             ; 562 (33)    ; 479 (32)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 258 (16)          ; 221 (0)          ; |FPGA_control|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                   ; 545 (0)     ; 447 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 242 (0)           ; 221 (0)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                               ; 545 (107)   ; 447 (98)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (9)       ; 242 (89)          ; 221 (11)         ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                    ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                            ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                                    ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_rsc:auto_generated|                                                                      ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_8224:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 1 (1)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                                      ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                        ; 105 (105)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 19 (19)           ; 45 (45)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                                       ; 117 (1)     ; 96 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 77 (0)            ; 35 (1)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|         ; 96 (0)      ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (0)            ; 32 (0)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                  ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 0 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                              ; 48 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 32 (0)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                  ; 16 (6)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 9 (0)             ; 2 (1)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                     ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                  ; 97 (10)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (10)      ; 0 (0)             ; 83 (0)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                      ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_fgi:auto_generated|                                                                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                               ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_g9j:auto_generated|                                                                     ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                                     ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_1hi:auto_generated|                                                                     ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                        ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                                     ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                               ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                             ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                             ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC0_Clk         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC1_Clk         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_real[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FFT_O_imag[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_FIFO_Data[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Clk              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; FIFO_Clk         ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Reset_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ADC0_bg          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_FIFO_O_EN[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_FIFO_O_EN[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[0]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_Data[0]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC0_Data[1]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC1_Data[1]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_Data[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[3]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_Data[3]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[4]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_Data[4]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[5]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_Data[5]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[6]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_Data[6]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC0_Data[7]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC1_Data[7]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC1_bg          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Clk                                                                                                                                                                 ;                   ;         ;
; FIFO_Clk                                                                                                                                                            ;                   ;         ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a0                           ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a2                           ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a4                           ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a6                           ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a0                           ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a2                           ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a4                           ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a6                           ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdemp_eq_comp_lsb_aeb                                           ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdemp_eq_comp_msb_aeb                                           ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a0                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a1                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a2                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a3                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a4                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a5                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a6                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a7                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a8                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a9                          ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a10                         ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a11                         ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a12                         ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdemp_eq_comp_lsb_aeb                                           ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdemp_eq_comp_msb_aeb                                           ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a0                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a1                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a2                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a3                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a4                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a5                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a6                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a7                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a8                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a9                          ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a10                         ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a11                         ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a12                         ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[6]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[4]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[5]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[2]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[3]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[0]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[1]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[12]                                                     ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[11]                                                     ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[10]                                                     ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[9]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[8]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[7]                                                      ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|parity2                             ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[6]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[4]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[5]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[2]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[3]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[0]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[1]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[12]                                                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[11]                                                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[9]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[10]                                                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[7]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[8]                                                      ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|parity2                             ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[3]                     ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[2]                     ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[1]                     ; 0                 ; 0       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[0]                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[3]                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[2]                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[1]                     ; 0                 ; 0       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity3a[0]                     ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                         ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                            ; 1                 ; 6       ;
; Reset_n                                                                                                                                                             ;                   ;         ;
; ADC0_bg                                                                                                                                                             ;                   ;         ;
;      - ADC0_drive:ADC0_drive|count[11]~0                                                                                                                            ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_end~1                                                                                                                             ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~1                                                                                                                                ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~2                                                                                                                                ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~6                                                                                                                                ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~7                                                                                                                                ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~8                                                                                                                                ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~9                                                                                                                                ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~10                                                                                                                               ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~11                                                                                                                               ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~12                                                                                                                               ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~13                                                                                                                               ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~14                                                                                                                               ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~15                                                                                                                               ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|count~16                                                                                                                               ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]~feeder                                                                                                    ; 1                 ; 6       ;
; ADC_FIFO_O_EN[0]                                                                                                                                                    ;                   ;         ;
;      - always0~0                                                                                                                                                    ; 1                 ; 6       ;
;      - ADC1_rdreq~0                                                                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]~feeder                                                                                                    ; 1                 ; 6       ;
; ADC_FIFO_O_EN[1]                                                                                                                                                    ;                   ;         ;
;      - always0~0                                                                                                                                                    ; 0                 ; 6       ;
;      - ADC1_rdreq~0                                                                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                           ; 0                 ; 6       ;
; ADC0_Data[0]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a0                           ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|LessThan8~1                                                                                                                            ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~0                                                                                                                              ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[0]                                                                                                                                  ; 0                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[8]~feeder  ; 0                 ; 6       ;
; ADC1_Data[0]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a0                           ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|LessThan8~1                                                                                                                            ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[0]                                                                                                                                  ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~0                                                                                                                              ; 1                 ; 6       ;
; ADC0_Data[1]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|LessThan8~3                                                                                                                            ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~0                                                                                                                              ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[1]                                                                                                                                  ; 1                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[9]         ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a0                           ; 1                 ; 6       ;
; ADC1_Data[1]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|LessThan8~3                                                                                                                            ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[1]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~0                                                                                                                              ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a0                           ; 0                 ; 6       ;
; ADC0_Data[2]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a2                           ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|LessThan8~5                                                                                                                            ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~0                                                                                                                              ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[2]                                                                                                                                  ; 0                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[10]        ; 0                 ; 6       ;
; ADC1_Data[2]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a2                           ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|LessThan8~5                                                                                                                            ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[2]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~0                                                                                                                              ; 0                 ; 6       ;
; ADC0_Data[3]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|LessThan8~7                                                                                                                            ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~0                                                                                                                              ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[3]                                                                                                                                  ; 0                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[11]~feeder ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a2                           ; 0                 ; 6       ;
; ADC1_Data[3]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|LessThan8~7                                                                                                                            ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[3]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~0                                                                                                                              ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a2                           ; 0                 ; 6       ;
; ADC0_Data[4]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a4                           ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|LessThan8~9                                                                                                                            ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[4]                                                                                                                                  ; 0                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[12]        ; 0                 ; 6       ;
; ADC1_Data[4]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a4                           ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|LessThan8~9                                                                                                                            ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[4]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
; ADC0_Data[5]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|LessThan8~11                                                                                                                           ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[5]                                                                                                                                  ; 0                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[13]~feeder ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a4                           ; 0                 ; 6       ;
; ADC1_Data[5]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|LessThan8~11                                                                                                                           ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[5]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a4                           ; 0                 ; 6       ;
; ADC0_Data[6]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a6                           ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|LessThan8~13                                                                                                                           ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[6]                                                                                                                                  ; 0                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[14]~feeder ; 0                 ; 6       ;
; ADC1_Data[6]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a6                           ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|LessThan8~13                                                                                                                           ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[6]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
; ADC0_Data[7]                                                                                                                                                        ;                   ;         ;
;      - ADC0_drive:ADC0_drive|LessThan8~14                                                                                                                           ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|always2~1                                                                                                                              ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|T0[7]                                                                                                                                  ; 1                 ; 6       ;
;      - FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[15]        ; 1                 ; 6       ;
;      - ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a6                           ; 1                 ; 6       ;
; ADC1_Data[7]                                                                                                                                                        ;                   ;         ;
;      - ADC1_drive:ADC1_drive|LessThan8~14                                                                                                                           ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|T0[7]                                                                                                                                  ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|always2~1                                                                                                                              ; 0                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ram_block7a6                           ; 0                 ; 6       ;
; ADC1_bg                                                                                                                                                             ;                   ;         ;
;      - ADC1_drive:ADC1_drive|count[7]~2                                                                                                                             ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|ADC1_end~1                                                                                                                             ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|count~3                                                                                                                                ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|count~4                                                                                                                                ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|count~7                                                                                                                                ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|count~8                                                                                                                                ; 1                 ; 6       ;
;      - ADC1_drive:ADC1_drive|count~11                                                                                                                               ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]~feeder                                                                                                    ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                                                                                                           ; FF_X31_Y8_N17      ; 46      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_rdreq~0                                                                                                                                                                           ; LCCOMB_X31_Y13_N28 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_wrreq~0                                                                                                                                                                           ; LCCOMB_X31_Y8_N4   ; 31      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ADC0_drive:ADC0_drive|T0[7]~0                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y8_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC0_drive:ADC0_drive|count[11]~0                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y8_N6   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC0_drive:ADC0_drive|sclr                                                                                                                                                                                                                                                           ; FF_X31_Y8_N23      ; 39      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                                                                                                           ; FF_X24_Y21_N31     ; 46      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_rdreq~0                                                                                                                                                                           ; LCCOMB_X21_Y21_N4  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_wrreq~0                                                                                                                                                                           ; LCCOMB_X24_Y21_N30 ; 33      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ADC1_drive:ADC1_drive|T0[7]~0                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y21_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC1_drive:ADC1_drive|count[7]~2                                                                                                                                                                                                                                                     ; LCCOMB_X6_Y20_N24  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC1_drive:ADC1_drive|sclr                                                                                                                                                                                                                                                           ; FF_X6_Y21_N27      ; 39      ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Clk                                                                                                                                                                                                                                                                                  ; PIN_E1             ; 3237    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|slb_last[0]~1                                                                                                                                                              ; LCCOMB_X13_Y4_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|delay_next_pass_counter~2                                                                                                      ; LCCOMB_X13_Y7_N2   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[3]~0                                                                                                                     ; LCCOMB_X13_Y7_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_1pt[1]                                                                                                                                                                ; LCCOMB_X17_Y5_N22  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_1pt[2]~0                                                                                                                                                              ; LCCOMB_X17_Y4_N10  ; 32      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_nm1[1]                                                                                                                                                                ; LCCOMB_X13_Y15_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_nm1[2]~0                                                                                                                                                              ; LCCOMB_X18_Y16_N20 ; 32      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt[0]~13                                                                                                                                                           ; LCCOMB_X14_Y5_N4   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt~12                                                                                                                                                              ; LCCOMB_X14_Y5_N2   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|counter_i~0                                                                                                                                                                     ; LCCOMB_X11_Y13_N18 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|data_imag_o[0]~0                                                                                                                                              ; LCCOMB_X7_Y17_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|offset_counter[4]~30                                                                                                                                          ; LCCOMB_X13_Y17_N8  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd|tdl_arr[4][1]                                                                                             ; FF_X14_Y17_N25     ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|counter~0                                                                                                                                            ; LCCOMB_X19_Y19_N10 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|cnt_k~0                                                                                                                                                              ; LCCOMB_X24_Y13_N24 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[0]~12                                                                                                                                                              ; LCCOMB_X24_Y9_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|p[0]~6                                                                                                                                                               ; LCCOMB_X24_Y11_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                                                                                                                                   ; FF_X17_Y12_N25     ; 76      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|LessThan0~2                                                                                                                                         ; LCCOMB_X10_Y13_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector7~0                                                                                                                                         ; LCCOMB_X10_Y11_N2  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|count[6]~16                                                                                                                                         ; LCCOMB_X6_Y11_N0   ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|count[6]~33                                                                                                                                         ; LCCOMB_X6_Y11_N18  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|data_take                                                                                                                                           ; LCCOMB_X6_Y11_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                                                                        ; LCCOMB_X9_Y11_N28  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|_~6                                                         ; LCCOMB_X10_Y11_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|_~8                                                         ; LCCOMB_X9_Y11_N16  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_sop_eop_p~0                                                                                                                                    ; LCCOMB_X10_Y11_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|Mux1~0                                                                                                                                          ; LCCOMB_X8_Y18_N2   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|stall_controller_comb~0                                                                                                                         ; LCCOMB_X11_Y13_N10 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled~0                                                                                                                                   ; LCCOMB_X11_Y13_N30 ; 2611    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[7]~31                                                                                                                                                                                                ; LCCOMB_X5_Y18_N18  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[9]~32                                                                                                                                                                                                ; LCCOMB_X5_Y18_N4   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~0                                                                                                                                                                                                   ; LCCOMB_X24_Y15_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count_offset[0]~12                                                                                                                                                                                              ; LCCOMB_X26_Y15_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][1]                                                                                                                                                                                                      ; FF_X12_Y15_N17     ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wc_vec[6]                                                                                                                                                                                                           ; FF_X28_Y17_N17     ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wd_vec[6]                                                                                                                                                                                                           ; FF_X28_Y15_N17     ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_a[0]                                                                                                                                                                                                           ; FF_X11_Y15_N9      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_a[1]                                                                                                                                                                                                           ; FF_X12_Y12_N1      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_a[2]                                                                                                                                                                                                           ; FF_X12_Y12_N27     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_a[3]                                                                                                                                                                                                           ; FF_X12_Y12_N5      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_b[0]                                                                                                                                                                                                           ; FF_X11_Y12_N9      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_b[1]                                                                                                                                                                                                           ; FF_X11_Y12_N11     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_b[2]                                                                                                                                                                                                           ; FF_X11_Y12_N21     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_b[3]                                                                                                                                                                                                           ; FF_X11_Y12_N7      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_Clk                                                                                                                                                                                                                                                                             ; PIN_J14            ; 76      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Reset_n                                                                                                                                                                                                                                                                              ; PIN_M16            ; 195     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Reset_n                                                                                                                                                                                                                                                                              ; PIN_M16            ; 705     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 297     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; FF_X7_Y10_N31      ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X9_Y10_N12  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X9_Y10_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X10_Y10_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; LCCOMB_X8_Y9_N6    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; LCCOMB_X8_Y9_N10   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; LCCOMB_X11_Y10_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; FF_X12_Y10_N25     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; FF_X12_Y10_N15     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; LCCOMB_X11_Y10_N22 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                   ; LCCOMB_X9_Y8_N30   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                                                                                                                                    ; LCCOMB_X9_Y8_N26   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                  ; LCCOMB_X9_Y8_N22   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; LCCOMB_X8_Y8_N18   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; LCCOMB_X8_Y8_N6    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X8_Y10_N7       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X7_Y10_N27      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X8_Y10_N27      ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; FF_X11_Y10_N25     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X7_Y10_N14  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X6_Y10_N9       ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X19_Y15_N12 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X19_Y15_N16 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; FF_X23_Y14_N5      ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X23_Y14_N26 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X25_Y7_N1       ; 202     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X23_Y14_N30 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X23_Y14_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; LCCOMB_X24_Y8_N6   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X26_Y7_N30  ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X24_Y8_N4   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X25_Y8_N2   ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X23_Y10_N26 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X25_Y7_N16  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~11                                                                                                                                      ; LCCOMB_X22_Y10_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~10                                                                                                                                 ; LCCOMB_X22_Y10_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                    ; LCCOMB_X23_Y10_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X23_Y10_N4  ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                       ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0] ; FF_X31_Y8_N17  ; 46      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ADC0_drive:ADC0_drive|sclr                                                                                                 ; FF_X31_Y8_N23  ; 39      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0] ; FF_X24_Y21_N31 ; 46      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ADC1_drive:ADC1_drive|sclr                                                                                                 ; FF_X6_Y21_N27  ; 39      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; Clk                                                                                                                        ; PIN_E1         ; 3237    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Reset_n                                                                                                                    ; PIN_M16        ; 195     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                               ; JTAG_X1_Y12_N0 ; 297     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all      ; FF_X25_Y7_N1   ; 202     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled~0                                                                                                                                                ; 2611    ;
; Reset_n~input                                                                                                                                                                                                                                                                                     ; 704     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[1]                                                                                                                                                                                                               ; 177     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_rdy_vec[10]                                                                                                                                                                                                                 ; 104     ;
; FIFO_Clk~input                                                                                                                                                                                                                                                                                    ; 76      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                                                                                                                                                ; 76      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]                                                                                                                                                                ; 76      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                     ; 73      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|slb_last[0]                                                                                                                                                                             ; 70      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[10]                                                                                                                                                                                                              ; 65      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_sel                                                                                                                                                                                                                          ; 65      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][1]                                                                                                                                                                                                                   ; 64      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][0]                                                                                                                                                                                                                   ; 64      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd|tdl_arr[4][1]                                                                                                          ; 64      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd|tdl_arr[4][0]                                                                                                          ; 64      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; 56      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|scale_dft_o_en                                                                                                                                                                         ; 47      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|block_dft_i_en                                                                                                                                                                         ; 46      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[7]                                                                                                                                                                                                               ; 41      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_wrreq~0                                                                                                                                                                                        ; 37      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|sign_vec[3]                                                                                                                                                                ; 36      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_rdreq~0                                                                                                                                                                                        ; 35      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_rdreq~0                                                                                                                                                                                        ; 35      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_wrreq~0                                                                                                                                                                                        ; 35      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|sign_sel[0]                                                                                                                                                                ; 34      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_nm1[2]~0                                                                                                                                                                           ; 32      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_nm1[1]                                                                                                                                                                             ; 32      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_1pt[1]                                                                                                                                                                             ; 32      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_1pt[2]~0                                                                                                                                                                           ; 32      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|p[0]                                                                                                                                                                              ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                          ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ; 29      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[0][7]~16                                                                                                                         ; 29      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[2][7]~16                                                                                                                     ; 29      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|p[1]                                                                                                                                                                              ; 28      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|p[2]                                                                                                                                                                              ; 27      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|stall_controller_comb~0                                                                                                                                      ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                        ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                              ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                 ; 24      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|slb_last[1]                                                                                                                                                                             ; 24      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|slb_last[2]                                                                                                                                                                             ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                             ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                             ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                      ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; 22      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                               ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ; 21      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector7~0                                                                                                                                                      ; 21      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[0][7]~17                                                                                                                         ; 19      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][0]~16                                                                                                                     ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                 ; 18      ;
; ~GND                                                                                                                                                                                                                                                                                              ; 18      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|oe                                                                                                                                                                                                                               ; 18      ;
; ADC0_bg~input                                                                                                                                                                                                                                                                                     ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                      ; 17      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_nm1[0]                                                                                                                                                                             ; 16      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|slb_1pt[0]                                                                                                                                                                             ; 16      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|Mux1~0                                                                                                                                                       ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                       ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                   ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; 15      ;
; sink_valid                                                                                                                                                                                                                                                                                        ; 15      ;
; ADC0_drive:ADC0_drive|Tri                                                                                                                                                                                                                                                                         ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                         ; 14      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay|tdl_arr[1][2]                                                                                                                                                                            ; 14      ;
; ADC1_drive:ADC1_drive|count~3                                                                                                                                                                                                                                                                     ; 14      ;
; ADC1_drive:ADC1_drive|count[7]~2                                                                                                                                                                                                                                                                  ; 14      ;
; ADC0_drive:ADC0_drive|count[11]~0                                                                                                                                                                                                                                                                 ; 14      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; 13      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|sw[1]                                                                                                                                                                                         ; 13      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|sw[0]                                                                                                                                                                                         ; 13      ;
; ADC0_drive:ADC0_drive|always0~0                                                                                                                                                                                                                                                                   ; 13      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a2                                                                                                                                                               ; 13      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a2                                                                                                                                                               ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                      ; 12      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE                                                                                                                                                                                                                  ; 12      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a5                                                                                                                                                               ; 12      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a3                                                                                                                                                               ; 12      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a5                                                                                                                                                               ; 12      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a3                                                                                                                                                               ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                         ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                   ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                         ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                           ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ; 11      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay|tdl_arr[1][0]                                                                                                                                                                            ; 11      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|LessThan0~2                                                                                                                                                      ; 11      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a8                                                                                                                                                               ; 11      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a6                                                                                                                                                               ; 11      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a4                                                                                                                                                               ; 11      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a1                                                                                                                                                               ; 11      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a8                                                                                                                                                               ; 11      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a6                                                                                                                                                               ; 11      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a4                                                                                                                                                               ; 11      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a1                                                                                                                                                               ; 11      ;
; ADC1_rdreq                                                                                                                                                                                                                                                                                        ; 11      ;
; ADC0_rdreq                                                                                                                                                                                                                                                                                        ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|count[6]~33                                                                                                                                                      ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[2]                                                                                                                                                                        ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|counter_i~0                                                                                                                                                                                  ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                                                                                                                                 ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                                                                                                                                 ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|offset_counter[4]~30                                                                                                                                                       ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|sgn_2i                                                                                                                                                                     ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|count[6]~16                                                                                                                                                      ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count_offset[0]~12                                                                                                                                                                                                           ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|sgn_2r                                                                                                                                                                     ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[9]~32                                                                                                                                                                                                             ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[7]~31                                                                                                                                                                                                             ; 10      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                                                                                     ; 10      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a10                                                                                                                                                              ; 10      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a9                                                                                                                                                               ; 10      ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a7                                                                                                                                                               ; 10      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a10                                                                                                                                                              ; 10      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a9                                                                                                                                                               ; 10      ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a7                                                                                                                                                               ; 10      ;
; ADC1_bg~input                                                                                                                                                                                                                                                                                     ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ; 9       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[3]                                                                                                                                                                        ; 9       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[4]                                                                                                                                                                        ; 9       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay|tdl_arr[1][1]                                                                                                                                                                            ; 9       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                                                                                  ; 9       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a0                                                                                                                                                               ; 9       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a0                                                                                                                                                               ; 9       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft.ENABLE_DFT_O                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|data_take                                                                                                                                                        ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[5]                                                                                                                                                                        ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[0]                                                                                                                                                                        ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[0]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[1]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[2]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[6]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[4]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[5]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[3]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_i[7]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[7]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[0]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[1]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[5]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[3]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[4]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[6]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|wr_address_i_int[5]                                                                                                                                                                          ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|wr_address_i_int[3]                                                                                                                                                                          ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|wr_address_i_int[1]                                                                                                                                                                          ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_in_r[2]                                                                                                                                                                                 ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[29]                                                                                                                                                                                                              ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|Mux7~0                                                                                                                                       ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[0]~12                                                                                                                                                                           ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|cnt_k~0                                                                                                                                                                           ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|counter~0                                                                                                                                                         ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet.DISABLE                                                                                                                                ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][2]                                                                                                                                                                           ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][4]                                                                                                                                                                           ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|Mux31~1                                                                                                                                  ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[13]                                                                                                                                                                                                              ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[12]                                                                                                                                                                                                              ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[11]                                                                                                                                                                                                              ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[10]                                                                                                                                                                                                              ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[17]                                                                                                                                                                                                              ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[0]                                                                                                                                                                                                               ; 8       ;
; ADC1_drive:ADC1_drive|T0[7]~0                                                                                                                                                                                                                                                                     ; 8       ;
; ADC0_drive:ADC0_drive|T0[7]~0                                                                                                                                                                                                                                                                     ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|data_imag_o[0]~0                                                                                                                                                           ; 8       ;
; sink_sop                                                                                                                                                                                                                                                                                          ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                                      ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                                                                  ; 8       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a0                                                                                                                                                               ; 8       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a5                                                                                                                                                               ; 8       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a2                                                                                                                                                               ; 8       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a0                                                                                                                                                               ; 8       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a5                                                                                                                                                               ; 8       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a2                                                                                                                                                               ; 8       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet.ENABLE                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ; 7       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][0]                                                                                                                                                                           ; 7       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                                                                                  ; 7       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a8                                                                                                                                                               ; 7       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a1                                                                                                                                                               ; 7       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a3                                                                                                                                                               ; 7       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a6                                                                                                                                                               ; 7       ;
; ADC1_drive:ADC1_drive|count[10]                                                                                                                                                                                                                                                                   ; 7       ;
; ADC1_drive:ADC1_drive|count[12]                                                                                                                                                                                                                                                                   ; 7       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a8                                                                                                                                                               ; 7       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a1                                                                                                                                                               ; 7       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a3                                                                                                                                                               ; 7       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a6                                                                                                                                                               ; 7       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_valid_int~1                                                                                                                                        ; 7       ;
; ADC0_drive:ADC0_drive|ADC0_end                                                                                                                                                                                                                                                                    ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[7]                                                                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[1]                                                                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt[0]~13                                                                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt~12                                                                                                                                                                           ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][5]                                                                                                                                                                           ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][3]                                                                                                                                                                           ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[0][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[1][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[2][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[3][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[0][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[2][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[3][7]                                                                                                                        ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4]                                                                                                                                                                 ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2]                                                                                                                                                                 ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0]                                                                                                                                                                 ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4]                                                                                                                                                                 ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2]                                                                                                                                                                 ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0]                                                                                                                                                                 ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a7                                                                                                                                                               ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a9                                                                                                                                                               ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a10                                                                                                                                                              ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a4                                                                                                                                                               ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_stall                                                                                                                                                       ; 6       ;
; ADC1_drive:ADC1_drive|count[11]                                                                                                                                                                                                                                                                   ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a7                                                                                                                                                               ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a9                                                                                                                                                               ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a10                                                                                                                                                              ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a4                                                                                                                                                               ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[10]                                                                                                                                                                                          ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[9]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[8]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[7]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[6]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[5]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[4]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[3]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[2]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[1]                                                                                                                                                                                           ; 6       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[0]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[10]                                                                                                                                                                                          ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[9]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[8]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[7]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[6]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[5]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[4]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[3]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[2]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[1]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[0]                                                                                                                                                                                           ; 6       ;
; ADC0_drive:ADC0_drive|count[10]                                                                                                                                                                                                                                                                   ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                                                            ; 6       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|gap_reg                                                                                                                                                                                ; 6       ;
; ADC0_Data[7]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[6]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[5]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[4]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[3]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[2]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[1]~input                                                                                                                                                                                                                                                                                ; 5       ;
; ADC0_Data[0]~input                                                                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[4]~0              ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_count[6]                                                                                                                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[4]                                                                                                                            ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|delay_next_pass_counter~2                                                                                                                   ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                                                        ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|reg_no_twiddle[6][1][7]                                                                                                                                                                ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|reg_no_twiddle[6][0][7]                                                                                                                                                                ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|en_gain_lut_8_pts                                                                                                                           ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][1]                                                                                                                                                                           ; 5       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity5                                                                                                                                                                  ; 5       ;
; sink_eop                                                                                                                                                                                                                                                                                          ; 5       ;
; ADC1_drive:ADC1_drive|Tri                                                                                                                                                                                                                                                                         ; 5       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity5                                                                                                                                                                  ; 5       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|parity2                                                                                                                                                                  ; 5       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|parity2                                                                                                                                                                  ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|sink_ready_ctrl~0                                                                                                                                   ; 5       ;
; ADC1_drive:ADC1_drive|count[13]                                                                                                                                                                                                                                                                   ; 5       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a12                                                                                                                                                              ; 5       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a11                                                                                                                                                              ; 5       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a12                                                                                                                                                              ; 5       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a11                                                                                                                                                              ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                                                       ; 5       ;
; ADC1_drive:ADC1_drive|ADC1_end                                                                                                                                                                                                                                                                    ; 5       ;
; ADC0_drive:ADC0_drive|LessThan4~1                                                                                                                                                                                                                                                                 ; 5       ;
; ADC0_drive:ADC0_drive|count[11]                                                                                                                                                                                                                                                                   ; 5       ;
; ADC0_drive:ADC0_drive|count[12]                                                                                                                                                                                                                                                                   ; 5       ;
; ADC0_drive:ADC0_drive|count[13]                                                                                                                                                                                                                                                                   ; 5       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[0]                                                                                                                                                                                     ; 5       ;
; ADC1_Data[7]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[6]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[5]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[4]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[3]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[2]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[1]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC1_Data[0]~input                                                                                                                                                                                                                                                                                ; 4       ;
; ADC_FIFO_O_EN[1]~input                                                                                                                                                                                                                                                                            ; 4       ;
; ADC_FIFO_O_EN[0]~input                                                                                                                                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~10                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~11                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~6                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[0] ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a0~_wirecell                                                                                                                                                     ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|counter1a0~_wirecell                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|Mux5~0                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|Mux7~1                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|Mux7~0                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[5]                                                                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[5]                                                                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[3]                                                                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[3]                                                                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[1]                                                                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[1]                                                                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|sw[1]                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|sw[0]                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|wr_address_i_int[4]                                                                                                                                                                          ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|wr_address_i_int[2]                                                                                                                                                                          ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|wr_address_i_int[0]                                                                                                                                                                          ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[15]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[14]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[15]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[14]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[15]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[14]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[15]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[14]                                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[3][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[1][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[2][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[0][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|r_array_out[3][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|r_array_out[1][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|r_array_out[2][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|r_array_out[0][7]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|fsm~0                                                                                                                                                                             ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[3]                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|next_pass_i                                                                                                                                                                       ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|enable_op                                                                                                                                                                              ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|Equal0~2                                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[3]~0                                                                                                                                  ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet.BLOCK_GAP                                                                                                                              ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|Mux9~0                                                                                                                                                                            ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|Mux10~1                                                                                                                                                                           ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|Mux10~0                                                                                                                                                                           ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[10]                                                                           ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][0][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][0][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][0][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][0][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][1][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][1][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][1][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][1][3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]                                                                                                                                                                   ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]                                                                                                                                                                   ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]                                                                                                                                                                   ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3]                                                                                                                                                                   ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1]                                                                                                                                                                   ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]                                                                                                                                                                   ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][5]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][3]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][1]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][5]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][3]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][1]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[14]                                                                                                                                                                                                              ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][5]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][3]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][1]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wd_vec[6]                                                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[22]                                                                                                                                                                                                              ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][5]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][3]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][1]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wc_vec[6]                                                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector4~0                                                                                                                                                      ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector2~1                                                                                                                                                      ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|_~2                                                                                                                                                                      ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector5~5                                                                                                                                                      ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0]                                ; 4       ;
; ADC1_drive:ADC1_drive|LessThan4~2                                                                                                                                                                                                                                                                 ; 4       ;
; ADC1_drive:ADC1_drive|LessThan3~0                                                                                                                                                                                                                                                                 ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|_~2                                                                                                                                                                      ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|_~5                                                                                                                                                                      ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|_~1                                                                                                                                                                      ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a11                                                                                                                                                              ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a12                                                                                                                                                              ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|_~6                                                                                                                                                                      ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|_~2                                                                                                                                                                      ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                                            ; 4       ;
; ADC1_drive:ADC1_drive|LessThan4~0                                                                                                                                                                                                                                                                 ; 4       ;
; ADC1_drive:ADC1_drive|count[2]                                                                                                                                                                                                                                                                    ; 4       ;
; ADC1_drive:ADC1_drive|count[3]                                                                                                                                                                                                                                                                    ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a12                                                                                                                                                              ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter4a11                                                                                                                                                              ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|ram_address_b[11]                                                                                                                                                                                    ; 4       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|ram_address_a[11]                                                                                                                                                                                    ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|ram_address_b[11]                                                                                                                                                                                    ; 4       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|ram_address_a[11]                                                                                                                                                                                    ; 4       ;
; ADC0_drive:ADC0_drive|count[2]                                                                                                                                                                                                                                                                    ; 4       ;
; ADC0_drive:ADC0_drive|count[3]                                                                                                                                                                                                                                                                    ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                                                               ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[7][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[5][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[6][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[4][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[3][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[1][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[2][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[0][0]                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[3][1][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[2][0][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[3][0][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[2][1][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[1][1][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[0][1][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[1][0][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|butterfly_st1[0][0][8]                                                                                                                                                                 ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[1]                                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[8]                                                                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|gap_reg                                                                                                                                     ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[6]                                                                                                                                                          ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[4]                                                                                                                                                          ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[2]                                                                                                                                                          ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][3]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][4]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][5]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][6]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][7]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][0]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][1]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[2][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[1][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[0][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[3][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[6][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[5][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[4][2]                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data|ram_in_reg[7][2]                                                                                                                                                                        ; 4       ;
; FFT_cnt[0]                                                                                                                                                                                                                                                                                        ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[0]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[1]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[2]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[3]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[4]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[5]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[6]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[7]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[8]                                                                                                                                                                                                                ; 4       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[9]                                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[2]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[0]                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|_~8                                                                      ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|rd_ptr_lsb                                                               ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[1][7]                                                                                                                                                                            ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[1][6]                                                                                                                                                                            ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_state.IDLE                                                                                                                                                                      ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|p[0]~6                                                                                                                                                                            ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[26]                                                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[5]                                                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft.IDLE                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft.WAIT_FOR_OUTPUT                                                                                                                                                                   ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[20][6]                                                                                                                                                                           ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|slb_last[0]~1                                                                                                                                                                           ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[3]                                                                                                                                    ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[2]                                                                                                                                    ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[1]                                                                                                                                    ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[0]                                                                                                                                    ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][0][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][0][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][0][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][0][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][1][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][1][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][1][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][1][3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][0][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][0][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][0][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][0][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][0][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][0][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][0][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][0][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|sw[1]                                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|sw[0]                                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][1][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[0][1][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][1][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[1][1][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][1][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[2][1][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][1][3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|do_tdl[3][1][3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[0][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[1][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[2][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[3][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[0][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[2][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[3][6]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_130:delay_en|tdl_arr[4]                                                                                                                   ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|dffe_af                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_comb_update_2~2                                                                                                                                             ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|_~6                                                                                                                                                                      ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|_~0                                                                                                                                                                      ; 3       ;
; ADC1_drive:ADC1_drive|LessThan4~3                                                                                                                                                                                                                                                                 ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector6~1                                                                                                                                                      ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                                                 ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state.st_err                                                                                                                                                ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector5~2                                                                                                                                                      ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|Selector5~0                                                                                                                                                      ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_comb_update_2~0                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2]                                ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1]                                ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|_~6                                                                                                                                                                      ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_4lc:wrptr_g1p|_~0                                                                                                                                                                      ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|_~3                                                                                                                                                                      ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[8]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[7]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[10]                                                                                                                                                                                          ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[9]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[0]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[3]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[2]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[5]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[4]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[6]                                                                                                                                                                                           ; 3       ;
; ADC1_drive:ADC1_drive|state.010                                                                                                                                                                                                                                                                   ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|a_graycounter_877:rdptr_g1p|_~4                                                                                                                                                                      ; 3       ;
; ADC0_drive:ADC0_drive|state.010                                                                                                                                                                                                                                                                   ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                                                                   ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                                       ; 3       ;
; ADC1_drive:ADC1_drive|LessThan4~1                                                                                                                                                                                                                                                                 ; 3       ;
; ADC1_drive:ADC1_drive|count[4]                                                                                                                                                                                                                                                                    ; 3       ;
; ADC1_drive:ADC1_drive|count[5]                                                                                                                                                                                                                                                                    ; 3       ;
; ADC1_drive:ADC1_drive|count[0]                                                                                                                                                                                                                                                                    ; 3       ;
; ADC1_drive:ADC1_drive|count[1]                                                                                                                                                                                                                                                                    ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[7]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[8]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[9]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[10]                                                                                                                                                                                          ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[11]                                                                                                                                                                                          ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[12]                                                                                                                                                                                          ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[0]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[3]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[2]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[5]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[4]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|rdptr_g[6]                                                                                                                                                                                           ; 3       ;
; ADC0_drive:ADC0_drive|count~2                                                                                                                                                                                                                                                                     ; 3       ;
; ADC0_drive:ADC0_drive|LessThan4~2                                                                                                                                                                                                                                                                 ; 3       ;
; ADC0_drive:ADC0_drive|LessThan3~0                                                                                                                                                                                                                                                                 ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[11]                                                                                                                                                                                          ; 3       ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[12]                                                                                                                                                                                          ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[11]                                                                                                                                                                                          ; 3       ;
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|wrptr_g[12]                                                                                                                                                                                          ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state.end1                                                                                                                                            ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|count_finished~3                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state.sop                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|source_packet_error[0]                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|source_packet_error[1]                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sink_ready_ctrl_d                                                                                                                                                                                                                ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sop                                                                                                                                                                                                                              ; 3       ;
; ADC0_drive:ADC0_drive|count[0]                                                                                                                                                                                                                                                                    ; 3       ;
; ADC0_drive:ADC0_drive|count[1]                                                                                                                                                                                                                                                                    ; 3       ;
; ADC_FIFO_Data[7]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[6]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[5]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[4]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[3]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[2]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[1]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; ADC_FIFO_Data[0]~reg0                                                                                                                                                                                                                                                                             ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[7][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[5][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[7][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[5][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[7][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[5][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[6][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[4][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[6][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[4][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[6][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[4][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[3][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[1][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[3][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[3][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[1][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[1][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[2][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[0][1]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[2][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[2][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[0][3]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|ram_in_reg[0][2]                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated|pipeline_dffe[9]                                 ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated|pipeline_dffe[9]                                 ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[7]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[6]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[5]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[4]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[0]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[3]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[2]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[1]                                                                                                                                                                              ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[9]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[7]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[6]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[5]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[4]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[3]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|count[2]                                                                                                                                                                                     ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|del_np_cnt[4]                                                                                                                               ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet.BLOCK_READY                                                                                                                            ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft.BLOCK_DFT_I                                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_rdy_int                                                                                                                                                                                 ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt[0]                                                                                                                                                                           ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt[1]                                                                                                                                                                           ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[0]                                                                                                                                                          ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[7]                                                                                                                                                          ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[5]                                                                                                                                                          ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|count[3]                                                                                                                                                          ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft.ENABLE_BFP_O                                                                                                                                                                      ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[0][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[1][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[2][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[3][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[0][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[2][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[3][3]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[0][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[1][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[2][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[3][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[0][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[2][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[3][4]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[0][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[1][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[2][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|r_array_out[3][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[0][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[2][5]                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[3][5]                                                                                                                        ; 3       ;
; FFT_cnt[9]                                                                                                                                                                                                                                                                                        ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                                                                          ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[9]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[8]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[7]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[6]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[5]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[4]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[3]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[2]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[1]                                                                                                                                                       ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[0]                                                                                                                                                       ; 3       ;
; Clk~input                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[1] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[3] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[3]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[1]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated|counter_reg_bit[4]                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF               ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None              ; M9K_X27_Y11_N0, M9K_X27_Y13_N0, M9K_X27_Y12_N0, M9K_X27_Y10_N0 ; Don't care           ; Old data        ; Old data        ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|altsyncram_kj31:fifo_ram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None              ; M9K_X27_Y22_N0, M9K_X15_Y22_N0, M9K_X15_Y21_N0, M9K_X27_Y21_N0 ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; FFT_1n1024cos.hex ; M9K_X15_Y6_N0                                                  ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; FFT_2n1024cos.hex ; M9K_X15_Y6_N0                                                  ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; FFT_3n1024cos.hex ; M9K_X15_Y5_N0                                                  ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_b491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; FFT_1n1024sin.hex ; M9K_X15_Y6_N0                                                  ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_c491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; FFT_2n1024sin.hex ; M9K_X15_Y6_N0                                                  ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_d491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 2    ; FFT_3n1024sin.hex ; M9K_X15_Y6_N0, M9K_X15_Y5_N0                                   ; Don't care           ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y16_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X27_Y17_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X27_Y18_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X27_Y14_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y17_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X27_Y16_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X27_Y19_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X27_Y15_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y15_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y13_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y14_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y12_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y10_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y9_N0                                                  ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y11_N0                                                 ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None              ; M9K_X15_Y8_N0                                                  ; Old data             ; Old data        ; Old data        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 18           ; 8            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 144   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1    ; None              ; M9K_X15_Y7_N0                                                  ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None              ; M9K_X27_Y7_N0, M9K_X27_Y8_N0, M9K_X27_Y9_N0, M9K_X27_Y6_N0     ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 12          ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 6           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 12          ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 12          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                          ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y6_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y6_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y7_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y7_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y11_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y11_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y12_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y9_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y9_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y8_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y8_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 5,124 / 32,401 ( 16 % ) ;
; C16 interconnects           ; 54 / 1,326 ( 4 % )      ;
; C4 interconnects            ; 2,858 / 21,816 ( 13 % ) ;
; Direct links                ; 865 / 32,401 ( 3 % )    ;
; Global clocks               ; 8 / 10 ( 80 % )         ;
; Local interconnects         ; 2,304 / 10,320 ( 22 % ) ;
; R24 interconnects           ; 81 / 1,289 ( 6 % )      ;
; R4 interconnects            ; 3,514 / 28,186 ( 12 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.20) ; Number of LABs  (Total = 336) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 5                             ;
; 3                                           ; 8                             ;
; 4                                           ; 12                            ;
; 5                                           ; 8                             ;
; 6                                           ; 2                             ;
; 7                                           ; 13                            ;
; 8                                           ; 7                             ;
; 9                                           ; 13                            ;
; 10                                          ; 21                            ;
; 11                                          ; 17                            ;
; 12                                          ; 10                            ;
; 13                                          ; 8                             ;
; 14                                          ; 35                            ;
; 15                                          ; 47                            ;
; 16                                          ; 117                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.30) ; Number of LABs  (Total = 336) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 70                            ;
; 1 Clock                            ; 312                           ;
; 1 Clock enable                     ; 262                           ;
; 1 Sync. clear                      ; 38                            ;
; 1 Sync. load                       ; 46                            ;
; 2 Async. clears                    ; 8                             ;
; 2 Clock enables                    ; 17                            ;
; 2 Clocks                           ; 19                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.48) ; Number of LABs  (Total = 336) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 9                             ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 6                             ;
; 7                                            ; 5                             ;
; 8                                            ; 11                            ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 6                             ;
; 14                                           ; 6                             ;
; 15                                           ; 4                             ;
; 16                                           ; 14                            ;
; 17                                           ; 5                             ;
; 18                                           ; 14                            ;
; 19                                           ; 8                             ;
; 20                                           ; 19                            ;
; 21                                           ; 6                             ;
; 22                                           ; 14                            ;
; 23                                           ; 11                            ;
; 24                                           ; 18                            ;
; 25                                           ; 14                            ;
; 26                                           ; 18                            ;
; 27                                           ; 13                            ;
; 28                                           ; 25                            ;
; 29                                           ; 15                            ;
; 30                                           ; 35                            ;
; 31                                           ; 9                             ;
; 32                                           ; 25                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.75) ; Number of LABs  (Total = 336) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 54                            ;
; 2                                               ; 29                            ;
; 3                                               ; 27                            ;
; 4                                               ; 28                            ;
; 5                                               ; 9                             ;
; 6                                               ; 20                            ;
; 7                                               ; 10                            ;
; 8                                               ; 41                            ;
; 9                                               ; 22                            ;
; 10                                              ; 22                            ;
; 11                                              ; 10                            ;
; 12                                              ; 25                            ;
; 13                                              ; 7                             ;
; 14                                              ; 14                            ;
; 15                                              ; 2                             ;
; 16                                              ; 10                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.59) ; Number of LABs  (Total = 336) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 40                            ;
; 4                                            ; 19                            ;
; 5                                            ; 16                            ;
; 6                                            ; 9                             ;
; 7                                            ; 30                            ;
; 8                                            ; 14                            ;
; 9                                            ; 12                            ;
; 10                                           ; 18                            ;
; 11                                           ; 30                            ;
; 12                                           ; 26                            ;
; 13                                           ; 12                            ;
; 14                                           ; 14                            ;
; 15                                           ; 5                             ;
; 16                                           ; 5                             ;
; 17                                           ; 5                             ;
; 18                                           ; 3                             ;
; 19                                           ; 13                            ;
; 20                                           ; 4                             ;
; 21                                           ; 14                            ;
; 22                                           ; 16                            ;
; 23                                           ; 2                             ;
; 24                                           ; 0                             ;
; 25                                           ; 5                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
; 33                                           ; 1                             ;
; 34                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 33           ; 0            ; 33           ; 0            ; 0            ; 53        ; 33           ; 0            ; 53        ; 53        ; 0            ; 16           ; 0            ; 0            ; 23           ; 0            ; 16           ; 23           ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 53        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 20           ; 53           ; 20           ; 53           ; 53           ; 0         ; 20           ; 53           ; 0         ; 0         ; 53           ; 37           ; 53           ; 53           ; 30           ; 53           ; 37           ; 30           ; 53           ; 53           ; 53           ; 37           ; 53           ; 53           ; 53           ; 53           ; 53           ; 0         ; 53           ; 53           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC0_Clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_real[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FFT_O_imag[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_Data[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FIFO_Clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Reset_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_bg             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_O_EN[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_FIFO_O_EN[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC0_Data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_Data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC1_bg             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a3~portb_address_reg0 ; 0.206             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "FPGA_control"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 16 pins of 49 total pins
    Info (169086): Pin FFT_O_real[0] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[1] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[2] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[3] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[4] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[5] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[6] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_real[7] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[0] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[1] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[2] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[3] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[4] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[5] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[6] not assigned to an exact location on the device
    Info (169086): Pin FFT_O_imag[7] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_qvk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe3|dffe4a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *ws_dgrp|dffpipe_te9:dffpipe3|dffe4a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is not an object ID
    Info (332050): run_legacy_fitter_flow
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: FIFO_Clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC0_Clk~output
        Info (176357): Destination node ADC1_Clk~output
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|gap_reg
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|gap_reg
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[0]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[1]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[2]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[3]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[4]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[5]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[6]
        Info (176357): Destination node FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[7]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC0_drive:ADC0_drive|ADC0_end~0
        Info (176357): Destination node ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_wrreq~0
Info (176353): Automatically promoted node ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO|dcfifo:dcfifo_component|dcfifo_qvk1:auto_generated|valid_wrreq~0
        Info (176357): Destination node ADC1_drive:ADC1_drive|ADC1_end~0
Info (176353): Automatically promoted node ADC0_drive:ADC0_drive|sclr 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC0_drive:ADC0_drive|Selector0~0
Info (176353): Automatically promoted node ADC1_drive:ADC1_drive|sclr 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC1_drive:ADC1_drive|Selector0~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 23 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin Clk uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin FIFO_Clk uses I/O standard 3.3-V LVTTL at J14
    Info (169178): Pin Reset_n uses I/O standard 3.3-V LVTTL at M16
    Info (169178): Pin ADC0_bg uses I/O standard 3.3-V LVTTL at N14
    Info (169178): Pin ADC_FIFO_O_EN[0] uses I/O standard 3.3-V LVTTL at P16
    Info (169178): Pin ADC_FIFO_O_EN[1] uses I/O standard 3.3-V LVTTL at N15
    Info (169178): Pin ADC0_Data[0] uses I/O standard 3.3-V LVTTL at G2
    Info (169178): Pin ADC1_Data[0] uses I/O standard 3.3-V LVTTL at C2
    Info (169178): Pin ADC0_Data[1] uses I/O standard 3.3-V LVTTL at G1
    Info (169178): Pin ADC1_Data[1] uses I/O standard 3.3-V LVTTL at D4
    Info (169178): Pin ADC0_Data[2] uses I/O standard 3.3-V LVTTL at F5
    Info (169178): Pin ADC1_Data[2] uses I/O standard 3.3-V LVTTL at C3
    Info (169178): Pin ADC0_Data[3] uses I/O standard 3.3-V LVTTL at F2
    Info (169178): Pin ADC1_Data[3] uses I/O standard 3.3-V LVTTL at D6
    Info (169178): Pin ADC0_Data[4] uses I/O standard 3.3-V LVTTL at D1
    Info (169178): Pin ADC1_Data[4] uses I/O standard 3.3-V LVTTL at D5
    Info (169178): Pin ADC0_Data[5] uses I/O standard 3.3-V LVTTL at F1
    Info (169178): Pin ADC1_Data[5] uses I/O standard 3.3-V LVTTL at A5
    Info (169178): Pin ADC0_Data[6] uses I/O standard 3.3-V LVTTL at D3
    Info (169178): Pin ADC1_Data[6] uses I/O standard 3.3-V LVTTL at C6
    Info (169178): Pin ADC0_Data[7] uses I/O standard 3.3-V LVTTL at E5
    Info (169178): Pin ADC1_Data[7] uses I/O standard 3.3-V LVTTL at F9
    Info (169178): Pin ADC1_bg uses I/O standard 3.3-V LVTTL at N13
Info (144001): Generated suppressed messages file E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 6009 megabytes
    Info: Processing ended: Tue May 28 00:53:33 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg.


