Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab5Milestone_newIMem/Lab5Milestone_newIMem.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab5Milestone_newIMem/Lab5Milestone_newIMem.srcs/sim_1/new/Program_Counter_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab5Milestone_newIMem/Lab5Milestone_newIMem.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
