// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MacUnit(	// src/main/scala/MatrixMultiplier.scala:10:7
  input  [31:0] io_a,	// src/main/scala/MatrixMultiplier.scala:11:14
                io_b,	// src/main/scala/MatrixMultiplier.scala:11:14
                io_c,	// src/main/scala/MatrixMultiplier.scala:11:14
  output [31:0] io_result	// src/main/scala/MatrixMultiplier.scala:11:14
);

  assign io_result = io_a * io_b + io_c;	// src/main/scala/MatrixMultiplier.scala:10:7, :21:22, :22:21
endmodule

// VCS coverage exclude_file
module matrix_64x32(	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:63];	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
  always @(posedge W0_clk) begin	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
    if (W0_en & 1'h1)	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
      Memory[W0_addr] <= W0_data;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
    reg [31:0] _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
    initial begin	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
      `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
          Memory[i[5:0]] = _RANDOM_MEM;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
        end	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/MatrixMultiplier.scala:75:20, :76:20, :77:25
endmodule

module MatrixMultiplier(	// src/main/scala/MatrixMultiplier.scala:33:7
  input         clock,	// <stdin>:304:11
                reset,	// <stdin>:305:11
                io_start,	// src/main/scala/MatrixMultiplier.scala:39:14
  output        io_done,	// src/main/scala/MatrixMultiplier.scala:39:14
                io_busy,	// src/main/scala/MatrixMultiplier.scala:39:14
  input         io_matrixA_writeEn,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [5:0]  io_matrixA_addr,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [31:0] io_matrixA_writeData,	// src/main/scala/MatrixMultiplier.scala:39:14
  input         io_matrixB_writeEn,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [5:0]  io_matrixB_addr,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [31:0] io_matrixB_writeData,	// src/main/scala/MatrixMultiplier.scala:39:14
  input         io_result_readEn,	// src/main/scala/MatrixMultiplier.scala:39:14
  input  [5:0]  io_result_addr,	// src/main/scala/MatrixMultiplier.scala:39:14
  output [31:0] io_result_readData	// src/main/scala/MatrixMultiplier.scala:39:14
);

  wire [31:0] _macUnit_io_result;	// src/main/scala/MatrixMultiplier.scala:80:23
  wire [31:0] _matrixResult_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:77:25
  wire [31:0] _matrixB_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:76:20
  wire [31:0] _matrixA_ext_R0_data;	// src/main/scala/MatrixMultiplier.scala:75:20
  reg  [1:0]  state;	// src/main/scala/MatrixMultiplier.scala:84:22
  reg  [9:0]  cycleCounter;	// src/main/scala/MatrixMultiplier.scala:88:29
  wire [9:0]  k = cycleCounter % 10'h8;	// src/main/scala/MatrixMultiplier.scala:88:29, :93:24
  wire [9:0]  temp = cycleCounter / 10'h8;	// src/main/scala/MatrixMultiplier.scala:88:29, :93:24, :94:27
  wire [9:0]  j = temp % 10'h8;	// src/main/scala/MatrixMultiplier.scala:93:24, :94:27, :95:16
  wire [9:0]  i = temp / 10'h8;	// src/main/scala/MatrixMultiplier.scala:93:24, :94:27, :96:16
  reg  [31:0] accValue;	// src/main/scala/MatrixMultiplier.scala:104:25
  wire        _GEN = state == 2'h1;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :128:17
  wire [5:0]  _GEN_0 = {i[2:0], 3'h0};	// src/main/scala/MatrixMultiplier.scala:96:16, :154:{17,32}
  wire [5:0]  _GEN_1 = {2'h0, j[3:0]};	// src/main/scala/MatrixMultiplier.scala:33:7, :95:16, :155:32
  always @(posedge clock) begin	// <stdin>:304:11
    if (reset) begin	// <stdin>:304:11
      state <= 2'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
      cycleCounter <= 10'h0;	// src/main/scala/MatrixMultiplier.scala:88:29
      accValue <= 32'h0;	// src/main/scala/MatrixMultiplier.scala:39:14, :104:25
    end
    else begin	// <stdin>:304:11
      automatic logic _GEN_2;	// src/main/scala/MatrixMultiplier.scala:128:17
      _GEN_2 = state == 2'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :128:17
      if (_GEN_2) begin	// src/main/scala/MatrixMultiplier.scala:128:17
        if (io_start) begin	// src/main/scala/MatrixMultiplier.scala:39:14
          state <= 2'h1;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
          cycleCounter <= 10'h0;	// src/main/scala/MatrixMultiplier.scala:88:29
        end
      end
      else if (_GEN) begin	// src/main/scala/MatrixMultiplier.scala:128:17
        if (cycleCounter == 10'h1FF)	// src/main/scala/MatrixMultiplier.scala:88:29, :140:25
          state <= 2'h2;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
        cycleCounter <= cycleCounter + 10'h1;	// src/main/scala/MatrixMultiplier.scala:88:29, :139:36
      end
      else if (state == 2'h2 & ~io_start)	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :128:17, :147:{12,23}, :148:15
        state <= 2'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
      if (_GEN)	// src/main/scala/MatrixMultiplier.scala:128:17
        accValue <= _macUnit_io_result;	// src/main/scala/MatrixMultiplier.scala:80:23, :104:25
      else if (_GEN_2 & io_start)	// src/main/scala/MatrixMultiplier.scala:104:25, :128:17, :130:22, :134:18
        accValue <= 32'h0;	// src/main/scala/MatrixMultiplier.scala:39:14, :104:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/MatrixMultiplier.scala:33:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/MatrixMultiplier.scala:33:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/MatrixMultiplier.scala:33:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:33:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/MatrixMultiplier.scala:33:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/MatrixMultiplier.scala:33:7
        for (logic [1:0] i_0 = 2'h0; i_0 < 2'h2; i_0 += 2'h1) begin
          _RANDOM[i_0[0]] = `RANDOM;	// src/main/scala/MatrixMultiplier.scala:33:7
        end	// src/main/scala/MatrixMultiplier.scala:33:7
        state = _RANDOM[1'h0][1:0];	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22
        cycleCounter = _RANDOM[1'h0][11:2];	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :88:29
        accValue = {_RANDOM[1'h0][31], _RANDOM[1'h1][30:0]};	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :104:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/MatrixMultiplier.scala:33:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  matrix_64x32 matrixA_ext (	// src/main/scala/MatrixMultiplier.scala:75:20
    .R0_addr (_GEN_0 + {2'h0, k[3:0]}),	// src/main/scala/MatrixMultiplier.scala:33:7, :93:24, :154:32
    .R0_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R0_clk  (clock),
    .R0_data (_matrixA_ext_R0_data),
    .W0_addr (io_matrixA_addr),
    .W0_en   (io_matrixA_writeEn),
    .W0_clk  (clock),
    .W0_data (io_matrixA_writeData)
  );
  matrix_64x32 matrixB_ext (	// src/main/scala/MatrixMultiplier.scala:76:20
    .R0_addr ({k[2:0], 3'h0} + _GEN_1),	// src/main/scala/MatrixMultiplier.scala:93:24, :154:17, :155:32
    .R0_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R0_clk  (clock),
    .R0_data (_matrixB_ext_R0_data),
    .W0_addr (io_matrixB_addr),
    .W0_en   (io_matrixB_writeEn),
    .W0_clk  (clock),
    .W0_data (io_matrixB_writeData)
  );
  matrix_64x32 matrixResult_ext (	// src/main/scala/MatrixMultiplier.scala:77:25
    .R0_addr (io_result_addr),
    .R0_en   (1'h1),	// src/main/scala/MatrixMultiplier.scala:33:7
    .R0_clk  (clock),
    .R0_data (_matrixResult_ext_R0_data),
    .W0_addr (_GEN_0 + _GEN_1),	// src/main/scala/MatrixMultiplier.scala:154:32, :155:32, :178:41
    .W0_en   (_GEN & k[3:0] == 4'h7),	// src/main/scala/MatrixMultiplier.scala:77:25, :93:24, :128:17, :162:28, :177:{12,36}
    .W0_clk  (clock),
    .W0_data (_GEN ? _macUnit_io_result : 32'h0)	// src/main/scala/MatrixMultiplier.scala:39:14, :80:23, :128:17, :162:28, :163:21, :183:18
  );
  MacUnit macUnit (	// src/main/scala/MatrixMultiplier.scala:80:23
    .io_a      (_matrixA_ext_R0_data),	// src/main/scala/MatrixMultiplier.scala:75:20
    .io_b      (_matrixB_ext_R0_data),	// src/main/scala/MatrixMultiplier.scala:76:20
    .io_c      (~_GEN | k[3:0] == 4'h0 ? 32'h0 : accValue),	// src/main/scala/MatrixMultiplier.scala:39:14, :93:24, :104:25, :128:17, :154:17, :162:28, :163:{12,21}, :182:18
    .io_result (_macUnit_io_result)
  );
  assign io_done = state == 2'h2;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :188:20
  assign io_busy = |state;	// src/main/scala/MatrixMultiplier.scala:33:7, :84:22, :187:20
  assign io_result_readData = io_result_readEn ? _matrixResult_ext_R0_data : 32'h0;	// src/main/scala/MatrixMultiplier.scala:33:7, :39:14, :77:25, :124:28
endmodule

// VCS coverage exclude_file
module memoryBlock_512x32(	// src/main/scala/CompactScaleDesign.scala:57:32
  input  [8:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [8:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:511];	// src/main/scala/CompactScaleDesign.scala:57:32
  reg        _R0_en_d0;	// src/main/scala/CompactScaleDesign.scala:57:32
  reg [8:0]  _R0_addr_d0;	// src/main/scala/CompactScaleDesign.scala:57:32
  always @(posedge R0_clk) begin	// src/main/scala/CompactScaleDesign.scala:57:32
    _R0_en_d0 <= R0_en;	// src/main/scala/CompactScaleDesign.scala:57:32
    _R0_addr_d0 <= R0_addr;	// src/main/scala/CompactScaleDesign.scala:57:32
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/CompactScaleDesign.scala:57:32
    if (W0_en & 1'h1)	// src/main/scala/CompactScaleDesign.scala:57:32
      Memory[W0_addr] <= W0_data;	// src/main/scala/CompactScaleDesign.scala:57:32
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/CompactScaleDesign.scala:57:32
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/CompactScaleDesign.scala:57:32
      reg [31:0] _RANDOM;	// src/main/scala/CompactScaleDesign.scala:57:32
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/CompactScaleDesign.scala:57:32
    initial begin	// src/main/scala/CompactScaleDesign.scala:57:32
      `INIT_RANDOM_PROLOG_	// src/main/scala/CompactScaleDesign.scala:57:32
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/CompactScaleDesign.scala:57:32
        for (logic [9:0] i = 10'h0; i < 10'h200; i += 10'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/CompactScaleDesign.scala:57:32
          Memory[i[8:0]] = _RANDOM_MEM;	// src/main/scala/CompactScaleDesign.scala:57:32
        end	// src/main/scala/CompactScaleDesign.scala:57:32
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/CompactScaleDesign.scala:57:32
        _RANDOM = {`RANDOM};	// src/main/scala/CompactScaleDesign.scala:57:32
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/CompactScaleDesign.scala:57:32
        _R0_addr_d0 = _RANDOM[9:1];	// src/main/scala/CompactScaleDesign.scala:57:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// src/main/scala/CompactScaleDesign.scala:57:32
endmodule

module CompactScaleAiChip(	// src/main/scala/CompactScaleDesign.scala:11:7
  input         clock,	// <stdin>:413:11
                reset,	// <stdin>:414:11
  input  [9:0]  io_axi_awaddr,	// src/main/scala/CompactScaleDesign.scala:20:14
  input         io_axi_awvalid,	// src/main/scala/CompactScaleDesign.scala:20:14
  output        io_axi_awready,	// src/main/scala/CompactScaleDesign.scala:20:14
  input  [31:0] io_axi_wdata,	// src/main/scala/CompactScaleDesign.scala:20:14
  input         io_axi_wvalid,	// src/main/scala/CompactScaleDesign.scala:20:14
  output        io_axi_wready,	// src/main/scala/CompactScaleDesign.scala:20:14
  output [1:0]  io_axi_bresp,	// src/main/scala/CompactScaleDesign.scala:20:14
  output        io_axi_bvalid,	// src/main/scala/CompactScaleDesign.scala:20:14
  input         io_axi_bready,	// src/main/scala/CompactScaleDesign.scala:20:14
  input  [9:0]  io_axi_araddr,	// src/main/scala/CompactScaleDesign.scala:20:14
  input         io_axi_arvalid,	// src/main/scala/CompactScaleDesign.scala:20:14
  output        io_axi_arready,	// src/main/scala/CompactScaleDesign.scala:20:14
  output [31:0] io_axi_rdata,	// src/main/scala/CompactScaleDesign.scala:20:14
  output        io_axi_rvalid,	// src/main/scala/CompactScaleDesign.scala:20:14
  input         io_axi_rready,	// src/main/scala/CompactScaleDesign.scala:20:14
  output        io_status_busy,	// src/main/scala/CompactScaleDesign.scala:20:14
                io_status_done,	// src/main/scala/CompactScaleDesign.scala:20:14
  output [31:0] io_perf_counters_0,	// src/main/scala/CompactScaleDesign.scala:20:14
                io_perf_counters_1,	// src/main/scala/CompactScaleDesign.scala:20:14
                io_perf_counters_2,	// src/main/scala/CompactScaleDesign.scala:20:14
                io_perf_counters_3	// src/main/scala/CompactScaleDesign.scala:20:14
);

  wire [31:0] _memoryBlock_ext_R0_data;	// src/main/scala/CompactScaleDesign.scala:57:32
  wire        _matrixUnit_io_done;	// src/main/scala/CompactScaleDesign.scala:54:26
  wire        _matrixUnit_io_busy;	// src/main/scala/CompactScaleDesign.scala:54:26
  wire [31:0] _matrixUnit_io_result_readData;	// src/main/scala/CompactScaleDesign.scala:54:26
  reg  [31:0] perfCounters_0;	// src/main/scala/CompactScaleDesign.scala:60:41
  reg  [31:0] perfCounters_1;	// src/main/scala/CompactScaleDesign.scala:60:41
  reg  [31:0] perfCounters_2;	// src/main/scala/CompactScaleDesign.scala:60:41
  reg  [31:0] perfCounters_3;	// src/main/scala/CompactScaleDesign.scala:60:41
  reg  [31:0] ctrlReg;	// src/main/scala/CompactScaleDesign.scala:63:24
  reg  [31:0] statusReg;	// src/main/scala/CompactScaleDesign.scala:64:26
  reg         axi_state;	// src/main/scala/CompactScaleDesign.scala:71:26
  reg  [9:0]  addr_reg;	// src/main/scala/CompactScaleDesign.scala:74:25
  reg  [31:0] data_reg;	// src/main/scala/CompactScaleDesign.scala:75:25
  reg  [15:0] workCounter;	// src/main/scala/CompactScaleDesign.scala:78:28
  wire        _isMemWrite_T = io_axi_awvalid & io_axi_wvalid;	// src/main/scala/CompactScaleDesign.scala:96:38
  wire        isMatrixWrite = _isMemWrite_T & ~(io_axi_awaddr[9]);	// src/main/scala/CompactScaleDesign.scala:96:{38,55,73}
  wire        isMemRead = io_axi_arvalid & io_axi_araddr > 10'h2FF;	// src/main/scala/CompactScaleDesign.scala:116:70, :117:{34,52}
  reg         io_axi_bvalid_REG;	// src/main/scala/CompactScaleDesign.scala:156:55
  reg         io_axi_rvalid_REG;	// src/main/scala/CompactScaleDesign.scala:159:55
  always @(posedge clock) begin	// <stdin>:413:11
    if (reset) begin	// <stdin>:413:11
      perfCounters_0 <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41
      perfCounters_1 <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41
      perfCounters_2 <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41
      perfCounters_3 <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41
      ctrlReg <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41, :63:24
      statusReg <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41, :64:26
      axi_state <= 1'h0;	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26
      addr_reg <= 10'h0;	// src/main/scala/CompactScaleDesign.scala:74:25
      data_reg <= 32'h0;	// src/main/scala/CompactScaleDesign.scala:60:41, :75:25
      workCounter <= 16'h0;	// src/main/scala/CompactScaleDesign.scala:78:28
    end
    else begin	// <stdin>:413:11
      automatic logic _GEN = io_axi_awvalid | io_axi_arvalid;	// src/main/scala/CompactScaleDesign.scala:128:27
      perfCounters_0 <= perfCounters_0 + 32'h1;	// src/main/scala/CompactScaleDesign.scala:60:41, :173:40
      if (_matrixUnit_io_done)	// src/main/scala/CompactScaleDesign.scala:54:26
        perfCounters_1 <= perfCounters_1 + 32'h1;	// src/main/scala/CompactScaleDesign.scala:60:41, :173:40, :176:40
      perfCounters_2 <= 32'h10;	// src/main/scala/CompactScaleDesign.scala:60:41, :179:19
      perfCounters_3 <= {16'h0, workCounter};	// src/main/scala/CompactScaleDesign.scala:60:41, :78:28, :180:19
      if (~axi_state & _GEN & _isMemWrite_T & io_axi_awaddr == 10'h0)	// src/main/scala/CompactScaleDesign.scala:63:24, :71:26, :74:25, :96:38, :126:21, :128:{27,46}, :131:47, :134:{30,39}, :135:21
        ctrlReg <= io_axi_wdata;	// src/main/scala/CompactScaleDesign.scala:63:24
      statusReg <= {29'h1, _matrixUnit_io_done, _matrixUnit_io_busy, ctrlReg[0]};	// src/main/scala/CompactScaleDesign.scala:54:26, :63:24, :64:26, :94:33, :183:19
      axi_state <= ~axi_state & (_GEN | axi_state);	// src/main/scala/CompactScaleDesign.scala:71:26, :126:21, :128:{27,46}, :129:19
      if (~axi_state & _GEN) begin	// src/main/scala/CompactScaleDesign.scala:71:26, :74:25, :126:21, :128:{27,46}, :130:18
        addr_reg <= io_axi_awvalid ? io_axi_awaddr : io_axi_araddr;	// src/main/scala/CompactScaleDesign.scala:74:25, :130:24
        data_reg <=
          _isMemWrite_T
            ? io_axi_wdata
            : isMemRead
                ? _memoryBlock_ext_R0_data
                : addr_reg == 10'h0
                    ? ctrlReg
                    : addr_reg == 10'h4 ? statusReg : _matrixUnit_io_result_readData;	// src/main/scala/CompactScaleDesign.scala:54:26, :57:32, :63:24, :64:26, :74:25, :75:25, :96:38, :117:34, :131:47, :132:20, :139:{20,26}, :140:{25,35}, :141:{25,35}
      end
      workCounter <= workCounter + 16'h1;	// src/main/scala/CompactScaleDesign.scala:78:28, :79:30
    end
    io_axi_bvalid_REG <= io_axi_awvalid;	// src/main/scala/CompactScaleDesign.scala:156:55
    io_axi_rvalid_REG <= io_axi_arvalid;	// src/main/scala/CompactScaleDesign.scala:159:55
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/CompactScaleDesign.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/CompactScaleDesign.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/CompactScaleDesign.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/CompactScaleDesign.scala:11:7
      automatic logic [31:0] _RANDOM[0:23];	// src/main/scala/CompactScaleDesign.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/CompactScaleDesign.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/CompactScaleDesign.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/CompactScaleDesign.scala:11:7
        for (logic [4:0] i = 5'h0; i < 5'h18; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/CompactScaleDesign.scala:11:7
        end	// src/main/scala/CompactScaleDesign.scala:11:7
        perfCounters_0 = _RANDOM[5'h0];	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
        perfCounters_1 = _RANDOM[5'h1];	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
        perfCounters_2 = _RANDOM[5'h2];	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
        perfCounters_3 = _RANDOM[5'h3];	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
        ctrlReg = _RANDOM[5'h4];	// src/main/scala/CompactScaleDesign.scala:11:7, :63:24
        statusReg = _RANDOM[5'h5];	// src/main/scala/CompactScaleDesign.scala:11:7, :64:26
        axi_state = _RANDOM[5'h16][0];	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26
        addr_reg = _RANDOM[5'h16][10:1];	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :74:25
        data_reg = {_RANDOM[5'h16][31:11], _RANDOM[5'h17][10:0]};	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :75:25
        workCounter = _RANDOM[5'h17][26:11];	// src/main/scala/CompactScaleDesign.scala:11:7, :75:25, :78:28
        io_axi_bvalid_REG = _RANDOM[5'h17][27];	// src/main/scala/CompactScaleDesign.scala:11:7, :75:25, :156:55
        io_axi_rvalid_REG = _RANDOM[5'h17][28];	// src/main/scala/CompactScaleDesign.scala:11:7, :75:25, :159:55
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/CompactScaleDesign.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/CompactScaleDesign.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MatrixMultiplier matrixUnit (	// src/main/scala/CompactScaleDesign.scala:54:26
    .clock                (clock),
    .reset                (reset),
    .io_start             (ctrlReg[0]),	// src/main/scala/CompactScaleDesign.scala:63:24, :94:33
    .io_done              (_matrixUnit_io_done),
    .io_busy              (_matrixUnit_io_busy),
    .io_matrixA_writeEn   (isMatrixWrite & ~(io_axi_awaddr[8])),	// src/main/scala/CompactScaleDesign.scala:96:55, :99:{50,53,67}
    .io_matrixA_addr      (io_axi_awaddr[5:0]),	// src/main/scala/CompactScaleDesign.scala:101:46
    .io_matrixA_writeData (io_axi_wdata),
    .io_matrixB_writeEn   (isMatrixWrite & io_axi_awaddr[8]),	// src/main/scala/CompactScaleDesign.scala:96:55, :99:67, :104:50
    .io_matrixB_addr      (io_axi_awaddr[5:0]),	// src/main/scala/CompactScaleDesign.scala:101:46
    .io_matrixB_writeData (io_axi_wdata),
    .io_result_readEn     (io_axi_arvalid & ~(io_axi_araddr[9]) & io_axi_araddr[9]),	// src/main/scala/CompactScaleDesign.scala:97:55, :110:{47,63}
    .io_result_addr       (io_axi_awaddr[5:0]),	// src/main/scala/CompactScaleDesign.scala:101:46
    .io_result_readData   (_matrixUnit_io_result_readData)
  );
  memoryBlock_512x32 memoryBlock_ext (	// src/main/scala/CompactScaleDesign.scala:57:32
    .R0_addr (io_axi_araddr[8:0] - 9'h100),	// src/main/scala/CompactScaleDesign.scala:20:14, :123:52
    .R0_en   (isMemRead),	// src/main/scala/CompactScaleDesign.scala:117:34
    .R0_clk  (clock),
    .R0_data (_memoryBlock_ext_R0_data),
    .W0_addr (io_axi_awaddr[8:0] - 9'h100),	// src/main/scala/CompactScaleDesign.scala:120:37
    .W0_en   (_isMemWrite_T & io_axi_awaddr > 10'h2FF),	// src/main/scala/CompactScaleDesign.scala:96:38, :116:{52,70}
    .W0_clk  (clock),
    .W0_data (io_axi_wdata)
  );
  assign io_axi_awready = ~axi_state;	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :152:31
  assign io_axi_wready = ~axi_state;	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :152:31
  assign io_axi_bresp = 2'h0;	// src/main/scala/CompactScaleDesign.scala:11:7, :157:16
  assign io_axi_bvalid = axi_state & io_axi_bvalid_REG;	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :156:{45,55}
  assign io_axi_arready = ~axi_state;	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :152:31
  assign io_axi_rdata = data_reg;	// src/main/scala/CompactScaleDesign.scala:11:7, :75:25
  assign io_axi_rvalid = axi_state & io_axi_rvalid_REG;	// src/main/scala/CompactScaleDesign.scala:11:7, :71:26, :159:{45,55}
  assign io_status_busy = 1'h1;	// src/main/scala/CompactScaleDesign.scala:11:7, :51:46
  assign io_status_done = _matrixUnit_io_done;	// src/main/scala/CompactScaleDesign.scala:11:7, :54:26
  assign io_perf_counters_0 = perfCounters_0;	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
  assign io_perf_counters_1 = perfCounters_1;	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
  assign io_perf_counters_2 = perfCounters_2;	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
  assign io_perf_counters_3 = perfCounters_3;	// src/main/scala/CompactScaleDesign.scala:11:7, :60:41
endmodule

