# Log file created on pld615 (64bit) at Sat Mar  7 15:38:16 2020

hdlice - UXE, V17.1.0.p96
(c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
WARNING: could not find library ./xc_work/xc_vawork/xc_vawork.
   >> Analyzing Verilog file xc_work/v/12.v ...
   >> Analyzing Verilog file xc_work/v/2.sv ...
   >> Analyzing Verilog file xc_work/v/3.sv ...
   >> Analyzing Verilog file xc_work/v/4.sv ...
   >> Analyzing Verilog file xc_work/v/5.sv ...
   >> Analyzing Verilog file xc_work/v/6.sv ...
   >> Analyzing Verilog file xc_work/v/7.sv ...
   >> Analyzing Verilog file xc_work/v/8.sv ...
   >> Analyzing Verilog file xc_work/v/9.sv ...
   >> Analyzing Verilog file xc_work/v/10.sv ...
   >> Analyzing Verilog file xc_work/v/11.sv ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_pdsa.v ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v ...
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1734): module 'ixc_bind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1741): module 'ixc_clkbind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 2032): module 'ixc_mevent' previously declared, new definition is used.
   >> Analyzing Verilog file xc_work/v/xcva_top.v ...
   >> Begin library search : 1 library file/directory
   >> Scanning library file ./xc_work/xc_vawork/IXCOM_TEMP_LIBRARY/.libvlog/qtref.v ...
   >> End library search
WARNING: xc_work/v/xcva_top.v(line 17): Module or UDP : 'counter' not defined.
WARNING: xc_work/v/xcva_top.v(line 5): Module or UDP : '_ixc_isc' not defined.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 198): recursive instantiation of module 'ixc_obf_cico'.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 239): recursive instantiation of module 'ixc_obf_cico_w_anyreq'.
   >> Analyzing module IXC_OSF_MB ...
   >> Analyzing module axis_eclk ...
   >> Analyzing module axis_tbcall ...
   >> Analyzing module ixc_expEv ...
   >> Analyzing module ixc_ev ...
   >> Analyzing module ixc_edge ...
   >> Analyzing module ixc_sample ...
   >> Analyzing module ixc_mpulse ...
   >> Analyzing module ixc_mtoggle ...
   >> Analyzing module ixc_wforce ...
   >> Analyzing module axis_mux2 ...
   >> Analyzing module axis_delay ...
   >> Analyzing module axis_busreg ...
   >> Analyzing module axis_latch ...
   >> Analyzing module axis_dffp ...
   >> Analyzing module axis_dffn ...
   >> Analyzing module axis_jkffp ...
   >> Analyzing module axis_jkffn ...
   >> Analyzing module axis_tffp ...
   >> Analyzing module axis_tffn ...
   >> Analyzing module ixc_delay ...
   >> Analyzing module ixc_1xbufsrc ...
   >> Analyzing module ixc_ref ...
   >> Analyzing module ixc_pulse_en ...
   >> Analyzing module ixc_event_driver ...
   >> Analyzing module ixc_tcov_1 ...
   >> Analyzing module ixc_capU ...
   >> Analyzing module ixc_frequency ...
   >> Analyzing module ixc_obf_pg ...
   >> Analyzing module ixc_obf_cico ...
   >> Analyzing module ixc_obf_cico_w_anyreq ...
   >> Analyzing module ixc_obf_port ...
   >> Analyzing module ixc_obf_leaf_port ...
   >> Analyzing module ixc_obf_root_port ...
   >> Analyzing module ixc_obf_mc_port ...
   >> Analyzing module ixc_ibf_port ...
   >> Analyzing module ixc_ibf_mc_port ...
   >> Analyzing module ixc_osf1_evcap ...
   >> Analyzing module ixc_osf_evcap ...
   >> Analyzing module ixc_pio_call ...
   >> Analyzing module ixc_mem_call ...
   >> Analyzing module ixc_mem_call_direct ...
   >> Analyzing module ixc_bind ...
   >> Analyzing module ixc_clkbind ...
   >> Analyzing module ixc_cakebind ...
   >> Analyzing module ixc_1xbuf1p ...
   >> Analyzing module ixc_1xbuf1n ...
   >> Analyzing module ixc_1xbuf2p ...
   >> Analyzing module ixc_1xbuf2n ...
   >> Analyzing module ixc_2xbuf ...
   >> Analyzing module ixc_05xbuf ...
   >> Analyzing module ixc_asgn_cov_rst_pulse ...
   >> Analyzing module ixc_capR ...
   >> Analyzing module ixc_not_touch ...
   >> Analyzing module ixc_call_clk ...
   >> Analyzing module ixc_context_read ...
   >> Analyzing module ixc_rforce ...
   >> Analyzing module ixc_context_write ...
   >> Analyzing module ixc_mevent ...
   >> Analyzing module ixc_mevClk ...
   >> Analyzing module ixc_seqClk ...
   >> Analyzing module counter_tb ...
   >> Analyzing module IXC_OFIFO ...
   >> Analyzing module IXC_IFIFO ...
   >> Analyzing module IXC_OSF ...
   >> Analyzing module IXC_ISF ...
   >> Analyzing module IXC_OSF1 ...
   >> Analyzing module IXC_MC_OFIFO ...
   >> Analyzing module IXC_MC_IFIFO ...
   >> Analyzing module IXC_MC_GSFIFO ...
   >> Analyzing module IXC_GFIFO ...
   >> Analyzing module ixc_time ...
   >> Analyzing module ixc_assign ...
   >> Analyzing module Q_RBUFZN ...
   >> Analyzing module Q_RBUFZP ...
   >> Analyzing module xc_top ...
   >> Analyzing module ASSERTION ...
   >> Analyzing module xcva_top ...

 >> Reporting Runtime Statistics ...
   Hostname         :    pld615
   Operating system :    Linux RedHat 6.9 (64bit)
   User CPU time    :        0.08 seconds
   System CPU time  :        0.09 seconds
   Wall clock time  :        1 seconds

# Log file created on pld615 (64bit) at Sat Mar  7 15:38:17 2020

hdlice - UXE, V17.1.0.p96
(c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
   >> Analyzing Verilog file xc_work/v/1.sv ...
   >> Analyzing Verilog file xc_work/v/13.sv ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_pdsa.v ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v ...
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1734): module 'ixc_bind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1741): module 'ixc_clkbind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 2032): module 'ixc_mevent' previously declared, new definition is used.
   >> Analyzing Verilog file xc_work/v/xcva_top.v ...
   >> Begin library search : 1 library file/directory
   >> Scanning library file ./xc_work/xc_vawork/xc_vawork/.libvlog/qtref.v ...
   >> End library search
WARNING: xc_work/v/xcva_top.v(line 4): Module or UDP : 'ixc_time' not defined.
WARNING: xc_work/v/xcva_top.v(line 3): Module or UDP : 'IXC_GFIFO' not defined.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 198): recursive instantiation of module 'ixc_obf_cico'.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 239): recursive instantiation of module 'ixc_obf_cico_w_anyreq'.
   >> Analyzing module axis_eclk ...
   >> Analyzing module axis_tbcall ...
   >> Analyzing module ixc_expEv ...
   >> Analyzing module ixc_ev ...
   >> Analyzing module ixc_edge ...
   >> Analyzing module ixc_sample ...
   >> Analyzing module ixc_mpulse ...
   >> Analyzing module ixc_mtoggle ...
   >> Analyzing module ixc_wforce ...
   >> Analyzing module axis_mux2 ...
   >> Analyzing module axis_delay ...
   >> Analyzing module axis_busreg ...
   >> Analyzing module axis_latch ...
   >> Analyzing module axis_dffp ...
   >> Analyzing module axis_dffn ...
   >> Analyzing module axis_jkffp ...
   >> Analyzing module axis_jkffn ...
   >> Analyzing module axis_tffp ...
   >> Analyzing module axis_tffn ...
   >> Analyzing module ixc_delay ...
   >> Analyzing module ixc_1xbufsrc ...
   >> Analyzing module ixc_ref ...
   >> Analyzing module ixc_pulse_en ...
   >> Analyzing module ixc_event_driver ...
   >> Analyzing module ixc_tcov_1 ...
   >> Analyzing module ixc_capU ...
   >> Analyzing module ixc_frequency ...
   >> Analyzing module ixc_obf_pg ...
   >> Analyzing module ixc_obf_cico ...
   >> Analyzing module ixc_obf_cico_w_anyreq ...
   >> Analyzing module ixc_obf_port ...
   >> Analyzing module ixc_obf_leaf_port ...
   >> Analyzing module ixc_obf_root_port ...
   >> Analyzing module ixc_obf_mc_port ...
   >> Analyzing module ixc_ibf_port ...
   >> Analyzing module ixc_ibf_mc_port ...
   >> Analyzing module ixc_osf1_evcap ...
   >> Analyzing module ixc_osf_evcap ...
   >> Analyzing module ixc_pio_call ...
   >> Analyzing module ixc_mem_call ...
   >> Analyzing module ixc_mem_call_direct ...
   >> Analyzing module ixc_bind ...
   >> Analyzing module ixc_clkbind ...
   >> Analyzing module ixc_cakebind ...
   >> Analyzing module ixc_1xbuf1p ...
   >> Analyzing module ixc_1xbuf1n ...
   >> Analyzing module ixc_1xbuf2p ...
   >> Analyzing module ixc_1xbuf2n ...
   >> Analyzing module ixc_2xbuf ...
   >> Analyzing module ixc_05xbuf ...
   >> Analyzing module ixc_asgn_cov_rst_pulse ...
   >> Analyzing module ixc_capR ...
   >> Analyzing module ixc_not_touch ...
   >> Analyzing module ixc_call_clk ...
   >> Analyzing module ixc_context_read ...
   >> Analyzing module ixc_rforce ...
   >> Analyzing module ixc_context_write ...
   >> Analyzing module ixc_mevent ...
   >> Analyzing module ixc_mevClk ...
   >> Analyzing module ixc_seqClk ...
   >> Analyzing module ixc_assign ...
   >> Analyzing module counter ...
   >> Analyzing module counter_tb ...
   >> Analyzing module _ixc_isc ...
   >> Analyzing module Q_RBUFZN ...
   >> Analyzing module Q_RBUFZP ...
   >> Analyzing module xc_top ...
   >> Analyzing module ASSERTION ...
   >> Analyzing module xcva_top ...

 >> Reporting Runtime Statistics ...
   Hostname         :    pld615
   Operating system :    Linux RedHat 6.9 (64bit)
   User CPU time    :        0.07 seconds
   System CPU time  :        0.05 seconds
   Wall clock time  :        0 seconds

# Log file created on pld615 (64bit) at Sat Mar  7 15:38:17 2020

hdlice - UXE, V17.1.0.p96
(c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

 >> (1) Synthesizing module 'xcva_top' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork'
INFO: Acquiring license feature `Palladium_XP_HDL_Checking' and version 17.1.
   >> Loading module xcva_top ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.02 seconds (xcva_top) 

 >> (2) Synthesizing module 'ASSERTION' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top
   >> Loading module ASSERTION ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (ASSERTION) 

 >> (3) Synthesizing module 'xc_top' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top
   >> Loading module xc_top ...
WARNING: Array '_zzcmds' has no driver.
   >> Running allocation on RTL block 'always:123'
   >> Running allocation on RTL block 'always:164'
      allocates 1 32-bit symbolic +-    FU(s)
   >> Running allocation on RTL block 'always:172'
      allocates 1 8-bit symbolic +-    FU(s)
   >> Running allocation on RTL block 'always:184'
   >> Running allocation on RTL block 'always:220'
      allocates 1 64-bit symbolic +-    FU(s)
   >> Running allocation on RTL block 'asyncCall-1'

   >> Mapping RTL block 'verilog/eClkv-0' ...
   >> Running datapath synthesis
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:123/.datapath' ...
   >> Running datapath synthesis
      total area under this block:     320.00

   >> Mapping RTL block 'verilog/always:123/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:123' ...
   >> Running datapath synthesis
      total area under this block:     320.00

   >> Mapping RTL block 'verilog/always:127' ...
   >> Running datapath synthesis
      total area under this block:     182.00

   >> Mapping RTL block 'verilog/always:164/.datapath' ...
   >> Running datapath synthesis
      total area under this block:     100.00

   >> Mapping RTL block 'verilog/always:164/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:164' ...
   >> Running datapath synthesis
      total area under this block:     100.00

   >> Mapping RTL block 'verilog/always:172/.datapath' ...
   >> Running datapath synthesis
      total area under this block:     130.00

   >> Mapping RTL block 'verilog/always:172/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:172' ...
   >> Running datapath synthesis
      total area under this block:     131.00

   >> Mapping RTL block 'verilog/always:184/.datapath' ...
   >> Running datapath synthesis
      total area under this block:      62.00

   >> Mapping RTL block 'verilog/always:184/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       0.00

   >> Mapping RTL block 'verilog/always:184' ...
   >> Running datapath synthesis
      total area under this block:      62.00

   >> Mapping RTL block 'verilog/always:215' ...
   >> Running datapath synthesis
      total area under this block:     580.00

   >> Mapping RTL block 'verilog/always:220/.datapath' ...
   >> Running datapath synthesis
      total area under this block:     700.00

   >> Mapping RTL block 'verilog/always:220/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/always:220' ...
   >> Running datapath synthesis
      total area under this block:     701.00

   >> Mapping RTL block 'verilog/always:237' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog/asyncCall-1/.datapath' ...
   >> Running datapath synthesis
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/asyncCall-1/.control0' ...
   >> Running controller synthesis
   >> Running logic minimization ... done.
      total area under this block:       1.00

   >> Mapping RTL block 'verilog/asyncCall-1' ...
   >> Running datapath synthesis
      total area under this block:       2.00

   >> Mapping RTL block 'verilog/always:248' ...
   >> Running datapath synthesis
      total area under this block:       7.00

   >> Mapping RTL block 'verilog' ...
   >> Running datapath synthesis
WARNING: Module 'xc_top': net '_ET3_COMPILER_RESERVED_NAME_LBRKER_ON_' has no load.
WARNING: Module 'xc_top': net 'callEmuPI' has no driver.
WARNING: Module 'xc_top': signal 'evalStepPI' has no driver.
WARNING: Module 'xc_top': net 'ckgHoldPI' has no driver.
WARNING: Module 'xc_top': net 'stopEmuPI' has no driver.
WARNING: Module 'xc_top': net 'sdlStop' has no driver.
WARNING: Module 'xc_top': net 'cpfStop' has no driver.
WARNING: Module 'xc_top': net '_ET3_COMPILER_RESERVED_NAME_ORION_INTERRUPT_' has no load.
WARNING: Module 'xc_top': net '_ET3_COMPILER_RESERVED_NAME_DBI_APPLY_' has no driver.
WARNING: Module 'xc_top': net 'sendPO' has no load.
WARNING: Module 'xc_top': net 'tbcPO' has no load.
WARNING: Module 'xc_top': net 'stop1PO' has no load.
WARNING: Module 'xc_top': net 'stop2PO' has no load.
WARNING: Module 'xc_top': net 'stop4PO' has no load.
WARNING: Module 'xc_top': net 'stop3PO' has no load.
WARNING: Module 'xc_top': net 'stopEmuPO' has no load.
WARNING: Module 'xc_top': signal 'remStepPO' has no load.
WARNING: Module 'xc_top': net 'evalOn' has no load.
WARNING: Module 'xc_top': signal 'simTime' has no load.
WARNING: Module 'xc_top': net 'FvUseOnlyR' has no load.
WARNING: Module 'xc_top': net 'dummyR' has no load.
   >> Running memory synthesis
      total area under this block:    2257.00

   >> Running post optimization ...
      Reduces 28.67% (2257.00 -> 1610.00)

      total combinational area :        504.00
      total sequential area    :       1106.00
      total module area        :       1610.00
      total synthesis time     :          0.01 seconds (xc_top) 

 >> (4) Synthesizing module 'Q_RBUFZP' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top/xc_top
   >> Loading module Q_RBUFZP ...

      total combinational area :          1.00
      total sequential area    :          0.00
      total module area        :          1.00
      total synthesis time     :          0.00 seconds (Q_RBUFZP) 

 >> (5) Synthesizing module 'Q_RBUFZN' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top/xc_top
   >> Loading module Q_RBUFZN ...

      total combinational area :          1.00
      total sequential area    :          0.00
      total module area        :          1.00
      total synthesis time     :          0.00 seconds (Q_RBUFZN) 

 >> (6) Synthesizing module 'ixc_assign' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top/xc_top
   >> Loading module ixc_assign ...
   >> Running allocation on RTL block 'always:822'

   >> Mapping RTL block 'verilog/always:822' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (ixc_assign) 

 >> (7) Synthesizing module '_ixc_isc' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top
   >> Loading module _ixc_isc ...

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (_ixc_isc) 
WARNING: Module '_ixc_isc' is empty.

 >> (8) Synthesizing module 'ixc_time' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top
   >> Loading module ixc_time ...

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (ixc_time) 
WARNING: Module 'ixc_time' is empty.

 >> (9) Synthesizing module 'IXC_GFIFO' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top
   >> Loading module IXC_GFIFO ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_GFIFO) 

 >> (10) Synthesizing module 'IXC_MC_GSFIFO' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO
   >> Loading module IXC_MC_GSFIFO ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.01 seconds (IXC_MC_GSFIFO) 

 >> (11) Synthesizing module 'IXC_MC_IFIFO' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO/IXC_MC_GSFIFO
   >> Loading module IXC_MC_IFIFO ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_MC_IFIFO) 

 >> (12) Synthesizing module 'IXC_MC_OFIFO' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO/IXC_MC_GSFIFO
   >> Loading module IXC_MC_OFIFO ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_MC_OFIFO) 

 >> (13) Synthesizing module 'IXC_OSF1' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO
   >> Loading module IXC_OSF1 ...

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_OSF1) 
WARNING: Module 'IXC_OSF1' is empty.

 >> (14) Synthesizing module 'IXC_ISF' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO
   >> Loading module IXC_ISF ...

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.01 seconds (IXC_ISF) 
WARNING: Module 'IXC_ISF' is empty.

 >> (15) Synthesizing module 'IXC_OSF' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO
   >> Loading module IXC_OSF ...

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_OSF) 
WARNING: Module 'IXC_OSF' is empty.

 >> (16) Synthesizing module 'IXC_IFIFO' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO
   >> Loading module IXC_IFIFO ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_IFIFO) 

 >> (17) Synthesizing module 'IXC_OFIFO' at Sat Mar  7 15:38:18 2020
 in library 'ixcom_temp_library' under /xcva_top/IXC_GFIFO
   >> Loading module IXC_OFIFO ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (IXC_OFIFO) 

 >> (18) Synthesizing module 'counter_tb' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top
   >> Loading module counter_tb ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (counter_tb) 

 >> (19) Synthesizing module 'counter' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top/counter_tb
   >> Loading module counter ...
   >> Elaborating entity ixc_assign_32 ...

   >> Mapping RTL block 'verilog/always:15' ...
   >> Running datapath synthesis
WARNING: signal/variable 'counter' : initial value "00000000000000000000000000000000" is ignored.
      total area under this block:     285.00

   >> Mapping RTL block 'verilog' ...
   >> Running datapath synthesis
      total area under this block:     285.00

   >> Running post optimization ...
      Reduces 0.00% (285.00 -> 285.00)

      total combinational area :         60.00
      total sequential area    :        225.00
      total module area        :        285.00
      total synthesis time     :          0.01 seconds (counter) 

 >> (20) Synthesizing module 'ixc_assign_32' at Sat Mar  7 15:38:18 2020
 in library 'xc_ncwork' under /xcva_top/counter_tb/counter
   >> Loading module ixc_assign_32 ...
   >> Running allocation on RTL block 'always:822'

   >> Mapping RTL block 'verilog/always:822' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Mapping RTL block 'verilog' ...
   >> Running datapath synthesis
      total area under this block:       0.00

   >> Running post optimization ...

      total combinational area :          0.00
      total sequential area    :          0.00
      total module area        :          0.00
      total synthesis time     :          0.00 seconds (ixc_assign_32) 

 >> writing 'xc_work/xc_va.ver' at Sat Mar  7 15:38:18 2020
 ...
      Netlist writing time:          0.00 seconds
      UCDB writing time     :          0 seconds

 >> Reporting netlist area at Sat Mar  7 15:38:18 2020
 ...

 =========================================================================
 module                                 Area/each     Count     Total_area
 =========================================================================
 xcva_top                                    0.00         1           0.00
 counter_tb                                  0.00         1           0.00
 counter                                   285.00         1         285.00
 ixc_assign_32                               0.00         1           0.00
 IXC_GFIFO                                   0.00         1           0.00
 IXC_OFIFO                                   0.00         1           0.00
 IXC_IFIFO                                   0.00         1           0.00
 IXC_OSF                                     0.00         1           0.00
 IXC_ISF                                     0.00         1           0.00
 IXC_OSF1                                    0.00         1           0.00
 IXC_MC_GSFIFO                               0.00         1           0.00
 IXC_MC_OFIFO                                0.00         1           0.00
 IXC_MC_IFIFO                                0.00         1           0.00
 ixc_time                                    0.00         1           0.00
 _ixc_isc                                    0.00         1           0.00
 xc_top                                   1610.00         1        1610.00
 ixc_assign                                  0.00         1           0.00
 Q_RBUFZN                                    1.00         1           1.00
 Q_RBUFZP                                    1.00         1           1.00
 ASSERTION                                   0.00         1           0.00
 -------------------------------------------------------------------------

 Total Area (20 modules & 20 instances) :        1897.00
      Area reporting time:          0.00 seconds

 >> Reporting Runtime Statistics ...
   Hostname         :    pld615
   Operating system :    Linux RedHat 6.9 (64bit)
   User CPU time    :        0.12 seconds
   System CPU time  :        0.11 seconds
   Wall clock time  :        1 seconds

# Log file created on pld615 (64bit) at Sat Mar  7 16:41:34 2020

hdlice - UXE, V17.1.0.p96
(c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
   >> Analyzing Verilog file xc_work/v/12.v ...
   >> Analyzing Verilog file xc_work/v/2.sv ...
   >> Analyzing Verilog file xc_work/v/3.sv ...
   >> Analyzing Verilog file xc_work/v/4.sv ...
   >> Analyzing Verilog file xc_work/v/5.sv ...
   >> Analyzing Verilog file xc_work/v/6.sv ...
   >> Analyzing Verilog file xc_work/v/7.sv ...
   >> Analyzing Verilog file xc_work/v/8.sv ...
   >> Analyzing Verilog file xc_work/v/9.sv ...
   >> Analyzing Verilog file xc_work/v/10.sv ...
   >> Analyzing Verilog file xc_work/v/11.sv ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_pdsa.v ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v ...
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1734): module 'ixc_bind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1741): module 'ixc_clkbind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 2032): module 'ixc_mevent' previously declared, new definition is used.
   >> Analyzing Verilog file xc_work/v/xcva_top.v ...
   >> Begin library search : 1 library file/directory
   >> Scanning library file ./xc_work/xc_vawork/IXCOM_TEMP_LIBRARY/.libvlog/qtref.v ...
   >> End library search
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 198): recursive instantiation of module 'ixc_obf_cico'.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 239): recursive instantiation of module 'ixc_obf_cico_w_anyreq'.
   >> Analyzing module IXC_OSF_MB ...
   >> Analyzing module axis_eclk ...
   >> Analyzing module axis_tbcall ...
   >> Analyzing module ixc_expEv ...
   >> Analyzing module ixc_ev ...
   >> Analyzing module ixc_edge ...
   >> Analyzing module ixc_sample ...
   >> Analyzing module ixc_mpulse ...
   >> Analyzing module ixc_mtoggle ...
   >> Analyzing module ixc_wforce ...
   >> Analyzing module axis_mux2 ...
   >> Analyzing module axis_delay ...
   >> Analyzing module axis_busreg ...
   >> Analyzing module axis_latch ...
   >> Analyzing module axis_dffp ...
   >> Analyzing module axis_dffn ...
   >> Analyzing module axis_jkffp ...
   >> Analyzing module axis_jkffn ...
   >> Analyzing module axis_tffp ...
   >> Analyzing module axis_tffn ...
   >> Analyzing module ixc_delay ...
   >> Analyzing module ixc_1xbufsrc ...
   >> Analyzing module ixc_ref ...
   >> Analyzing module ixc_pulse_en ...
   >> Analyzing module ixc_event_driver ...
   >> Analyzing module ixc_tcov_1 ...
   >> Analyzing module ixc_capU ...
   >> Analyzing module ixc_frequency ...
   >> Analyzing module ixc_obf_pg ...
   >> Analyzing module ixc_obf_cico ...
   >> Analyzing module ixc_obf_cico_w_anyreq ...
   >> Analyzing module ixc_obf_port ...
   >> Analyzing module ixc_obf_leaf_port ...
   >> Analyzing module ixc_obf_root_port ...
   >> Analyzing module ixc_obf_mc_port ...
   >> Analyzing module ixc_ibf_port ...
   >> Analyzing module ixc_ibf_mc_port ...
   >> Analyzing module ixc_osf1_evcap ...
   >> Analyzing module ixc_osf_evcap ...
   >> Analyzing module ixc_pio_call ...
   >> Analyzing module ixc_mem_call ...
   >> Analyzing module ixc_mem_call_direct ...
   >> Analyzing module ixc_bind ...
   >> Analyzing module ixc_clkbind ...
   >> Analyzing module ixc_cakebind ...
   >> Analyzing module ixc_1xbuf1p ...
   >> Analyzing module ixc_1xbuf1n ...
   >> Analyzing module ixc_1xbuf2p ...
   >> Analyzing module ixc_1xbuf2n ...
   >> Analyzing module ixc_2xbuf ...
   >> Analyzing module ixc_05xbuf ...
   >> Analyzing module ixc_asgn_cov_rst_pulse ...
   >> Analyzing module ixc_capR ...
   >> Analyzing module ixc_not_touch ...
   >> Analyzing module ixc_call_clk ...
   >> Analyzing module ixc_context_read ...
   >> Analyzing module ixc_rforce ...
   >> Analyzing module ixc_context_write ...
   >> Analyzing module ixc_mevent ...
   >> Analyzing module ixc_mevClk ...
   >> Analyzing module ixc_seqClk ...
   >> Analyzing module counter_tb ...
   >> Analyzing module IXC_OFIFO ...
   >> Analyzing module IXC_IFIFO ...
   >> Analyzing module IXC_OSF ...
   >> Analyzing module IXC_ISF ...
   >> Analyzing module IXC_OSF1 ...
   >> Analyzing module IXC_MC_OFIFO ...
   >> Analyzing module IXC_MC_IFIFO ...
   >> Analyzing module IXC_MC_GSFIFO ...
   >> Analyzing module IXC_GFIFO ...
   >> Analyzing module ixc_time ...
   >> Analyzing module ixc_assign ...
   >> Analyzing module Q_RBUFZN ...
   >> Analyzing module Q_RBUFZP ...
   >> Analyzing module xc_top ...
   >> Analyzing module ASSERTION ...
   >> Analyzing module xcva_top ...

 >> Reporting Runtime Statistics ...
   Hostname         :    pld615
   Operating system :    Linux RedHat 6.9 (64bit)
   User CPU time    :        0.04 seconds
   System CPU time  :        0.03 seconds
   Wall clock time  :        0 seconds

# Log file created on pld615 (64bit) at Sat Mar  7 16:41:34 2020

hdlice - UXE, V17.1.0.p96
(c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
   >> Analyzing Verilog file xc_work/v/1.sv ...
   >> Analyzing Verilog file xc_work/v/13.sv ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_pdsa.v ...
   >> Analyzing Verilog file /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v ...
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1734): module 'ixc_bind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 1741): module 'ixc_clkbind' previously declared, new definition is used.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 2032): module 'ixc_mevent' previously declared, new definition is used.
   >> Analyzing Verilog file xc_work/v/xcva_top.v ...
   >> Begin library search : 1 library file/directory
   >> Scanning library file ./xc_work/xc_vawork/xc_vawork/.libvlog/qtref.v ...
   >> End library search
WARNING: xc_work/v/xcva_top.v(line 4): Module or UDP : 'ixc_time' not defined.
WARNING: xc_work/v/xcva_top.v(line 3): Module or UDP : 'IXC_GFIFO' not defined.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 198): recursive instantiation of module 'ixc_obf_cico'.
WARNING: /tools/cadence/UXE171_p98/tools.lnx86/etc/ixcom/xcva_prims_ice.v(line 239): recursive instantiation of module 'ixc_obf_cico_w_anyreq'.
   >> Analyzing module axis_eclk ...
   >> Analyzing module axis_tbcall ...
   >> Analyzing module ixc_expEv ...
   >> Analyzing module ixc_ev ...
   >> Analyzing module ixc_edge ...
   >> Analyzing module ixc_sample ...
   >> Analyzing module ixc_mpulse ...
   >> Analyzing module ixc_mtoggle ...
   >> Analyzing module ixc_wforce ...
   >> Analyzing module axis_mux2 ...
   >> Analyzing module axis_delay ...
   >> Analyzing module axis_busreg ...
   >> Analyzing module axis_latch ...
   >> Analyzing module axis_dffp ...
   >> Analyzing module axis_dffn ...
   >> Analyzing module axis_jkffp ...
   >> Analyzing module axis_jkffn ...
   >> Analyzing module axis_tffp ...
   >> Analyzing module axis_tffn ...
   >> Analyzing module ixc_delay ...
   >> Analyzing module ixc_1xbufsrc ...
   >> Analyzing module ixc_ref ...
   >> Analyzing module ixc_pulse_en ...
   >> Analyzing module ixc_event_driver ...
   >> Analyzing module ixc_tcov_1 ...
   >> Analyzing module ixc_capU ...
   >> Analyzing module ixc_frequency ...
   >> Analyzing module ixc_obf_pg ...
   >> Analyzing module ixc_obf_cico ...
   >> Analyzing module ixc_obf_cico_w_anyreq ...
   >> Analyzing module ixc_obf_port ...
   >> Analyzing module ixc_obf_leaf_port ...
   >> Analyzing module ixc_obf_root_port ...
   >> Analyzing module ixc_obf_mc_port ...
   >> Analyzing module ixc_ibf_port ...
   >> Analyzing module ixc_ibf_mc_port ...
   >> Analyzing module ixc_osf1_evcap ...
   >> Analyzing module ixc_osf_evcap ...
   >> Analyzing module ixc_pio_call ...
   >> Analyzing module ixc_mem_call ...
   >> Analyzing module ixc_mem_call_direct ...
   >> Analyzing module ixc_bind ...
   >> Analyzing module ixc_clkbind ...
   >> Analyzing module ixc_cakebind ...
   >> Analyzing module ixc_1xbuf1p ...
   >> Analyzing module ixc_1xbuf1n ...
   >> Analyzing module ixc_1xbuf2p ...
   >> Analyzing module ixc_1xbuf2n ...
   >> Analyzing module ixc_2xbuf ...
   >> Analyzing module ixc_05xbuf ...
   >> Analyzing module ixc_asgn_cov_rst_pulse ...
   >> Analyzing module ixc_capR ...
   >> Analyzing module ixc_not_touch ...
   >> Analyzing module ixc_call_clk ...
   >> Analyzing module ixc_context_read ...
   >> Analyzing module ixc_rforce ...
   >> Analyzing module ixc_context_write ...
   >> Analyzing module ixc_mevent ...
   >> Analyzing module ixc_mevClk ...
   >> Analyzing module ixc_seqClk ...
   >> Analyzing module ixc_assign ...
   >> Analyzing module counter ...
   >> Analyzing module counter_tb ...
   >> Analyzing module _ixc_isc ...
   >> Analyzing module Q_RBUFZN ...
   >> Analyzing module Q_RBUFZP ...
   >> Analyzing module xc_top ...
   >> Analyzing module ASSERTION ...
   >> Analyzing module xcva_top ...

 >> Reporting Runtime Statistics ...
   Hostname         :    pld615
   Operating system :    Linux RedHat 6.9 (64bit)
   User CPU time    :        0.03 seconds
   System CPU time  :        0.02 seconds
   Wall clock time  :        0 seconds

# Log file created on pld615 (64bit) at Sat Mar  7 16:41:34 2020

hdlice - UXE, V17.1.0.p96
(c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

 >> (1) The netlist of module 'xcva_top' is up to date.

 >> (2) The netlist of module 'ASSERTION' is up to date.

 >> (3) The netlist of module 'xc_top' is up to date.

 >> (4) The netlist of module 'Q_RBUFZP' is up to date.

 >> (5) The netlist of module 'Q_RBUFZN' is up to date.

 >> (6) The netlist of module 'ixc_assign' is up to date.

 >> (7) The netlist of module '_ixc_isc' is up to date.

 >> (8) The netlist of module 'ixc_time' is up to date.

 >> (9) The netlist of module 'IXC_GFIFO' is up to date.

 >> (10) The netlist of module 'IXC_MC_GSFIFO' is up to date.

 >> (11) The netlist of module 'IXC_MC_IFIFO' is up to date.

 >> (12) The netlist of module 'IXC_MC_OFIFO' is up to date.

 >> (13) The netlist of module 'IXC_OSF1' is up to date.

 >> (14) The netlist of module 'IXC_ISF' is up to date.

 >> (15) The netlist of module 'IXC_OSF' is up to date.

 >> (16) The netlist of module 'IXC_IFIFO' is up to date.

 >> (17) The netlist of module 'IXC_OFIFO' is up to date.

 >> (18) The netlist of module 'counter_tb' is up to date.

 >> (19) The netlist of module 'counter' is up to date.

 >> (20) The netlist of module 'ixc_assign_32' is up to date.

 >> writing 'xc_work/xc_va.ver' at Sat Mar  7 16:41:34 2020
 ...
      Netlist writing time:          0.00 seconds
      UCDB writing time     :          0 seconds

 >> Reporting netlist area at Sat Mar  7 16:41:34 2020
 ...

 =========================================================================
 module                                 Area/each     Count     Total_area
 =========================================================================
 xcva_top                                    0.00         1           0.00
 counter_tb                                  0.00         1           0.00
 counter                                   285.00         1         285.00
 ixc_assign_32                               0.00         1           0.00
 IXC_GFIFO                                   0.00         1           0.00
 IXC_OFIFO                                   0.00         1           0.00
 IXC_IFIFO                                   0.00         1           0.00
 IXC_OSF                                     0.00         1           0.00
 IXC_ISF                                     0.00         1           0.00
 IXC_OSF1                                    0.00         1           0.00
 IXC_MC_GSFIFO                               0.00         1           0.00
 IXC_MC_OFIFO                                0.00         1           0.00
 IXC_MC_IFIFO                                0.00         1           0.00
 ixc_time                                    0.00         1           0.00
 _ixc_isc                                    0.00         1           0.00
 xc_top                                   1610.00         1        1610.00
 ixc_assign                                  0.00         1           0.00
 Q_RBUFZN                                    1.00         1           1.00
 Q_RBUFZP                                    1.00         1           1.00
 ASSERTION                                   0.00         1           0.00
 -------------------------------------------------------------------------

 Total Area (20 modules & 20 instances) :        1897.00
      Area reporting time:          0.00 seconds

 >> Reporting Runtime Statistics ...
   Hostname         :    pld615
   Operating system :    Linux RedHat 6.9 (64bit)
   User CPU time    :        0.06 seconds
   System CPU time  :        0.11 seconds
   Wall clock time  :        0 seconds

