-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sle509@ocaepc57                                 
-- Generated date:              Tue Jan 16 14:33:15 CET 2018                        

Solution Settings: main.v2
  Current state: extract
  Project: Catapult_3
  
  Design Input Files Specified
    $PROJECT_HOME/3D_mono_camera/mask.cpp
    $PROJECT_HOME/3D_mono_camera/var.h
    $PROJECT_HOME/3D_mono_camera/depth.cpp
    $PROJECT_HOME/3D_mono_camera/main.cpp
      $PROJECT_HOME/3D_mono_camera/mask.cpp
        $PROJECT_HOME/3D_mono_camera/var.h
      $PROJECT_HOME/3D_mono_camera/depth.cpp
        $PROJECT_HOME/3D_mono_camera/var.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /main/core                         74  625184     625186            0  0        ? 
    Design Total:                      74  625184     625186            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                                Area Score Area(DSP48E1s) Area(DSP48Es) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------------- ---------- -------------- ------------- ---------- ---------------- ----- ---------- -----------
    [Lib: mgc_Xilinx-KINTEX-7-3_beh_psr]                                                                                                                           
    mgc_add(10,0,10,0,10)                                             10.000          0.000         0.000     10.000            9.000 0.992          1           1 
    mgc_add(11,0,9,0,10)                                              11.000          0.000         0.000     11.000           10.000 1.005          1           0 
    mgc_add(13,0,5,0,13)                                              13.000          0.000         0.000     13.000           12.000 1.030          1           1 
    mgc_add(14,0,14,0,14)                                             14.000          0.000         0.000     14.000           13.000 1.042          1           1 
    mgc_add(14,0,5,0,14)                                              14.000          0.000         0.000     14.000           13.000 1.042          1           1 
    mgc_add(32,0,2,1,32)                                              32.000          0.000         0.000     32.000           31.000 1.267          1           1 
    mgc_add(32,0,32,0,32)                                             32.000          0.000         0.000     32.000           31.000 1.267          1           1 
    mgc_add(32,1,10,1,33)                                             32.000          0.000         0.000     32.000           31.000 1.267          1           1 
    mgc_add(5,0,1,1,6)                                                 5.000          0.000         0.000      5.000            4.000 0.930          1           1 
    mgc_add(5,0,2,1,5)                                                 5.000          0.000         0.000      5.000            4.000 0.930          1           1 
    mgc_add(6,0,1,1,7)                                                 6.000          0.000         0.000      6.000            5.000 0.943          1           1 
    mgc_add(6,0,2,1,6)                                                 6.000          0.000         0.000      6.000            5.000 0.943          1           1 
    mgc_add(6,0,5,0,6)                                                 6.000          0.000         0.000      6.000            5.000 0.943          1           1 
    mgc_add(7,0,1,1,7)                                                 7.000          0.000         0.000      7.000            6.000 0.955          0           1 
    mgc_add(8,0,2,1,8)                                                 8.000          0.000         0.000      8.000            7.000 0.968          1           1 
    mgc_add(8,0,3,1,9)                                                 8.000          0.000         0.000      8.000            7.000 0.968          1           0 
    mgc_add(8,0,4,1,8)                                                 8.000          0.000         0.000      8.000            7.000 0.968          1           1 
    mgc_add(8,0,7,0,8)                                                 8.000          0.000         0.000      8.000            7.000 0.968          1           1 
    mgc_add(9,0,2,1,9)                                                 9.000          0.000         0.000      9.000            8.000 0.980          1           1 
    mgc_add(9,0,4,1,9)                                                 9.000          0.000         0.000      9.000            8.000 0.980          1           1 
    mgc_add(9,0,9,0,10)                                                9.000          0.000         0.000      9.000            8.000 0.980          1           0 
    mgc_add(9,0,9,0,9)                                                 9.000          0.000         0.000      9.000            8.000 0.980          2           3 
    mgc_and(1,2)                                                       1.000          0.000         0.000      1.000            0.000 0.550          0           3 
    mgc_and(1,3)                                                       1.000          0.000         0.000      1.000            0.000 0.550          0           1 
    mgc_and(18,2)                                                     18.000          0.000         0.000     18.000            0.000 0.550          0           1 
    mgc_and(23,2)                                                     23.000          0.000         0.000     23.000            0.000 0.550          0           1 
    mgc_and(32,2)                                                     32.000          0.000         0.000     32.000            0.000 0.550          0           3 
    mgc_and(4,2)                                                       4.000          0.000         0.000      4.000            0.000 0.550          0           1 
    mgc_and(5,2)                                                       5.000          0.000         0.000      5.000            0.000 0.550          0           1 
    mgc_and(6,2)                                                       6.000          0.000         0.000      6.000            0.000 0.550          0           1 
    mgc_and(8,2)                                                       8.000          0.000         0.000      8.000            0.000 0.550          0           2 
    mgc_and(9,2)                                                       9.000          0.000         0.000      9.000            0.000 0.550          0           2 
    mgc_mul(32,0,32,0,32)                                           2076.000          3.144         3.000      0.000            0.000 3.774          1           1 
    mgc_mul(5,0,9,0,14)                                              692.000          1.449         1.000      0.000            0.000 2.286          1           1 
    mgc_mux(1,1,2)                                                     1.000          0.000         0.000      1.000            0.000 0.080          0           1 
    mgc_mux(13,1,2)                                                   13.000          0.000         0.000     13.000            0.000 0.080          0           1 
    mgc_mux(23,1,2)                                                   23.000          0.000         0.000     23.000            0.000 0.080          0           1 
    mgc_mux(3,1,2)                                                     3.000          0.000         0.000      3.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                                   32.000          0.000         0.000     32.000            0.000 0.080          1           6 
    mgc_mux(4,1,2)                                                     4.000          0.000         0.000      4.000            0.000 0.080          0           1 
    mgc_mux(5,1,2)                                                     5.000          0.000         0.000      5.000            0.000 0.080          0           2 
    mgc_mux(6,1,2)                                                     6.000          0.000         0.000      6.000            0.000 0.080          0           2 
    mgc_mux(7,1,2)                                                     7.000          0.000         0.000      7.000            0.000 0.080          0           1 
    mgc_mux(8,1,2)                                                     8.000          0.000         0.000      8.000            0.000 0.080          0           1 
    mgc_mux(9,1,2)                                                     9.000          0.000         0.000      9.000            0.000 0.080          0           2 
    mgc_mux1hot(1,3)                                                   1.426          0.000         0.000      1.426            0.000 0.550          0           1 
    mgc_mux1hot(2,3)                                                   2.852          0.000         0.000      2.852            0.000 0.550          0           1 
    mgc_mux1hot(32,3)                                                 45.639          0.000         0.000     45.639            0.000 0.550          0           3 
    mgc_mux1hot(8,3)                                                  11.410          0.000         0.000     11.410            0.000 0.550          0           1 
    mgc_mux1hot(9,3)                                                  12.836          0.000         0.000     12.836            0.000 0.550          0           1 
    mgc_mux1hot(9,4)                                                  16.348          0.000         0.000     16.348            0.000 1.500          0           1 
    mgc_nand(1,2)                                                      1.000          0.000         0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                                       1.000          0.000         0.000      1.000            0.000 0.550          0           4 
    mgc_nor(1,3)                                                       1.000          0.000         0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0          19 
    mgc_not(2)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           2 
    mgc_not(3)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                        0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(5)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           2 
    mgc_not(6)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(8)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(9)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                                        1.000          0.000         0.000      1.000            0.000 0.550          0          10 
    mgc_or(1,3)                                                        1.000          0.000         0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,4)                                                        1.000          0.000         0.000      1.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(1,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(14,0,0,1,1,0,0)                                        0.000          0.000         0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(23,0,0,1,1,0,0)                                        0.000          0.000         0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,1,1,0,0)                                        0.000          0.000         0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(32,0,0,1,1,1,1)                                        0.000          0.000         0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(6,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(8,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,1,1,0,0)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.320          0           3 
    [Lib: mgc_ioport]                                                                                                                                              
    mgc_io_sync(0)                                                     0.000          0.000         0.000      0.000            0.000 0.000          5           5 
    mgc_out_stdreg(7,32)                                               0.000          0.000         0.000      0.000            0.000 0.000          1           1 
    [Lib: ram_Xilinx-KINTEX-7-3_RAMSB]                                                                                                                             
    singleport_rport(3,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1)       0.000          0.000         0.000      0.000            0.000 1.570          1           0 
    singleport_rport(4,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1)       0.000          0.000         0.000      0.000            0.000 1.570          1           0 
    singleport_rwport(5,68256,32,17,0,1,0,0,0,1,1,1,0,68256,32,1)      0.000          0.000         0.000      0.000            0.000 1.570          1           0 
    singleport_wport(6,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1)       0.000          0.000         0.000      0.000            0.000 0.100          1           0 
                                                                                                                                                                   
    TOTAL AREA (After Assignment):                                  3700.789          5.000         4.000    933.000          230.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   3063.0         10028.7          3707.8        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           3063.0 (100%)  10021.7 (100%)   3700.8 (100%) 
      MUX:                32.0   (1%)    448.7   (4%)    472.8  (13%) 
      FUNC:             3031.0  (99%)   9444.0  (94%)   3019.0  (82%) 
      LOGIC:               0.0           129.0   (1%)    209.0   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             7.0   (0%)      7.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             7.0 (100%)      7.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                   Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    reconstruction_error:for:l.sva#3                   32         Y           Y      reconstruction_error:for:l.sva#3                      
    reconstruction_error:rec_error.lpi#6               32                            reconstruction_error:rec_error.lpi#6                  
    reconstruction_error:rec_error.sva                 32                            reconstruction_error:rec_error.sva                    
    reconstruction_error:for:for:c.sva(31:9)#2         23                            reconstruction_error:for:for:c.sva(31:9)#2            
    for:for:else:acc.itm#2                             14                            for:for:else:acc.itm#2                                
    for#1:for:j(8:0).sva                                9         Y           Y      for#1:for:j(8:0).sva                                  
    for#1:for:j(8:0).sva#4                              9                            for#1:for:j(8:0).sva#4                                
    for:for:j(8:0).sva#3                                9                            for:for:j(8:0).sva#3                                  
    for:for:j(8:0).sva#4                                9         Y           Y      for:for:j(8:0).sva#4                                  
    reconstruction_error:for:for:c.sva(8:0)#2           9         Y           Y      reconstruction_error:for:for:c.sva(8:0)#2             
    for#1:i(7:0).sva#4                                  8         Y           Y      for#1:i(7:0).sva#4                                    
    for:i(7:0).sva#3                                    8         Y           Y      for:i(7:0).sva#3                                      
    for#1:for:acc#7.psp#1.sva#1                         6         Y           Y      for#1:for:acc#7.psp#1.sva#1                           
    for#1:for:acc#6.psp#1.sva#1                         5         Y           Y      for#1:for:acc#6.psp#1.sva#1                           
    exit:reconstruction_error:for:for.sva#1             1                            exit:reconstruction_error:for:for.sva#1               
    for#1:for:slc(for#1:for:acc)(7).itm#1               1                            for#1:for:slc(for#1:for:acc)(7).itm#1                 
    for:for:if:for:for:if:and.itm#1                     1                            for:for:if:for:for:if:and.itm#1                       
    for:for:slc(for:for:acc)(7).itm                     1         Y           Y      for:for:slc(for:for:acc)(7).itm                       
    reg(return:rsc.triosy:obj.ld).cse                   1                            reg(return:rsc.triosy:obj.ld).cse                     
                                                                                                                                           
    Total:                                            210             87          87 (Total Gating Ratio: 0.41, CG Opt Gating Ratio: 0.41) 
    
  Timing Report
    Critical Path
      Max Delay:  8.041311
      Slack:      41.958689
      
      Path                                                                                                                   Startpoint                                             Endpoint                                        Delay  Slack   
      ---------------------------------------------------------------------------------------------------------------------- ------------------------------------------------------ ----------------------------------------------- ------ -------
      1                                                                                                                      main:core/reg(reconstruction_error:for:for:c.sva(8:0)) main:core/reg(reconstruction_error:rec_error)#1 8.0413 41.9587 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/reg(reconstruction_error:for:for:c.sva(8:0))                                                               mgc_reg_pos_9_0_0_1_1_1_1                                                                              0.3200 0.3200  
        main:core/reconstruction_error:for:for:c.sva(8:0)#2                                                                                                                                                                         0.0000 0.3200  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.8200  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.8200  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.8200  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.5938  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.5938  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.6738  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.6738  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.9413  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.9413  
        main:core/reconstruction_error:rec_error:mux1h#5                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.4913  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.lpi#5:reconstruction_error:rec_error:and mgc_and_32_2                                                                                           0.5500 8.0413  
        main:core/reg(reconstruction_error:rec_error)#1                                                                      mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 8.0413  
                                                                                                                                                                                                                                                   
      2                                                                                                                      main:core/reg(reconstruction_error:for:for:c.sva(8:0)) main:core/reg(reconstruction_error:rec_error)   8.0413 41.9587 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/reg(reconstruction_error:for:for:c.sva(8:0))                                                               mgc_reg_pos_9_0_0_1_1_1_1                                                                              0.3200 0.3200  
        main:core/reconstruction_error:for:for:c.sva(8:0)#2                                                                                                                                                                         0.0000 0.3200  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.8200  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.8200  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.8200  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.5938  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.5938  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.6738  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.6738  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.9413  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.9413  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.4913  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 8.0413  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 8.0413  
                                                                                                                                                                                                                                                   
      3                                                                                                                      main:core/reg(for:for:j(8:0))                          main:core/reg(reconstruction_error:rec_error)   8.0413 41.9587 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/reg(for:for:j(8:0))                                                                                        mgc_reg_pos_9_0_0_1_1_0_0                                                                              0.3200 0.3200  
        main:core/for:for:j(8:0).sva#3                                                                                                                                                                                              0.0000 0.3200  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.8200  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.8200  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.8200  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.5938  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.5938  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.6738  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.6738  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.9413  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.9413  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.4913  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 8.0413  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 8.0413  
                                                                                                                                                                                                                                                   
      4                                                                                                                      main:core/reg(for#1:for:j(8:0))                        main:core/reg(reconstruction_error:rec_error)   8.0413 41.9587 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/reg(for#1:for:j(8:0))                                                                                      mgc_reg_pos_9_0_0_1_1_1_1                                                                              0.3200 0.3200  
        main:core/for#1:for:j(8:0).sva                                                                                                                                                                                              0.0000 0.3200  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.8200  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.8200  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.8200  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.5938  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.5938  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.6738  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.6738  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.9413  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.9413  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.4913  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 8.0413  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 8.0413  
                                                                                                                                                                                                                                                   
      5                                                                                                                      main:core/main:core_core:fsm:inst                      main:core/reg(reconstruction_error:rec_error)   7.7213 42.2787 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/main:core_core:fsm:inst                                                                                    main:core_core:fsm                                                                                     0.0000 0.0000  
        main:core/fsm_output                                                                                                                                                                                                        0.0000 0.0000  
        main:core/slc(fsm_output)(1)#11                                                                                                                                                                                             0.0000 0.0000  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.5000  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.5000  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.5000  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.2738  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.2738  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.3538  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.3538  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.6213  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.6213  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.1713  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 7.7213  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 7.7213  
                                                                                                                                                                                                                                                   
      6                                                                                                                      main:core/main:core_core:fsm:inst                      main:core/reg(reconstruction_error:rec_error)   7.7213 42.2787 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/main:core_core:fsm:inst                                                                                    main:core_core:fsm                                                                                     0.0000 0.0000  
        main:core/fsm_output                                                                                                                                                                                                        0.0000 0.0000  
        main:core/slc(fsm_output)(7)#19                                                                                                                                                                                             0.0000 0.0000  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.5000  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.5000  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.5000  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.2738  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.2738  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.3538  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.3538  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.6213  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.6213  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.1713  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 7.7213  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 7.7213  
                                                                                                                                                                                                                                                   
      7                                                                                                                      main:core/image_error:rsci.data_out_d                  main:core/reg(reconstruction_error:rec_error)   7.7213 42.2787 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/image_error:rsci.data_out_d                                                                                                                                                                                       0.0000 0.0000  
        main:core/reconstruction_error:for:for:slc(image_error:rsci.data_out_d)(8-0)                                                                                                                                                0.0000 0.0000  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.5000  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.5000  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.5000  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.2738  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.2738  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.3538  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.3538  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.6213  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.6213  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.1713  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 7.7213  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 7.7213  
                                                                                                                                                                                                                                                   
      8                                                                                                                      main:core/main:core_core:fsm:inst                      main:core/reg(reconstruction_error:rec_error)   7.7213 42.2787 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/main:core_core:fsm:inst                                                                                    main:core_core:fsm                                                                                     0.0000 0.0000  
        main:core/fsm_output                                                                                                                                                                                                        0.0000 0.0000  
        main:core/slc(fsm_output)(10)#11                                                                                                                                                                                            0.0000 0.0000  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.5000  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.5000  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.5000  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.2738  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.2738  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.3538  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.3538  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.6213  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.6213  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.1713  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 7.7213  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 7.7213  
                                                                                                                                                                                                                                                   
      9                                                                                                                      main:core/main:core_core:fsm:inst                      main:core/reg(reconstruction_error:rec_error)   7.7213 42.2787 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/main:core_core:fsm:inst                                                                                    main:core_core:fsm                                                                                     0.0000 0.0000  
        main:core/fsm_output                                                                                                                                                                                                        0.0000 0.0000  
        main:core/slc(fsm_output)(8)#9                                                                                                                                                                                              0.0000 0.0000  
        main:core/reconstruction_error:for:for:mux1h                                                                         mgc_mux1hot_9_4                                                                                        1.5000 1.5000  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.5000  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.5000  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 5.2738  
        main:core/z.out                                                                                                                                                                                                             0.0000 5.2738  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 5.3538  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 5.3538  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.6213  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.6213  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 7.1713  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 7.7213  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 7.7213  
                                                                                                                                                                                                                                                   
      10                                                                                                                     main:core/main:core_core:fsm:inst                      main:core/reg(reconstruction_error:rec_error)   7.3213 42.6787 
                                                                                                                                                                                                                                                   
        Instance                                                                                                             Component                                                                                              Delta  Delay   
        --------                                                                                                             ---------                                                                                              -----  -----   
        main:core/main:core_core:fsm:inst                                                                                    main:core_core:fsm                                                                                     0.0000 0.0000  
        main:core/fsm_output                                                                                                                                                                                                        0.0000 0.0000  
        main:core/slc(fsm_output)(7)#14                                                                                                                                                                                             0.0000 0.0000  
        main:core/reconstruction_error:for:for:nor                                                                           mgc_nor_1_3                                                                                            0.5500 0.5500  
        main:core/reconstruction_error:for:for:exs                                                                                                                                                                                  0.0000 0.5500  
        main:core/reconstruction_error:for:for:reconstruction_error:for:for:and                                              mgc_and_18_2                                                                                           0.5500 1.1000  
        main:core/reconstruction_error:for:for:conc                                                                                                                                                                                 0.0000 1.1000  
        main:core/reconstruction_error:for:for:conc.tmpw                                                                                                                                                                            0.0000 1.1000  
        main:core/for#1:for:mul:rg                                                                                           mgc_mul_32_0_32_0_32                                                                                   3.7738 4.8738  
        main:core/z.out                                                                                                                                                                                                             0.0000 4.8738  
        main:core/reconstruction_error:for:for:mux#1                                                                         mgc_mux_32_1_2                                                                                         0.0800 4.9538  
        main:core/reconstruction_error:for:for:mux#1.tmpw                                                                                                                                                                           0.0000 4.9538  
        main:core/for:for:else:for:for:else:acc#3:rg                                                                         mgc_addc_32_0_32_0_32                                                                                  1.2675 6.2213  
        main:core/z.out#6                                                                                                                                                                                                           0.0000 6.2213  
        main:core/reconstruction_error:rec_error:mux1h#4                                                                     mgc_mux1hot_32_3                                                                                       0.5500 6.7713  
        main:core/reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   mgc_and_32_2                                                                                           0.5500 7.3213  
        main:core/reg(reconstruction_error:rec_error)                                                                        mgc_reg_pos_32_0_0_1_1_0_0                                                                             0.0000 7.3213  
                                                                                                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 50.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                Port                                                                                                         Slack (Delay) Messages                
      ------------------------------------------------------- ---------------------------------------------------------------------------------------------------------- ------- ------- -----------------------
      main:core/reg(for:i(7:0))                               for:i:for:i:for:i:and                                                                                      -1.9175  1.9175 (clock period exceeded) 
      main:core/reg(for:for:j(8:0))                           for:for:j:for:for:j:and                                                                                    -1.1000  1.1000 (clock period exceeded) 
      main:core/reg(return:rsc.triosy:obj.ld)                 and#29                                                                                                     -2.8600  2.8600 (clock period exceeded) 
      main:core/reg(for:for:else:acc)                         for:for:else:acc                                                                                           -6.6363  6.6363 (clock period exceeded) 
      main:core/reg(for:for:slc(for:for:acc)(7))              for:for:slc(z.out#2)(7)                                                                                    -2.4275  2.4275 (clock period exceeded) 
      main:core/reg(for:for:if:for:for:if:and)                for:for:if:for:for:if:and                                                                                  -4.3400  4.3400 (clock period exceeded) 
      main:core/reg(for:for:j(8:0))#1                         z.out#5                                                                                                    -4.4050  4.4050 (clock period exceeded) 
      main:core/reg(for#1:i(7:0))                             for#1:i:for#1:i:for#1:i:and                                                                                -1.9175  1.9175 (clock period exceeded) 
      main:core/reg(for#1:for:j(8:0))                         for:for:j:for:for:j:for:for:j:and                                                                          -0.8700  0.8700 (clock period exceeded) 
      main:core/reg(reconstruction_error:rec_error)           reconstruction_error:rec_error:asn(reconstruction_error:rec_error.sva:reconstruction_error:rec_error:and   -8.0413  8.0413 (clock period exceeded) 
      main:core/reg(for#1:for:acc#6.psp#1)                    for#1:for:acc#6.psp#1.sva                                                                                  -4.8900  4.8900 (clock period exceeded) 
      main:core/reg(reconstruction_error:for:l)               reconstruction_error:for:l:reconstruction_error:for:l:mux                                                  -2.2975  2.2975 (clock period exceeded) 
      main:core/reg(reconstruction_error:rec_error)#1         reconstruction_error:rec_error:asn(reconstruction_error:rec_error.lpi#5:reconstruction_error:rec_error:and -8.0413  8.0413 (clock period exceeded) 
      main:core/reg(for#1:for:acc#7.psp#1)                    for#1:for:acc#9                                                                                            -1.2625  1.2625 (clock period exceeded) 
      main:core/reg(exit:reconstruction_error:for:for)        reconstruction_error:for:for:not                                                                           -4.3250  4.3250 (clock period exceeded) 
      main:core/reg(reconstruction_error:for:for:c.sva(31:9)) reconstruction_error:for:for:c:reconstruction_error:for:for:c:and                                          -2.2975  2.2975 (clock period exceeded) 
      main:core/reg(reconstruction_error:for:for:c.sva(8:0))  reconstruction_error:for:for:c:reconstruction_error:for:for:c:mux                                          -1.7475  1.7475 (clock period exceeded) 
      main:core/reg(for#1:for:slc(for#1:for:acc)(7))          for:for:slc(z.out#2)(7)#1                                                                                  -2.4275  2.4275 (clock period exceeded) 
      main:core/reg(for#1:for:j(8:0))#1                       z.out#5                                                                                                    -4.4050  4.4050 (clock period exceeded) 
      main                                                    image_net:rsc.addr                                                                                         50.0000  0.0000                         
      main                                                    image_net:rsc.re                                                                                           50.0000  0.0000                         
      main                                                    image_net:rsc.triosy.lz                                                                                    49.6800  0.3200                         
      main                                                    image_floue:rsc.addr                                                                                       50.0000  0.0000                         
      main                                                    image_floue:rsc.re                                                                                         50.0000  0.0000                         
      main                                                    image_floue:rsc.triosy.lz                                                                                  49.6800  0.3200                         
      main                                                    image_error:rsc.data_in                                                                                    50.0000  0.0000                         
      main                                                    image_error:rsc.addr                                                                                       50.0000  0.0000                         
      main                                                    image_error:rsc.re                                                                                         50.0000  0.0000                         
      main                                                    image_error:rsc.we                                                                                         50.0000  0.0000                         
      main                                                    image_error:rsc.triosy.lz                                                                                  49.6800  0.3200                         
      main                                                    depth:rsc.data_in                                                                                          50.0000  0.0000                         
      main                                                    depth:rsc.addr                                                                                             50.0000  0.0000                         
      main                                                    depth:rsc.we                                                                                               50.0000  0.0000                         
      main                                                    depth:rsc.triosy.lz                                                                                        49.6800  0.3200                         
      main                                                    return:rsc.z                                                                                               50.0000  0.0000                         
      main                                                    return:rsc.triosy.lz                                                                                       49.6800  0.3200                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    9     5 
    -                    8     3 
    -                    7     2 
    -                    6     3 
    -                    5     1 
    -                   33     1 
    -                   32     2 
    -                   14     2 
    -                   13     1 
    -                   10     1 
    and                          
    -                    9     2 
    -                    8     2 
    -                    6     1 
    -                    5     1 
    -                    4     1 
    -                   32     3 
    -                   23     1 
    -                   18     1 
    -                    1     4 
    mul                          
    -                   32     1 
    -                   14     1 
    mux                          
    -                    9     2 
    -                    8     1 
    -                    7     1 
    -                    6     2 
    -                    5     2 
    -                    4     1 
    -                   32     6 
    -                    3     1 
    -                   23     1 
    -                   13     1 
    -                    1     1 
    mux1h                        
    -                    9     2 
    -                    8     1 
    -                   32     3 
    -                    2     1 
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1     5 
    not                          
    -                    9     1 
    -                    8     1 
    -                    6     1 
    -                    5     2 
    -                   32     1 
    -                    3     1 
    -                    2     2 
    -                    1    19 
    or                           
    -                    1    13 
    read_sync                    
    -                    0     5 
    reg                          
    -                    9     5 
    -                    8     2 
    -                    6     1 
    -                    5     1 
    -                   32     3 
    -                   23     1 
    -                   14     1 
    -                    1     5 
    write_port                   
    -                    0     1 
    
  End of Report
