{
  "Top": "puf_axi_interface",
  "RtlTop": "puf_axi_interface",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredchallenge1axi}} {}",
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredchallenge2axi}} {}",
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredresponseaxi}} {}",
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredtuneraxi}} {}",
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredoutput1axi}} {}",
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredoutput2axi}} {}",
      "interface puf_axi_interface {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredstartaxi}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "1",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "puf_axi_interface",
    "Version": "1.0",
    "DisplayName": "Puf_axi_interface",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/puf_axi_interface.cpp"],
    "Vhdl": [
      "impl\/vhdl\/puf_axi_interface_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/puf_axi_interface.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/puf_axi_interface_AXILiteS_s_axi.v",
      "impl\/verilog\/puf_axi_interface.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/data\/puf_axi_interface.mdd",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/data\/puf_axi_interface.tcl",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/src\/xpuf_axi_interface.c",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/src\/xpuf_axi_interface.h",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/src\/xpuf_axi_interface_hw.h",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/src\/xpuf_axi_interface_linux.c",
      "impl\/misc\/drivers\/puf_axi_interface_v1_0\/src\/xpuf_axi_interface_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "challenge1in_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }}
    },
    "challenge2in_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "outputin1_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "outputin2_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "responsein_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "challenge1axi_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of challenge1axi_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "challenge1axi_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of challenge1axi_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "challenge2axi_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of challenge2axi_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "challenge2axi_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of challenge2axi_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "responseaxi_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of responseaxi_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "responseaxi_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of responseaxi_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x24",
          "name": "responseaxi_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of responseaxi_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "responseaxi_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal responseaxi_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "tuneraxi_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of tuneraxi_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tuneraxi_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of tuneraxi_V"
            }]
        },
        {
          "offset": "0x2c",
          "name": "tuneraxi_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of tuneraxi_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "tuneraxi_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 39 to 32 Data signal of tuneraxi_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x34",
          "name": "output1axi_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of output1axi_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "output1axi_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of output1axi_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "output1axi_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of output1axi_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output1axi_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal output1axi_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x3c",
          "name": "output2axi_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of output2axi_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "output2axi_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of output2axi_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "output2axi_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of output2axi_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output2axi_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal output2axi_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x44",
          "name": "startaxi_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of startaxi_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "startaxi_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of startaxi_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "startin_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "tuner_V": {
      "type": "data",
      "dir": "out",
      "width": "40",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "40"
        }}
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "challenge1in_V": {
      "dir": "out",
      "width": "4"
    },
    "challenge1in_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "challenge2in_V": {
      "dir": "out",
      "width": "4"
    },
    "challenge2in_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "responsein_V": {
      "dir": "in",
      "width": "8"
    },
    "tuner_V": {
      "dir": "out",
      "width": "40"
    },
    "tuner_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "outputin1_V": {
      "dir": "in",
      "width": "8"
    },
    "outputin2_V": {
      "dir": "in",
      "width": "8"
    },
    "startin_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "startin_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "challenge1axi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "challenge2axi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "responseaxi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "32",
      "statusOffset": "36",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "0"
    },
    "tuneraxi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "output1axi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "52",
      "statusOffset": "56",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "0"
    },
    "output2axi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "60",
      "statusOffset": "64",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "0"
    },
    "startaxi_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "68",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "challenge1in_V": {
      "interfaceRef": "challenge1in_V",
      "dir": "out",
      "dataWidth": "4",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "challenge2in_V": {
      "interfaceRef": "challenge2in_V",
      "dir": "out",
      "dataWidth": "4",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "responsein_V": {
      "interfaceRef": "responsein_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "tuner_V": {
      "interfaceRef": "tuner_V",
      "dir": "out",
      "dataWidth": "40",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "outputin1_V": {
      "interfaceRef": "outputin1_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "outputin2_V": {
      "interfaceRef": "outputin2_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "startin_V": {
      "interfaceRef": "startin_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "puf_axi_interface"},
    "Metrics": {"puf_axi_interface": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.00"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "151",
          "LUT": "186",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-15 14:11:46 -0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
