Classic Timing Analyzer report for UART
Mon Nov 26 22:39:49 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'data'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.399 ns                                       ; reset       ; count[3]    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.061 ns                                       ; out[2]~reg0 ; out[2]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.341 ns                                      ; reset       ; out[1]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[3]    ; clk        ; clk      ; 0            ;
; Clock Setup: 'data'          ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[2]        ; j[3]        ; data       ; data     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; data            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; count[2]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns )               ; count[0]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 273.75 MHz ( period = 3.653 ns )               ; count[4]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; count[6]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 287.85 MHz ( period = 3.474 ns )               ; count[2]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns )               ; count[0]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.138 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; count[4]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; count[7]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 298.51 MHz ( period = 3.350 ns )               ; count[2]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; count[3]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A   ; 301.84 MHz ( period = 3.313 ns )               ; count[2]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; count[6]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; count[0]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A   ; 307.79 MHz ( period = 3.249 ns )               ; count[4]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.010 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; count[0]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.977 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; count[1]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 311.33 MHz ( period = 3.212 ns )               ; count[4]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; count[8]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 313.28 MHz ( period = 3.192 ns )               ; count[1]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[7]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[8]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; count[5]    ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; count[2]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.907 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; count[6]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns )               ; count[3]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 326.26 MHz ( period = 3.065 ns )               ; count[8]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.826 ns                ;
; N/A   ; 326.26 MHz ( period = 3.065 ns )               ; count[8]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.826 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; count[5]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; count[0]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 328.41 MHz ( period = 3.045 ns )               ; count[4]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 328.95 MHz ( period = 3.040 ns )               ; out[0]~reg0 ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.801 ns                ;
; N/A   ; 332.34 MHz ( period = 3.009 ns )               ; count[8]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.770 ns                ;
; N/A   ; 333.56 MHz ( period = 2.998 ns )               ; count[1]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.759 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; out[0]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[3]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.90 MHz ( period = 2.942 ns )               ; count[1]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns )               ; count[7]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; 342.47 MHz ( period = 2.920 ns )               ; count[7]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; 342.82 MHz ( period = 2.917 ns )               ; out[0]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.678 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; count[7]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; 344.00 MHz ( period = 2.907 ns )               ; count[3]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.668 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; count[1]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 346.38 MHz ( period = 2.887 ns )               ; out[3]~reg0 ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; count[5]    ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; 354.99 MHz ( period = 2.817 ns )               ; out[1]~reg0 ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 356.63 MHz ( period = 2.804 ns )               ; count[5]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.565 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; out[3]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.552 ns                ;
; N/A   ; 360.36 MHz ( period = 2.775 ns )               ; count[8]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; 361.79 MHz ( period = 2.764 ns )               ; count[5]    ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns )               ; out[1]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.522 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; out[2]~reg0 ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; 364.96 MHz ( period = 2.740 ns )               ; count[3]    ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; out[1]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.456 ns                ;
; N/A   ; 375.94 MHz ( period = 2.660 ns )               ; count[7]    ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.421 ns                ;
; N/A   ; 376.93 MHz ( period = 2.653 ns )               ; out[2]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; out[1]~reg0 ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; out[0]~reg0 ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; out[2]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'data'                                                                                                                                                              ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[2] ; j[3] ; data       ; data     ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[3] ; j[3] ; data       ; data     ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[1] ; j[3] ; data       ; data     ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[0] ; j[3] ; data       ; data     ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[1] ; j[2] ; data       ; data     ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[0] ; j[2] ; data       ; data     ; None                        ; None                      ; 0.647 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[0] ; j[1] ; data       ; data     ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[2] ; j[2] ; data       ; data     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[1] ; j[1] ; data       ; data     ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; j[0] ; j[0] ; data       ; data     ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 6.399 ns   ; reset ; count[2]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[1]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[5]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[7]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[8]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[6]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[0]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[4]    ; clk      ;
; N/A   ; None         ; 6.399 ns   ; reset ; count[3]    ; clk      ;
; N/A   ; None         ; 5.164 ns   ; reset ; out[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.153 ns   ; reset ; out[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.910 ns   ; reset ; j[2]        ; data     ;
; N/A   ; None         ; 4.904 ns   ; reset ; j[1]        ; data     ;
; N/A   ; None         ; 4.878 ns   ; reset ; j[3]        ; data     ;
; N/A   ; None         ; 4.743 ns   ; reset ; out[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.621 ns   ; reset ; j[0]        ; data     ;
; N/A   ; None         ; 4.589 ns   ; reset ; out[1]~reg0 ; clk      ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 9.061 ns   ; out[2]~reg0 ; out[2] ; clk        ;
; N/A   ; None         ; 8.311 ns   ; out[1]~reg0 ; out[1] ; clk        ;
; N/A   ; None         ; 8.070 ns   ; out[0]~reg0 ; out[0] ; clk        ;
; N/A   ; None         ; 6.960 ns   ; out[3]~reg0 ; out[3] ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -4.341 ns ; reset ; out[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.373 ns ; reset ; j[0]        ; data     ;
; N/A           ; None        ; -4.495 ns ; reset ; out[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.630 ns ; reset ; j[3]        ; data     ;
; N/A           ; None        ; -4.656 ns ; reset ; j[1]        ; data     ;
; N/A           ; None        ; -4.662 ns ; reset ; j[2]        ; data     ;
; N/A           ; None        ; -4.905 ns ; reset ; out[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.916 ns ; reset ; out[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[2]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[1]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[5]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[7]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[8]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[6]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[0]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[4]    ; clk      ;
; N/A           ; None        ; -5.897 ns ; reset ; count[3]    ; clk      ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 26 22:39:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "data" is an undefined clock
Info: Clock "clk" has Internal fmax of 266.38 MHz between source register "count[2]" and destination register "count[2]" (period= 3.754 ns)
    Info: + Longest register to register delay is 3.515 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y3_N15; Fanout = 3; REG Node = 'count[2]'
        Info: 2: + IC(0.843 ns) + CELL(0.322 ns) = 1.165 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 5; COMB Node = 'Equal2~0'
        Info: 3: + IC(0.336 ns) + CELL(0.491 ns) = 1.992 ns; Loc. = LCCOMB_X24_Y3_N12; Fanout = 5; COMB Node = 'out~1'
        Info: 4: + IC(0.330 ns) + CELL(0.178 ns) = 2.500 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 9; COMB Node = 'count[0]~16'
        Info: 5: + IC(0.435 ns) + CELL(0.580 ns) = 3.515 ns; Loc. = LCFF_X23_Y3_N15; Fanout = 3; REG Node = 'count[2]'
        Info: Total cell delay = 1.571 ns ( 44.69 % )
        Info: Total interconnect delay = 1.944 ns ( 55.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.860 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X23_Y3_N15; Fanout = 3; REG Node = 'count[2]'
            Info: Total cell delay = 1.628 ns ( 56.92 % )
            Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: - Longest clock path from clock "clk" to source register is 2.860 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X23_Y3_N15; Fanout = 3; REG Node = 'count[2]'
            Info: Total cell delay = 1.628 ns ( 56.92 % )
            Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "data" Internal fmax is restricted to 380.08 MHz between source register "j[2]" and destination register "j[3]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.706 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = 'j[2]'
            Info: 2: + IC(0.598 ns) + CELL(0.544 ns) = 1.142 ns; Loc. = LCCOMB_X25_Y3_N12; Fanout = 1; COMB Node = 'Add0~0'
            Info: 3: + IC(0.290 ns) + CELL(0.178 ns) = 1.610 ns; Loc. = LCCOMB_X25_Y3_N0; Fanout = 1; COMB Node = 'j~3'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.706 ns; Loc. = LCFF_X25_Y3_N1; Fanout = 3; REG Node = 'j[3]'
            Info: Total cell delay = 0.818 ns ( 47.95 % )
            Info: Total interconnect delay = 0.888 ns ( 52.05 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "data" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'data'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'data~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X25_Y3_N1; Fanout = 3; REG Node = 'j[3]'
                Info: Total cell delay = 1.628 ns ( 57.02 % )
                Info: Total interconnect delay = 1.227 ns ( 42.98 % )
            Info: - Longest clock path from clock "data" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'data'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'data~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X25_Y3_N15; Fanout = 4; REG Node = 'j[2]'
                Info: Total cell delay = 1.628 ns ( 57.02 % )
                Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "count[2]" (data pin = "reset", clock pin = "clk") is 6.399 ns
    Info: + Longest pin to register delay is 9.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T8; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(6.397 ns) + CELL(0.521 ns) = 7.761 ns; Loc. = LCCOMB_X25_Y3_N18; Fanout = 9; COMB Node = 'count[0]~17'
        Info: 3: + IC(0.778 ns) + CELL(0.758 ns) = 9.297 ns; Loc. = LCFF_X23_Y3_N15; Fanout = 3; REG Node = 'count[2]'
        Info: Total cell delay = 2.122 ns ( 22.82 % )
        Info: Total interconnect delay = 7.175 ns ( 77.18 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X23_Y3_N15; Fanout = 3; REG Node = 'count[2]'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
Info: tco from clock "clk" to destination pin "out[2]" through register "out[2]~reg0" is 9.061 ns
    Info: + Longest clock path from clock "clk" to source register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X25_Y3_N25; Fanout = 4; REG Node = 'out[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N25; Fanout = 4; REG Node = 'out[2]~reg0'
        Info: 2: + IC(2.938 ns) + CELL(2.986 ns) = 5.924 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'out[2]'
        Info: Total cell delay = 2.986 ns ( 50.41 % )
        Info: Total interconnect delay = 2.938 ns ( 49.59 % )
Info: th for register "out[1]~reg0" (data pin = "reset", clock pin = "clk") is -4.341 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 4; REG Node = 'out[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T8; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(6.226 ns) + CELL(0.322 ns) = 7.391 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 1; COMB Node = 'out~6'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.487 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 4; REG Node = 'out[1]~reg0'
        Info: Total cell delay = 1.261 ns ( 16.84 % )
        Info: Total interconnect delay = 6.226 ns ( 83.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon Nov 26 22:39:49 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


