Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 05:11:44 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                   Instance                                  |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                           (top) |      20160 |      19405 |      96 |  659 | 21158 |     20 |     26 |    0 |          1 |
|   bd_0_i                                                                    |                                                                            bd_0 |      20160 |      19405 |      96 |  659 | 21158 |     20 |     26 |    0 |          1 |
|     hls_inst                                                                |                                                                 bd_0_hls_inst_0 |      20160 |      19405 |      96 |  659 | 21158 |     20 |     26 |    0 |          1 |
|       inst                                                                  |                                                      bd_0_hls_inst_0_top_kernel |      20160 |      19405 |      96 |  659 | 21158 |     20 |     26 |    0 |          1 |
|         (inst)                                                              |                                                      bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |   153 |      0 |      0 |    0 |          0 |
|         A_m_axi_U                                                           |                                              bd_0_hls_inst_0_top_kernel_A_m_axi |        526 |        493 |       0 |   33 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                                                          |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_read |        390 |        390 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                 |                              bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        313 |        313 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                        |                    bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                       |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_load |        136 |        103 |       0 |   33 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                                                   |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                      |                         bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 |         50 |         50 |       0 |    0 |    37 |      0 |      1 |    0 |          0 |
|             fifo_rreq                                                       |                                         bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |         86 |         53 |       0 |   33 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                           |                                              bd_0_hls_inst_0_top_kernel_C_m_axi |        698 |        599 |       0 |   99 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                                                         |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_write |        489 |        456 |       0 |   33 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                 |                              bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        311 |        311 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                   |                                     bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        152 |        120 |       0 |   32 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                      |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_store |        211 |        145 |       0 |   66 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                                                  |                                        bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                      |                         bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 |         53 |         25 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                       |                         bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |         81 |         48 |       0 |   33 |    74 |      0 |      0 |    0 |          0 |
|         col_sum_1_U                                                         |                                bd_0_hls_inst_0_top_kernel_col_sum_RAM_AUTO_1R1W |         68 |         44 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         col_sum_2_U                                                         |                              bd_0_hls_inst_0_top_kernel_col_sum_RAM_AUTO_1R1W_0 |         67 |         43 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         col_sum_3_U                                                         |                              bd_0_hls_inst_0_top_kernel_col_sum_RAM_AUTO_1R1W_1 |         67 |         43 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         col_sum_U                                                           |                              bd_0_hls_inst_0_top_kernel_col_sum_RAM_AUTO_1R1W_5 |         68 |         44 |      24 |    0 |    48 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                     |                                        bd_0_hls_inst_0_top_kernel_control_s_axi |        162 |        162 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215      |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 |        142 |        142 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215)  |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 |        119 |        119 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240      |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5 |      17802 |      17278 |       0 |  524 | 18679 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240)  |  bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5 |         76 |         64 |       0 |   12 |   241 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U20                                         |                                bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       2164 |       2100 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U20)                                     |                                bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |        970 |        970 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_43 |       1194 |       1130 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U21                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_30 |       2164 |       2100 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U21)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_30 |        970 |        970 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_42 |       1194 |       1130 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U22                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_31 |       2164 |       2100 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U22)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_31 |        970 |        970 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_41 |       1194 |       1130 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U23                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_32 |       2317 |       2253 |       0 |   64 |  2339 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U23)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_32 |       1035 |       1035 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_40 |       1282 |       1218 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U24                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_33 |       2334 |       2270 |       0 |   64 |  2363 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U24)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_33 |       1036 |       1036 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_39 |       1299 |       1235 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U25                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_34 |       2183 |       2119 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U25)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_34 |        971 |        971 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_38 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U26                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_35 |       2183 |       2119 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U26)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_35 |        971 |        971 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                     bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_37 |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U27                                         |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_36 |       2183 |       2119 |       0 |   64 |  2301 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U27)                                     |                             bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_36 |        971 |        971 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                      |                        bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider |       1213 |       1149 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 |        206 |        204 |       0 |    2 |   111 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 |        109 |        107 |       0 |    2 |   109 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                          |               bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


