+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[9]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[7]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[8]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[5]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[6]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[4]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[2]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                     design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[13]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[4]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[2]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                     design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[14]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                     design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[12]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                     design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[15]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[3]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[1]/D|
| clk_gpu_design_1_clk_wiz_0_0 |clk_cpu_design_1_clk_wiz_0_0 |                         design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/block_addr_clk_reg[0]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[8]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                     design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[10]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[9]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[1]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[0]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[3]/D|
| clk_cpu_design_1_clk_wiz_0_0 |clk_gpu_design_1_clk_wiz_0_0 |                      design_1_i/GPU_FULL_0/inst/GPU_FULL_v2_0_S_BLOCK_AXI_inst/BRAM_GEN[0].block_reg[5]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
