Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_alt_pr_0.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_alt_pr_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: bsp_top_alt_pr_0.alt_pr_0: Enable enhanced decompression will change the CDRATIO requirement. Please check the CDRATIO requirement and select the value as refer to Notes for CDRATIO.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_alt_pr_0.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_alt_pr_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: bsp_top_alt_pr_0.alt_pr_0: Enable enhanced decompression will change the CDRATIO requirement. Please check the CDRATIO requirement and select the value as refer to Notes for CDRATIO.
Info: bsp_top_alt_pr_0: "Transforming system: bsp_top_alt_pr_0"
Info: bsp_top_alt_pr_0: "Naming system components in system: bsp_top_alt_pr_0"
Info: bsp_top_alt_pr_0: "Processing generation queue"
Info: bsp_top_alt_pr_0: "Generating: bsp_top_alt_pr_0"
Info: bsp_top_alt_pr_0: "Generating: alt_pr"
Info: alt_pr_0: generating top-level entity alt_pr
Info: bsp_top_alt_pr_0: Done "bsp_top_alt_pr_0" with 2 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
