<component id="root" name="root">
  <component type="System" id="system" name="system">
    <param name="core_tech_node" value="40"/>
    <param name="target_core_clockrate" value="1000"/>
    <param name="temperature" value="380"/>
    <param name="interconnect_projection_type" value="1"/>
    <param name="device_type" value="0"/>
    <param name="longer_channel_device" value="1"/>
    <param name="machine_bits" value="64"/>
    <param name="virtual_address_width" value="64"/>
    <param name="physical_address_width" value="64"/>
    <param name="virtual_memory_page_size" value="4096"/>
    <param name="wire_is_mat_type" value="2"/>
    <param name="wire_os_mat_type" value="2"/>
    <param name="delay_wt" value="100"/>
    <param name="area_wt" value="0"/>
    <param name="dynamic_power_wt" value="100"/>
    <param name="leakage_power_wt" value="0"/>
    <param name="cycle_time_wt" value="0"/>
    <param name="delay_dev" value="10000"/>
    <param name="area_dev" value="10000"/>
    <param name="dynamic_power_dev" value="10000"/>
    <param name="leakage_power_dev" value="10000"/>
    <param name="cycle_time_dev" value="10000"/>
    <param name="ed" value="2"/>
    <param name="burst_len" value="1"/>
    <param name="int_prefetch_w" value="1"/>
    <param name="page_sz_bits" value="0"/>
    <param name="rpters_in_htree" value="1"/>
    <param name="ver_htree_wires_over_array" value="0"/>
    <param name="nuca" value="0"/>
    <param name="nuca_bank_count" value="0"/>
    <param name="force_cache_config" value="0"/>
    <param name="wt" value="0"/>
    <param name="force_wiretype" value="0"/>
    <param name="print_detail" value="1"/>
    <param name="add_ecc_b_" value="1"/>
    <param name="broadcast_addr_din_over_ver_htrees" value="0"/>
    <stat name="total_cycles" value="347705508"/>
    <component type="Core" id="system.core0" name="core0">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="344920003"/>
      <stat name="int_instructions" value="240323687"/>
      <stat name="fp_instructions" value="104596316"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="63825412"/>
      <stat name="store_instructions" value="15816250"/>
      <stat name="committed_instructions" value="344920003"/>
      <stat name="committed_int_instructions" value="240323687"/>
      <stat name="committed_fp_instructions" value="104596316"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="347705508"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="5501736"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="240323687"/>
      <stat name="fpu_accesses" value="104596316"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core0.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="325765400"/>
        <stat name="total_misses" value="55"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="326229795"/>
        <stat name="read_misses" value="93809"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="63703228"/>
        <stat name="read_misses" value="92"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="63792623"/>
        <stat name="write_accesses" value="15783290"/>
        <stat name="read_misses" value="505867"/>
        <stat name="write_misses" value="584201"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core0.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core1" name="core1">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="344481534"/>
      <stat name="int_instructions" value="239881687"/>
      <stat name="fp_instructions" value="104599847"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="63754439"/>
      <stat name="store_instructions" value="15763946"/>
      <stat name="committed_instructions" value="344481534"/>
      <stat name="committed_int_instructions" value="239881687"/>
      <stat name="committed_fp_instructions" value="104599847"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="350185182"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="5487452"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="239881687"/>
      <stat name="fpu_accesses" value="104599847"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core1.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core1.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="325476572"/>
        <stat name="total_misses" value="39"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="325776511"/>
        <stat name="read_misses" value="86063"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core1.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="63673803"/>
        <stat name="read_misses" value="73"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="63723265"/>
        <stat name="write_accesses" value="15732381"/>
        <stat name="read_misses" value="497354"/>
        <stat name="write_misses" value="701118"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core1.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core2" name="core2">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="344544606"/>
      <stat name="int_instructions" value="239960809"/>
      <stat name="fp_instructions" value="104583797"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="63767537"/>
      <stat name="store_instructions" value="15790891"/>
      <stat name="committed_instructions" value="344544606"/>
      <stat name="committed_int_instructions" value="239960809"/>
      <stat name="committed_fp_instructions" value="104583797"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="347705134"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="5489087"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="239960809"/>
      <stat name="fpu_accesses" value="104583797"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core2.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core2.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="325419817"/>
        <stat name="total_misses" value="101"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="325853868"/>
        <stat name="read_misses" value="88659"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core2.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="63662703"/>
        <stat name="read_misses" value="165"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="63735733"/>
        <stat name="write_accesses" value="15758739"/>
        <stat name="read_misses" value="550686"/>
        <stat name="write_misses" value="598789"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core2.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core3" name="core3">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="344385158"/>
      <stat name="int_instructions" value="239789712"/>
      <stat name="fp_instructions" value="104595446"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="63742549"/>
      <stat name="store_instructions" value="15760959"/>
      <stat name="committed_instructions" value="344385158"/>
      <stat name="committed_int_instructions" value="239789712"/>
      <stat name="committed_fp_instructions" value="104595446"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="350128994"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="5487648"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="239789712"/>
      <stat name="fpu_accesses" value="104595446"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core3.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core3.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="325355159"/>
        <stat name="total_misses" value="36"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="325686594"/>
        <stat name="read_misses" value="85743"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core3.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="63656896"/>
        <stat name="read_misses" value="61"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="63711313"/>
        <stat name="write_accesses" value="15729305"/>
        <stat name="read_misses" value="500535"/>
        <stat name="write_misses" value="545607"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core3.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="CacheUnit" id="system.L2" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="2377059"/>
      <stat name="write_accesses" value="2387630"/>
      <stat name="read_misses" value="80600"/>
      <stat name="write_misses" value="205680"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
  </component>
</component>