
cv3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000040c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080004cc  080004cc  000104cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000544  08000544  0001054c  2**0
                  CONTENTS
  4 .ARM          00000000  08000544  08000544  0001054c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000544  0800054c  0001054c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000544  08000544  00010544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000548  08000548  00010548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001054c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800054c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800054c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001054c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000607  00000000  00000000  00010574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000315  00000000  00000000  00010b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000098  00000000  00000000  00010e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000060  00000000  00000000  00010f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000047ef  00000000  00000000  00010f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000dd8  00000000  00000000  00015777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00018249  00000000  00000000  0001654f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0002e798  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000114  00000000  00000000  0002e7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080004b4 	.word	0x080004b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	080004b4 	.word	0x080004b4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:

#include <stdint.h>
#include "sct.h"

int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
	0b0100000000000011 << 0,
	0b0111000000001111 << 0,
	0b0110000000001111 << 0,
	},
	};
	uint32_t reg = 0;
 8000226:	2300      	movs	r3, #0
 8000228:	607b      	str	r3, [r7, #4]

	sct_init();
 800022a:	f000 f84b 	bl	80002c4 <sct_init>
//	sct_led((uint32_t) 0x7A5C36DE);
	uint16_t value = 222;
 800022e:	1cbb      	adds	r3, r7, #2
 8000230:	22de      	movs	r2, #222	; 0xde
 8000232:	801a      	strh	r2, [r3, #0]
		reg |= reg_values[0][value / 100 % 10];
 8000234:	1cbb      	adds	r3, r7, #2
 8000236:	881b      	ldrh	r3, [r3, #0]
 8000238:	2164      	movs	r1, #100	; 0x64
 800023a:	0018      	movs	r0, r3
 800023c:	f7ff ff64 	bl	8000108 <__udivsi3>
 8000240:	0003      	movs	r3, r0
 8000242:	b29b      	uxth	r3, r3
 8000244:	210a      	movs	r1, #10
 8000246:	0018      	movs	r0, r3
 8000248:	f7ff ffe4 	bl	8000214 <__aeabi_uidivmod>
 800024c:	000b      	movs	r3, r1
 800024e:	b29b      	uxth	r3, r3
 8000250:	001a      	movs	r2, r3
 8000252:	4b1b      	ldr	r3, [pc, #108]	; (80002c0 <main+0xa0>)
 8000254:	0092      	lsls	r2, r2, #2
 8000256:	58d3      	ldr	r3, [r2, r3]
 8000258:	687a      	ldr	r2, [r7, #4]
 800025a:	4313      	orrs	r3, r2
 800025c:	607b      	str	r3, [r7, #4]
		reg |= reg_values[1][value / 10 % 10];
 800025e:	1cbb      	adds	r3, r7, #2
 8000260:	881b      	ldrh	r3, [r3, #0]
 8000262:	210a      	movs	r1, #10
 8000264:	0018      	movs	r0, r3
 8000266:	f7ff ff4f 	bl	8000108 <__udivsi3>
 800026a:	0003      	movs	r3, r0
 800026c:	b29b      	uxth	r3, r3
 800026e:	210a      	movs	r1, #10
 8000270:	0018      	movs	r0, r3
 8000272:	f7ff ffcf 	bl	8000214 <__aeabi_uidivmod>
 8000276:	000b      	movs	r3, r1
 8000278:	b29b      	uxth	r3, r3
 800027a:	001a      	movs	r2, r3
 800027c:	4b10      	ldr	r3, [pc, #64]	; (80002c0 <main+0xa0>)
 800027e:	320a      	adds	r2, #10
 8000280:	0092      	lsls	r2, r2, #2
 8000282:	58d3      	ldr	r3, [r2, r3]
 8000284:	687a      	ldr	r2, [r7, #4]
 8000286:	4313      	orrs	r3, r2
 8000288:	607b      	str	r3, [r7, #4]
		reg |= reg_values[2][value % 100 % 10];
 800028a:	1cbb      	adds	r3, r7, #2
 800028c:	881b      	ldrh	r3, [r3, #0]
 800028e:	2164      	movs	r1, #100	; 0x64
 8000290:	0018      	movs	r0, r3
 8000292:	f7ff ffbf 	bl	8000214 <__aeabi_uidivmod>
 8000296:	000b      	movs	r3, r1
 8000298:	b29b      	uxth	r3, r3
 800029a:	210a      	movs	r1, #10
 800029c:	0018      	movs	r0, r3
 800029e:	f7ff ffb9 	bl	8000214 <__aeabi_uidivmod>
 80002a2:	000b      	movs	r3, r1
 80002a4:	b29b      	uxth	r3, r3
 80002a6:	001a      	movs	r2, r3
 80002a8:	4b05      	ldr	r3, [pc, #20]	; (80002c0 <main+0xa0>)
 80002aa:	3214      	adds	r2, #20
 80002ac:	0092      	lsls	r2, r2, #2
 80002ae:	58d3      	ldr	r3, [r2, r3]
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	4313      	orrs	r3, r2
 80002b4:	607b      	str	r3, [r7, #4]
		sct_led(reg);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 f835 	bl	8000328 <sct_led>
	while (1) {
 80002be:	e7fe      	b.n	80002be <main+0x9e>
 80002c0:	080004cc 	.word	0x080004cc

080002c4 <sct_init>:
 *      Author: 246477
 */
#include "stm32f0xx.h"
#include "sct.h"

void sct_init(void) {
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 80002c8:	4b15      	ldr	r3, [pc, #84]	; (8000320 <sct_init+0x5c>)
 80002ca:	695a      	ldr	r2, [r3, #20]
 80002cc:	4b14      	ldr	r3, [pc, #80]	; (8000320 <sct_init+0x5c>)
 80002ce:	2180      	movs	r1, #128	; 0x80
 80002d0:	02c9      	lsls	r1, r1, #11
 80002d2:	430a      	orrs	r2, r1
 80002d4:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER5_0;
 80002d6:	4b13      	ldr	r3, [pc, #76]	; (8000324 <sct_init+0x60>)
 80002d8:	681a      	ldr	r2, [r3, #0]
 80002da:	4b12      	ldr	r3, [pc, #72]	; (8000324 <sct_init+0x60>)
 80002dc:	2180      	movs	r1, #128	; 0x80
 80002de:	00c9      	lsls	r1, r1, #3
 80002e0:	430a      	orrs	r2, r1
 80002e2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER10_0;
 80002e4:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <sct_init+0x60>)
 80002e6:	681a      	ldr	r2, [r3, #0]
 80002e8:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <sct_init+0x60>)
 80002ea:	2180      	movs	r1, #128	; 0x80
 80002ec:	0349      	lsls	r1, r1, #13
 80002ee:	430a      	orrs	r2, r1
 80002f0:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER3_0;
 80002f2:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <sct_init+0x60>)
 80002f4:	681a      	ldr	r2, [r3, #0]
 80002f6:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <sct_init+0x60>)
 80002f8:	2140      	movs	r1, #64	; 0x40
 80002fa:	430a      	orrs	r2, r1
 80002fc:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER4_0;
 80002fe:	4b09      	ldr	r3, [pc, #36]	; (8000324 <sct_init+0x60>)
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	4b08      	ldr	r3, [pc, #32]	; (8000324 <sct_init+0x60>)
 8000304:	2180      	movs	r1, #128	; 0x80
 8000306:	0049      	lsls	r1, r1, #1
 8000308:	430a      	orrs	r2, r1
 800030a:	601a      	str	r2, [r3, #0]
	sct_led(0);
 800030c:	2000      	movs	r0, #0
 800030e:	f000 f80b 	bl	8000328 <sct_led>
	sct_noe(0);
 8000312:	4b04      	ldr	r3, [pc, #16]	; (8000324 <sct_init+0x60>)
 8000314:	2280      	movs	r2, #128	; 0x80
 8000316:	00d2      	lsls	r2, r2, #3
 8000318:	629a      	str	r2, [r3, #40]	; 0x28
}
 800031a:	46c0      	nop			; (mov r8, r8)
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40021000 	.word	0x40021000
 8000324:	48000400 	.word	0x48000400

08000328 <sct_led>:

void sct_led(uint32_t value) {
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < 32; i++) {
 8000330:	230f      	movs	r3, #15
 8000332:	18fb      	adds	r3, r7, r3
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]
 8000338:	e019      	b.n	800036e <sct_led+0x46>
	    sct_sdi(value & 1);
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2201      	movs	r2, #1
 800033e:	4013      	ands	r3, r2
 8000340:	d003      	beq.n	800034a <sct_led+0x22>
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <sct_led+0x64>)
 8000344:	2210      	movs	r2, #16
 8000346:	619a      	str	r2, [r3, #24]
 8000348:	e002      	b.n	8000350 <sct_led+0x28>
 800034a:	4b10      	ldr	r3, [pc, #64]	; (800038c <sct_led+0x64>)
 800034c:	2210      	movs	r2, #16
 800034e:	629a      	str	r2, [r3, #40]	; 0x28
	    value >>= 1;
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	085b      	lsrs	r3, r3, #1
 8000354:	607b      	str	r3, [r7, #4]
	    sct_clk(1);
 8000356:	4b0d      	ldr	r3, [pc, #52]	; (800038c <sct_led+0x64>)
 8000358:	2208      	movs	r2, #8
 800035a:	619a      	str	r2, [r3, #24]
	    sct_clk(0);
 800035c:	4b0b      	ldr	r3, [pc, #44]	; (800038c <sct_led+0x64>)
 800035e:	2208      	movs	r2, #8
 8000360:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint8_t i = 0; i < 32; i++) {
 8000362:	210f      	movs	r1, #15
 8000364:	187b      	adds	r3, r7, r1
 8000366:	781a      	ldrb	r2, [r3, #0]
 8000368:	187b      	adds	r3, r7, r1
 800036a:	3201      	adds	r2, #1
 800036c:	701a      	strb	r2, [r3, #0]
 800036e:	230f      	movs	r3, #15
 8000370:	18fb      	adds	r3, r7, r3
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	2b1f      	cmp	r3, #31
 8000376:	d9e0      	bls.n	800033a <sct_led+0x12>
    }
    sct_nla(1);
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <sct_led+0x64>)
 800037a:	2220      	movs	r2, #32
 800037c:	619a      	str	r2, [r3, #24]
    sct_nla(0);
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <sct_led+0x64>)
 8000380:	2220      	movs	r2, #32
 8000382:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000384:	46c0      	nop			; (mov r8, r8)
 8000386:	46bd      	mov	sp, r7
 8000388:	b004      	add	sp, #16
 800038a:	bd80      	pop	{r7, pc}
 800038c:	48000400 	.word	0x48000400

08000390 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000394:	4b1a      	ldr	r3, [pc, #104]	; (8000400 <SystemInit+0x70>)
 8000396:	681a      	ldr	r2, [r3, #0]
 8000398:	4b19      	ldr	r3, [pc, #100]	; (8000400 <SystemInit+0x70>)
 800039a:	2101      	movs	r1, #1
 800039c:	430a      	orrs	r2, r1
 800039e:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
 80003a0:	4b17      	ldr	r3, [pc, #92]	; (8000400 <SystemInit+0x70>)
 80003a2:	685a      	ldr	r2, [r3, #4]
 80003a4:	4b16      	ldr	r3, [pc, #88]	; (8000400 <SystemInit+0x70>)
 80003a6:	4917      	ldr	r1, [pc, #92]	; (8000404 <SystemInit+0x74>)
 80003a8:	400a      	ands	r2, r1
 80003aa:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80003ac:	4b14      	ldr	r3, [pc, #80]	; (8000400 <SystemInit+0x70>)
 80003ae:	681a      	ldr	r2, [r3, #0]
 80003b0:	4b13      	ldr	r3, [pc, #76]	; (8000400 <SystemInit+0x70>)
 80003b2:	4915      	ldr	r1, [pc, #84]	; (8000408 <SystemInit+0x78>)
 80003b4:	400a      	ands	r2, r1
 80003b6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80003b8:	4b11      	ldr	r3, [pc, #68]	; (8000400 <SystemInit+0x70>)
 80003ba:	681a      	ldr	r2, [r3, #0]
 80003bc:	4b10      	ldr	r3, [pc, #64]	; (8000400 <SystemInit+0x70>)
 80003be:	4913      	ldr	r1, [pc, #76]	; (800040c <SystemInit+0x7c>)
 80003c0:	400a      	ands	r2, r1
 80003c2:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80003c4:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <SystemInit+0x70>)
 80003c6:	685a      	ldr	r2, [r3, #4]
 80003c8:	4b0d      	ldr	r3, [pc, #52]	; (8000400 <SystemInit+0x70>)
 80003ca:	4911      	ldr	r1, [pc, #68]	; (8000410 <SystemInit+0x80>)
 80003cc:	400a      	ands	r2, r1
 80003ce:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80003d0:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <SystemInit+0x70>)
 80003d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80003d4:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <SystemInit+0x70>)
 80003d6:	210f      	movs	r1, #15
 80003d8:	438a      	bics	r2, r1
 80003da:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <SystemInit+0x70>)
 80003de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80003e0:	4b07      	ldr	r3, [pc, #28]	; (8000400 <SystemInit+0x70>)
 80003e2:	490c      	ldr	r1, [pc, #48]	; (8000414 <SystemInit+0x84>)
 80003e4:	400a      	ands	r2, r1
 80003e6:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 80003e8:	4b05      	ldr	r3, [pc, #20]	; (8000400 <SystemInit+0x70>)
 80003ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003ec:	4b04      	ldr	r3, [pc, #16]	; (8000400 <SystemInit+0x70>)
 80003ee:	2101      	movs	r1, #1
 80003f0:	438a      	bics	r2, r1
 80003f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80003f4:	4b02      	ldr	r3, [pc, #8]	; (8000400 <SystemInit+0x70>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	609a      	str	r2, [r3, #8]

}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	40021000 	.word	0x40021000
 8000404:	08ffb80c 	.word	0x08ffb80c
 8000408:	fef6ffff 	.word	0xfef6ffff
 800040c:	fffbffff 	.word	0xfffbffff
 8000410:	ffc0ffff 	.word	0xffc0ffff
 8000414:	fffffeec 	.word	0xfffffeec

08000418 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000418:	480d      	ldr	r0, [pc, #52]	; (8000450 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800041a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800041c:	f7ff ffb8 	bl	8000390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000420:	480c      	ldr	r0, [pc, #48]	; (8000454 <LoopForever+0x6>)
  ldr r1, =_edata
 8000422:	490d      	ldr	r1, [pc, #52]	; (8000458 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000424:	4a0d      	ldr	r2, [pc, #52]	; (800045c <LoopForever+0xe>)
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000428:	e002      	b.n	8000430 <LoopCopyDataInit>

0800042a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800042a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800042c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800042e:	3304      	adds	r3, #4

08000430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000434:	d3f9      	bcc.n	800042a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000436:	4a0a      	ldr	r2, [pc, #40]	; (8000460 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000438:	4c0a      	ldr	r4, [pc, #40]	; (8000464 <LoopForever+0x16>)
  movs r3, #0
 800043a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800043c:	e001      	b.n	8000442 <LoopFillZerobss>

0800043e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800043e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000440:	3204      	adds	r2, #4

08000442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000444:	d3fb      	bcc.n	800043e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000446:	f000 f811 	bl	800046c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800044a:	f7ff fee9 	bl	8000220 <main>

0800044e <LoopForever>:

LoopForever:
    b LoopForever
 800044e:	e7fe      	b.n	800044e <LoopForever>
  ldr   r0, =_estack
 8000450:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000458:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800045c:	0800054c 	.word	0x0800054c
  ldr r2, =_sbss
 8000460:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000464:	2000001c 	.word	0x2000001c

08000468 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000468:	e7fe      	b.n	8000468 <ADC_IRQHandler>
	...

0800046c <__libc_init_array>:
 800046c:	b570      	push	{r4, r5, r6, lr}
 800046e:	2600      	movs	r6, #0
 8000470:	4d0c      	ldr	r5, [pc, #48]	; (80004a4 <__libc_init_array+0x38>)
 8000472:	4c0d      	ldr	r4, [pc, #52]	; (80004a8 <__libc_init_array+0x3c>)
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	10a4      	asrs	r4, r4, #2
 8000478:	42a6      	cmp	r6, r4
 800047a:	d109      	bne.n	8000490 <__libc_init_array+0x24>
 800047c:	2600      	movs	r6, #0
 800047e:	f000 f819 	bl	80004b4 <_init>
 8000482:	4d0a      	ldr	r5, [pc, #40]	; (80004ac <__libc_init_array+0x40>)
 8000484:	4c0a      	ldr	r4, [pc, #40]	; (80004b0 <__libc_init_array+0x44>)
 8000486:	1b64      	subs	r4, r4, r5
 8000488:	10a4      	asrs	r4, r4, #2
 800048a:	42a6      	cmp	r6, r4
 800048c:	d105      	bne.n	800049a <__libc_init_array+0x2e>
 800048e:	bd70      	pop	{r4, r5, r6, pc}
 8000490:	00b3      	lsls	r3, r6, #2
 8000492:	58eb      	ldr	r3, [r5, r3]
 8000494:	4798      	blx	r3
 8000496:	3601      	adds	r6, #1
 8000498:	e7ee      	b.n	8000478 <__libc_init_array+0xc>
 800049a:	00b3      	lsls	r3, r6, #2
 800049c:	58eb      	ldr	r3, [r5, r3]
 800049e:	4798      	blx	r3
 80004a0:	3601      	adds	r6, #1
 80004a2:	e7f2      	b.n	800048a <__libc_init_array+0x1e>
 80004a4:	08000544 	.word	0x08000544
 80004a8:	08000544 	.word	0x08000544
 80004ac:	08000544 	.word	0x08000544
 80004b0:	08000548 	.word	0x08000548

080004b4 <_init>:
 80004b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ba:	bc08      	pop	{r3}
 80004bc:	469e      	mov	lr, r3
 80004be:	4770      	bx	lr

080004c0 <_fini>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c6:	bc08      	pop	{r3}
 80004c8:	469e      	mov	lr, r3
 80004ca:	4770      	bx	lr
