---------------------------------------------------
Report for cell soc_golden_gsrd
   Instance path: soc_golden_gsrd
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      96.00        100.0
                                  LUT4	      51737        100.0
                               LUTGATE	      33759        100.0
                                LUTRAM	      13296        100.0
                                LUTCCU	       4682        100.0
                                 IOREG	          2        100.0
                                 IOBUF	         91        100.0
                                PFUREG	      33550        100.0
                                MULT18	          6        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           apb_interconnect0_Z9_layer0	          1         0.2
                              axi2apb0	          1         0.6
axi4_interconnect0_3s_5s_32s_32s_5s_528416_1082529_114_layer0	          1        18.9
axi4_interconnect1_2s_2s_32s_32s_16s_4128_4128_257_137_layer0	          1         7.8
                   axi_register_slice0	          1         0.3
cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_	          1        12.7
                                 gpio0	          1         0.2
                      lpddr4_mc_contr0	          1        19.9
                             mbconfig0	          1         0.0
                                 mpmc0	          1         7.8
                                  osc0	          1         0.0
                                  pll0	          1         0.0
                     qspi0_Z268_layer0	          1         6.9
                             rst_sync0	          1         0.1
                                sgdma0	          1         4.0
                       sysmem0_sysmem0	          1         1.3
                              tse_mac0	          1        13.5
                  tse_to_rgmii_bridge0	          1         4.3
                                 uart0	          1         1.3
---------------------------------------------------
Report for cell lpddr4_mc_contr0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      25.00        26.0
                                  LUT4	      10298        19.9
                               LUTGATE	       7772        23.0
                                LUTRAM	       1470        11.1
                                LUTCCU	       1056        22.6
                                 IOBUF	         49        53.8
                                PFUREG	       8882        26.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_mc_avant_Z220_layer0	          1        19.9
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_mc_avant_Z220_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      25.00        26.0
                                  LUT4	      10298        19.9
                               LUTGATE	       7772        23.0
                                LUTRAM	       1470        11.1
                                LUTCCU	       1056        22.6
                                 IOBUF	         49        53.8
                                PFUREG	       8882        26.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_dram_controller_engine_wrap_Z183_layer0	          1        12.4
lpddr4_mc_contr0_ipgen_lddr4_mc_axi_iface_top_Z229_layer0	          1         3.7
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0	          1         3.8
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	       1947         3.8
                               LUTGATE	       1643         4.9
                                LUTRAM	        192         1.4
                                LUTCCU	        112         2.4
                                 IOBUF	         49        53.8
                                PFUREG	       1198         3.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_access_blocker_11s_12_32s_0s	          1         0.1
 lpddr4_mc_contr0_ipgen_cpu_grp_LPDDR4	          1         3.0
lpddr4_mc_contr0_ipgen_ddrphy_csr_Z218_layer0	          1         0.4
lpddr4_mc_contr0_ipgen_lscc_pll_Z184_layer0	          1         0.1
       lpddr4_mc_contr0_ipgen_mem_sync	          1         0.1
lpddr4_mc_contr0_ipgen_mrw_zq_cal_LPDDR4_0s_6s_1s_3s_2s_6s_8s	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem_sync
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_mem_sync
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         42         0.1
                                PFUREG	         17         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_pll_Z184_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         47         0.1
                               LUTGATE	         39         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         52         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb2lmmi_16s_5s_1s_0_1_2_3	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb2lmmi_16s_5s_1s_0_1_2_3
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_apb.u_apb
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         46         0.1
                               LUTGATE	         38         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         52         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_access_blocker_11s_12_32s_0s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_apb_blkr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         46         0.1
                               LUTGATE	         46         0.1
                                PFUREG	          7         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_cpu_grp_LPDDR4
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	       1542         3.0
                               LUTGATE	       1266         3.8
                                LUTRAM	        192         1.4
                                LUTCCU	         84         1.8
                                PFUREG	        780         2.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
   lpddr4_mc_contr0_ipgen_ahbl2apb_12s	          1         0.3
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_Z196_layer0	          1         0.2
lpddr4_mc_contr0_ipgen_apb_inst_1x3_12s_1s_0_1024_1024_1024_2048_1024	          1         0.1
lpddr4_mc_contr0_ipgen_apb_int_2x1_12s_1s_0_1024	          1         0.1
            lpddr4_mc_contr0_ipgen_cpu	          1         2.1
lpddr4_mc_contr0_ipgen_sys_mem_LPDDR4_1.0.2	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_12s_1s_0_1024_1024_1024_2048_1024
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         68         0.1
                               LUTGATE	         68         0.2
                                PFUREG	          3         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_interconnect_Z185_layer0	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_interconnect_Z185_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         68         0.1
                               LUTGATE	         68         0.2
                                PFUREG	          3         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_bus_Z187_layer0	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_bus_Z187_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         68         0.1
                               LUTGATE	         68         0.2
                                PFUREG	          3         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_Z186_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_multiplexor_32s_12s_32s_3s_0s	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_Z186_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.0
                               LUTGATE	          9         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_0_1024	          1         0.0
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_1024_1024	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_0_1024
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[0].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_0_1024_12s_1s_1023_10s	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_0_1024_12s_1s_1023_10s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[0].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_prim_32s_1s_12s_1s_1_1024_1024
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[1].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_1024_1024_12s_1s_2047_10s	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_decoder_comp_32s_1024_1024_12s_1s_2047_10s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[1].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_inst_1x3_ipgen_lscc_apb_multiplexor_32s_12s_32s_3s_0s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/apb_inst_1x3_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_multiplexor
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         59         0.1
                               LUTGATE	         59         0.2
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_int_2x1_12s_1s_0_1024
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_apb_int_2x1
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	          9         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_arbmux_Z189_layer0	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_arbmux_Z189_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_apb_int_2x1/u_lscc_apb_arbmux
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	          9         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_arbiter_Z188_layer0	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_apb_int_2x1_ipgen_lscc_apb_arbiter_Z188_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_apb_int_2x1/u_lscc_apb_arbmux/u_lscc_apb_arbiter
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         15         0.0
                               LUTGATE	         15         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl2apb_12s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_ahbl2apb
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        176         0.3
                               LUTGATE	        176         0.5
                                PFUREG	        104         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl2apb_ipgen_lscc_ahbl2apb_Z190_layer0	          1         0.3
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl2apb_ipgen_lscc_ahbl2apb_Z190_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_ahbl2apb/lscc_ahbl2apb_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        176         0.3
                               LUTGATE	        176         0.5
                                PFUREG	        104         0.3
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_cpu
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_cpu
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1100         2.1
                               LUTGATE	        824         2.4
                                LUTRAM	        192         1.4
                                LUTCCU	         84         1.8
                                PFUREG	        625         1.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
       lpddr4_mc_contr0_ipgen_VexRiscv	          1         2.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_VexRiscv
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_cpu/i_cpu
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1100         2.1
                               LUTGATE	        824         2.4
                                LUTRAM	        192         1.4
                                LUTCCU	         84         1.8
                                PFUREG	        625         1.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_StreamFifoLowLatency	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_StreamFifoLowLatency
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_cpu/i_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         33         0.1
                               LUTGATE	         33         0.1
                                PFUREG	         31         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_Z196_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         82         0.2
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_interconnect_Z191_layer0	          1         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_interconnect_Z191_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         82         0.2
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_bus_Z195_layer0	          1         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_bus_Z195_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         82         0.2
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_Z192_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3	          1         0.0
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_Z192_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_193_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_194_layer0	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_193_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/ahbl_int_1x2[0].ahbl_dec_prim.u_lscc_ahbl_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_comp_1s_0_65536_32s_65535_16s	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_comp_1s_0_65536_32s_65535_16s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/ahbl_int_1x2[0].ahbl_dec_prim.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_194_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/ahbl_int_1x2[1].ahbl_dec_prim.u_lscc_ahbl_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_comp_1s_65536_4096_32s_69631_12s	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_decoder_comp_1s_65536_4096_32s_69631_12s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/ahbl_int_1x2[1].ahbl_dec_prim.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         72         0.1
                               LUTGATE	         72         0.2
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ahbl_int_1x2_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_default_slv
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_sys_mem_LPDDR4_1.0.2
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	         49         0.1
                               LUTGATE	         49         0.1
                                PFUREG	         33         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_sys_mem_Z198_layer0	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_sys_mem_Z198_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	         49         0.1
                               LUTGATE	         49         0.1
                                PFUREG	         33         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           lpddr4_mc_contr0_ipgen_mem0	          1         0.0
lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_ahblmem_slave_Z197_layer0_0	          1         0.1
lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_ahblmem_slave_Z197_layer0_1	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_ahblmem_slave_Z197_layer0_1
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/bridge_s0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_sys_mem_ipgen_lscc_ahblmem_slave_Z197_layer0_0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/bridge_s1.bridge_s1
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         39         0.1
                                PFUREG	         29         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_Z217_layer0	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_Z217_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_inst_Z199_layer0	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_inst_Z199_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      16.00        16.7
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z200_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z201_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z202_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z203_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z204_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z205_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z206_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z207_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z208_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z209_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z210_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z211_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z212_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z213_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z214_layer0	          1         0.0
lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z215_layer0	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z201_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z205_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z209_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z211_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z213_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z202_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z206_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z204_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z210_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z208_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z212_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z203_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z207_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z200_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z214_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_core_Z215_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_ddrphy_csr_Z218_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        222         0.4
                               LUTGATE	        202         0.6
                                LUTCCU	         20         0.4
                                PFUREG	        317         0.9
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_mrw_zq_cal_LPDDR4_0s_6s_1s_3s_2s_6s_8s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/PHY_INIT.i_mrw_zq_cal
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         43         0.1
                                PFUREG	         18         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lddr4_mc_axi_iface_top_Z229_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1922         3.7
                               LUTGATE	        866         2.6
                                LUTRAM	       1008         7.6
                                LUTCCU	         48         1.0
                                PFUREG	       1923         5.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_rd_Z228_layer0	          1         1.2
lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_wr_Z222_layer0	          1         2.5
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_wr_Z222_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1278         2.5
                               LUTGATE	        716         2.1
                                LUTRAM	        534         4.0
                                LUTCCU	         28         0.6
                                PFUREG	       1159         3.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_291s_16s_4s_0s	          1         1.0
lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_4s_8s_3s_0s	          1         0.1
lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_50s_4s_2s_0s_0	          1         0.2
lpddr4_mc_contr0_ipgen_lpddr4_mc_sync_fifo_11s_8s_3s_1s	          1         0.4
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_sync_fifo_11s_8s_3s_1s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        232         0.4
                               LUTGATE	        212         0.6
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         50         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_11s	          1         0.0
lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dist_Z221_layer0	          1         0.4
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dist_Z221_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        230         0.4
                               LUTGATE	        210         0.6
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         49         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_11s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/genblk1.u_fwft
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_50s_4s_2s_0s_0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        117         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z223_layer0_0	          1         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z223_layer0_0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        117         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         80         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_291s_16s_4s_0s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        519         1.0
                               LUTGATE	         69         0.2
                                LUTRAM	        438         3.3
                                LUTCCU	         12         0.3
                                PFUREG	        342         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z224_layer0	          1         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z224_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        519         1.0
                               LUTGATE	         69         0.2
                                LUTRAM	        438         3.3
                                LUTCCU	         12         0.3
                                PFUREG	        342         1.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_4s_8s_3s_0s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_resp_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         37         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         41         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z225_layer0	          1         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z225_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_resp_fifo/u_fifo_dc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         37         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         41         0.1
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_rd_Z228_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        644         1.2
                               LUTGATE	        150         0.4
                                LUTRAM	        474         3.6
                                LUTCCU	         20         0.4
                                PFUREG	        764         2.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_50s_4s_2s_0s_1	          1         0.2
lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_rd_rsp_Z227_layer0	          1         0.9
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_50s_4s_2s_0s_1
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        107         0.2
                               LUTGATE	         29         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z223_layer0_1	          1         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z223_layer0_1
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        107         0.2
                               LUTGATE	         29         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         80         0.2
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_axi_slv_rd_rsp_Z227_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        465         0.9
                               LUTGATE	         57         0.2
                                LUTRAM	        396         3.0
                                LUTCCU	         12         0.3
                                PFUREG	        576         1.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_261s_16s_4s_1s	          1         0.9
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lpddr4_mc_async_fifo_261s_16s_4s_1s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        461         0.9
                               LUTGATE	         53         0.2
                                LUTRAM	        396         3.0
                                LUTCCU	         12         0.3
                                PFUREG	        314         0.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_261s	          1         0.0
lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z226_layer0	          1         0.9
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_soft_fifo_dc_dist_Z226_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        460         0.9
                               LUTGATE	         52         0.2
                                LUTRAM	        396         3.0
                                LUTCCU	         12         0.3
                                PFUREG	        313         0.9
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_lscc_fifo_fwft_261s
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/genblk1.u_fwft
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell lpddr4_mc_contr0_ipgen_dram_controller_engine_wrap_Z183_layer0
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       9.00         9.4
                                  LUT4	       6428        12.4
                               LUTGATE	       5262        15.6
                                LUTRAM	        270         2.0
                                LUTCCU	        896        19.1
                                PFUREG	       5749        17.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                      secured_design_1	          1        12.4
---------------------------------------------------
Report for cell secured_design_1
   Instance path: soc_golden_gsrd/lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       9.00         9.4
                                  LUT4	       6428        12.4
                               LUTGATE	       5262        15.6
                                LUTRAM	        270         2.0
                                LUTCCU	        896        19.1
                                PFUREG	       5749        17.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_106	          1         2.3
                      secured_design_2	          1         5.4
                     secured_design_45	          1         4.7
---------------------------------------------------
Report for cell secured_design_2
   Instance path: soc_golden_gsrd/secured_instance_2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2768         5.4
                               LUTGATE	       2534         7.5
                                LUTCCU	        234         5.0
                                PFUREG	       2176         6.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_10	          1         0.3
                     secured_design_11	          1         0.7
                     secured_design_17	          1         0.3
                     secured_design_19	          1         1.2
                      secured_design_3	          1         0.3
                      secured_design_4	          1         0.3
                     secured_design_42	          1         0.5
                     secured_design_43	          1         0.4
                     secured_design_44	          1         0.1
                      secured_design_5	          1         0.3
                      secured_design_6	          1         0.3
                      secured_design_7	          1         0.3
                      secured_design_8	          1         0.3
                      secured_design_9	          1         0.3
---------------------------------------------------
Report for cell secured_design_3
   Instance path: soc_golden_gsrd/secured_instance_3
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        145         0.3
                               LUTGATE	        137         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         58         0.2
---------------------------------------------------
Report for cell secured_design_4
   Instance path: soc_golden_gsrd/secured_instance_4
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        147         0.3
                               LUTGATE	        139         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         57         0.2
---------------------------------------------------
Report for cell secured_design_5
   Instance path: soc_golden_gsrd/secured_instance_5
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        146         0.3
                               LUTGATE	        138         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         59         0.2
---------------------------------------------------
Report for cell secured_design_6
   Instance path: soc_golden_gsrd/secured_instance_6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        153         0.3
                               LUTGATE	        145         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         58         0.2
---------------------------------------------------
Report for cell secured_design_7
   Instance path: soc_golden_gsrd/secured_instance_7
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        142         0.3
                               LUTGATE	        134         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         55         0.2
---------------------------------------------------
Report for cell secured_design_8
   Instance path: soc_golden_gsrd/secured_instance_8
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        137         0.3
                               LUTGATE	        129         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         55         0.2
---------------------------------------------------
Report for cell secured_design_9
   Instance path: soc_golden_gsrd/secured_instance_9
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        141         0.3
                               LUTGATE	        133         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         55         0.2
---------------------------------------------------
Report for cell secured_design_10
   Instance path: soc_golden_gsrd/secured_instance_10
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        136         0.3
                               LUTGATE	        128         0.4
                                LUTCCU	          8         0.2
                                PFUREG	         55         0.2
---------------------------------------------------
Report for cell secured_design_11
   Instance path: soc_golden_gsrd/secured_instance_11
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        340         0.7
                               LUTGATE	        220         0.7
                                LUTCCU	        120         2.6
                                PFUREG	        264         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_12	          1         0.1
                     secured_design_13	          1         0.1
                     secured_design_14	          1         0.0
                     secured_design_15	          1         0.2
                     secured_design_16	          1         0.1
---------------------------------------------------
Report for cell secured_design_12
   Instance path: soc_golden_gsrd/secured_instance_12
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         56         0.1
                               LUTGATE	         32         0.1
                                LUTCCU	         24         0.5
                                PFUREG	         44         0.1
---------------------------------------------------
Report for cell secured_design_13
   Instance path: soc_golden_gsrd/secured_instance_13
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         73         0.1
                               LUTGATE	         31         0.1
                                LUTCCU	         42         0.9
                                PFUREG	         54         0.2
---------------------------------------------------
Report for cell secured_design_14
   Instance path: soc_golden_gsrd/secured_instance_14
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         15         0.0
                               LUTGATE	         15         0.0
                                PFUREG	         13         0.0
---------------------------------------------------
Report for cell secured_design_15
   Instance path: soc_golden_gsrd/secured_instance_15
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         74         0.2
                                LUTCCU	         34         0.7
                                PFUREG	         77         0.2
---------------------------------------------------
Report for cell secured_design_16
   Instance path: soc_golden_gsrd/secured_instance_16
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         29         0.1
                               LUTGATE	          9         0.0
                                LUTCCU	         20         0.4
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_17
   Instance path: soc_golden_gsrd/secured_instance_17
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        169         0.3
                               LUTGATE	        151         0.4
                                LUTCCU	         18         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_18	          1         0.1
---------------------------------------------------
Report for cell secured_design_18
   Instance path: soc_golden_gsrd/secured_instance_18
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         21         0.1
                                LUTCCU	         18         0.4
                                PFUREG	         24         0.1
---------------------------------------------------
Report for cell secured_design_19
   Instance path: soc_golden_gsrd/secured_instance_19
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        615         1.2
                               LUTGATE	        591         1.8
                                LUTCCU	         24         0.5
                                PFUREG	        495         1.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_20	          1         0.6
                     secured_design_31	          1         0.2
---------------------------------------------------
Report for cell secured_design_20
   Instance path: soc_golden_gsrd/secured_instance_20
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        316         0.6
                               LUTGATE	        308         0.9
                                LUTCCU	          8         0.2
                                PFUREG	         83         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_21	          1         0.0
                     secured_design_22	          1         0.0
                     secured_design_23	          1         0.0
                     secured_design_24	          1         0.0
                     secured_design_25	          1         0.0
                     secured_design_26	          1         0.0
                     secured_design_27	          1         0.0
                     secured_design_28	          1         0.0
                     secured_design_29	          1         0.0
                     secured_design_30	          1         0.0
---------------------------------------------------
Report for cell secured_design_21
   Instance path: soc_golden_gsrd/secured_instance_21
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         24         0.0
                               LUTGATE	         24         0.1
                                PFUREG	         11         0.0
---------------------------------------------------
Report for cell secured_design_22
   Instance path: soc_golden_gsrd/secured_instance_22
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_23
   Instance path: soc_golden_gsrd/secured_instance_23
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_24
   Instance path: soc_golden_gsrd/secured_instance_24
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_25
   Instance path: soc_golden_gsrd/secured_instance_25
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_26
   Instance path: soc_golden_gsrd/secured_instance_26
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         21         0.0
                               LUTGATE	         13         0.0
                                LUTCCU	          8         0.2
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_27
   Instance path: soc_golden_gsrd/secured_instance_27
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_28
   Instance path: soc_golden_gsrd/secured_instance_28
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_29
   Instance path: soc_golden_gsrd/secured_instance_29
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_30
   Instance path: soc_golden_gsrd/secured_instance_30
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_31
   Instance path: soc_golden_gsrd/secured_instance_31
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         92         0.3
                                PFUREG	         60         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_32	          1         0.0
                     secured_design_33	          1         0.0
                     secured_design_34	          1         0.0
                     secured_design_35	          1         0.0
                     secured_design_36	          1         0.0
                     secured_design_37	          1         0.0
                     secured_design_38	          1         0.0
                     secured_design_39	          1         0.0
                     secured_design_40	          1         0.0
                     secured_design_41	          1         0.0
---------------------------------------------------
Report for cell secured_design_32
   Instance path: soc_golden_gsrd/secured_instance_32
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_33
   Instance path: soc_golden_gsrd/secured_instance_33
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_34
   Instance path: soc_golden_gsrd/secured_instance_34
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_35
   Instance path: soc_golden_gsrd/secured_instance_35
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_36
   Instance path: soc_golden_gsrd/secured_instance_36
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_37
   Instance path: soc_golden_gsrd/secured_instance_37
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_38
   Instance path: soc_golden_gsrd/secured_instance_38
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         15         0.0
                               LUTGATE	         15         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_39
   Instance path: soc_golden_gsrd/secured_instance_39
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_40
   Instance path: soc_golden_gsrd/secured_instance_40
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_41
   Instance path: soc_golden_gsrd/secured_instance_41
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         17         0.0
                               LUTGATE	         17         0.1
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_42
   Instance path: soc_golden_gsrd/secured_instance_42
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        239         0.5
                               LUTGATE	        239         0.7
                                PFUREG	        236         0.7
---------------------------------------------------
Report for cell secured_design_43
   Instance path: soc_golden_gsrd/secured_instance_43
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        188         0.4
                               LUTGATE	        188         0.6
                                PFUREG	         39         0.1
---------------------------------------------------
Report for cell secured_design_44
   Instance path: soc_golden_gsrd/secured_instance_44
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         65         0.1
                               LUTGATE	         57         0.2
                                LUTCCU	          8         0.2
                                PFUREG	        449         1.3
---------------------------------------------------
Report for cell secured_design_45
   Instance path: soc_golden_gsrd/secured_instance_45
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	       2457         4.7
                               LUTGATE	       1945         5.8
                                LUTRAM	         54         0.4
                                LUTCCU	        458         9.8
                                PFUREG	       2285         6.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_103	          1         0.1
                     secured_design_46	          1         0.1
                     secured_design_58	          1         4.5
---------------------------------------------------
Report for cell secured_design_46
   Instance path: soc_golden_gsrd/secured_instance_46
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         65         0.1
                               LUTGATE	         65         0.2
                                PFUREG	        590         1.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_47	          1         0.0
                     secured_design_51	          1         0.0
---------------------------------------------------
Report for cell secured_design_47
   Instance path: soc_golden_gsrd/secured_instance_47
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_48	          1         0.0
---------------------------------------------------
Report for cell secured_design_48
   Instance path: soc_golden_gsrd/secured_instance_48
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_49	          1         0.0
---------------------------------------------------
Report for cell secured_design_49
   Instance path: soc_golden_gsrd/secured_instance_49
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_50	          1         0.0
---------------------------------------------------
Report for cell secured_design_50
   Instance path: soc_golden_gsrd/secured_instance_50
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_51
   Instance path: soc_golden_gsrd/secured_instance_51
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_52	          1         0.0
---------------------------------------------------
Report for cell secured_design_52
   Instance path: soc_golden_gsrd/secured_instance_52
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_53	          1         0.0
---------------------------------------------------
Report for cell secured_design_53
   Instance path: soc_golden_gsrd/secured_instance_53
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_54	          1         0.0
                     secured_design_55	          1         0.0
                     secured_design_56	          1         0.0
                     secured_design_57	          1         0.0
---------------------------------------------------
Report for cell secured_design_54
   Instance path: soc_golden_gsrd/secured_instance_54
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_55
   Instance path: soc_golden_gsrd/secured_instance_55
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_56
   Instance path: soc_golden_gsrd/secured_instance_56
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_57
   Instance path: soc_golden_gsrd/secured_instance_57
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_58
   Instance path: soc_golden_gsrd/secured_instance_58
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2340         4.5
                               LUTGATE	       1834         5.4
                                LUTRAM	         48         0.4
                                LUTCCU	        458         9.8
                                PFUREG	       1607         4.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_100	          1         0.1
                    secured_design_101	          1         0.0
                    secured_design_102	          1         0.0
                     secured_design_59	          1         0.1
                     secured_design_62	          1         0.1
                     secured_design_65	          1         0.1
                     secured_design_68	          1         0.1
                     secured_design_71	          1         0.0
                     secured_design_72	          1         0.0
                     secured_design_73	          1         0.0
                     secured_design_74	          1         0.0
                     secured_design_75	          1         0.0
                     secured_design_76	          1         0.0
                     secured_design_77	          1         0.0
                     secured_design_78	          1         0.0
                     secured_design_79	          1         0.1
                     secured_design_80	          1         0.1
                     secured_design_81	          1         0.1
                     secured_design_82	          1         0.1
                     secured_design_83	          1         0.1
                     secured_design_84	          1         0.1
                     secured_design_85	          1         0.1
                     secured_design_86	          1         0.1
                     secured_design_87	          1         0.0
                     secured_design_88	          1         0.0
                     secured_design_89	          1         0.0
                     secured_design_90	          1         0.0
                     secured_design_91	          1         0.0
                     secured_design_92	          1         0.0
                     secured_design_93	          1         0.0
                     secured_design_94	          1         0.0
                     secured_design_95	          1         0.0
                     secured_design_96	          1         0.0
                     secured_design_97	          1         0.0
                     secured_design_98	          1         0.0
                     secured_design_99	          1         0.0
---------------------------------------------------
Report for cell secured_design_59
   Instance path: soc_golden_gsrd/secured_instance_59
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         74         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_60	          1         0.1
                     secured_design_61	          1         0.0
---------------------------------------------------
Report for cell secured_design_60
   Instance path: soc_golden_gsrd/secured_instance_60
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         66         0.1
                               LUTGATE	         46         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         73         0.2
---------------------------------------------------
Report for cell secured_design_61
   Instance path: soc_golden_gsrd/secured_instance_61
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_62
   Instance path: soc_golden_gsrd/secured_instance_62
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         74         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_63	          1         0.1
                     secured_design_64	          1         0.0
---------------------------------------------------
Report for cell secured_design_63
   Instance path: soc_golden_gsrd/secured_instance_63
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         66         0.1
                               LUTGATE	         46         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         73         0.2
---------------------------------------------------
Report for cell secured_design_64
   Instance path: soc_golden_gsrd/secured_instance_64
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_65
   Instance path: soc_golden_gsrd/secured_instance_65
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         74         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_66	          1         0.1
                     secured_design_67	          1         0.0
---------------------------------------------------
Report for cell secured_design_66
   Instance path: soc_golden_gsrd/secured_instance_66
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         66         0.1
                               LUTGATE	         46         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         73         0.2
---------------------------------------------------
Report for cell secured_design_67
   Instance path: soc_golden_gsrd/secured_instance_67
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_68
   Instance path: soc_golden_gsrd/secured_instance_68
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         74         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                     secured_design_69	          1         0.1
                     secured_design_70	          1         0.0
---------------------------------------------------
Report for cell secured_design_69
   Instance path: soc_golden_gsrd/secured_instance_69
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         66         0.1
                               LUTGATE	         46         0.1
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         73         0.2
---------------------------------------------------
Report for cell secured_design_70
   Instance path: soc_golden_gsrd/secured_instance_70
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_71
   Instance path: soc_golden_gsrd/secured_instance_71
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_72
   Instance path: soc_golden_gsrd/secured_instance_72
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_73
   Instance path: soc_golden_gsrd/secured_instance_73
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_74
   Instance path: soc_golden_gsrd/secured_instance_74
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_75
   Instance path: soc_golden_gsrd/secured_instance_75
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_76
   Instance path: soc_golden_gsrd/secured_instance_76
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_77
   Instance path: soc_golden_gsrd/secured_instance_77
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_78
   Instance path: soc_golden_gsrd/secured_instance_78
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_79
   Instance path: soc_golden_gsrd/secured_instance_79
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_80
   Instance path: soc_golden_gsrd/secured_instance_80
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_81
   Instance path: soc_golden_gsrd/secured_instance_81
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_82
   Instance path: soc_golden_gsrd/secured_instance_82
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         34         0.1
                               LUTGATE	         34         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_83
   Instance path: soc_golden_gsrd/secured_instance_83
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_84
   Instance path: soc_golden_gsrd/secured_instance_84
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_85
   Instance path: soc_golden_gsrd/secured_instance_85
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_86
   Instance path: soc_golden_gsrd/secured_instance_86
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_87
   Instance path: soc_golden_gsrd/secured_instance_87
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_88
   Instance path: soc_golden_gsrd/secured_instance_88
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_89
   Instance path: soc_golden_gsrd/secured_instance_89
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_90
   Instance path: soc_golden_gsrd/secured_instance_90
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_91
   Instance path: soc_golden_gsrd/secured_instance_91
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_92
   Instance path: soc_golden_gsrd/secured_instance_92
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_93
   Instance path: soc_golden_gsrd/secured_instance_93
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_94
   Instance path: soc_golden_gsrd/secured_instance_94
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_95
   Instance path: soc_golden_gsrd/secured_instance_95
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_96
   Instance path: soc_golden_gsrd/secured_instance_96
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_97
   Instance path: soc_golden_gsrd/secured_instance_97
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_98
   Instance path: soc_golden_gsrd/secured_instance_98
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_99
   Instance path: soc_golden_gsrd/secured_instance_99
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_100
   Instance path: soc_golden_gsrd/secured_instance_100
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         59         0.1
                               LUTGATE	         59         0.2
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_101
   Instance path: soc_golden_gsrd/secured_instance_101
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_102
   Instance path: soc_golden_gsrd/secured_instance_102
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_103
   Instance path: soc_golden_gsrd/secured_instance_103
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         52         0.1
                               LUTGATE	         46         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         20         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_104	          1         0.0
---------------------------------------------------
Report for cell secured_design_104
   Instance path: soc_golden_gsrd/secured_instance_104
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                                LUTRAM	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_105	          1         0.0
---------------------------------------------------
Report for cell secured_design_105
   Instance path: soc_golden_gsrd/secured_instance_105
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_106
   Instance path: soc_golden_gsrd/secured_instance_106
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	       1203         2.3
                               LUTGATE	        783         2.3
                                LUTRAM	        216         1.6
                                LUTCCU	        204         4.4
                                PFUREG	       1283         3.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_107	          1         0.5
                    secured_design_110	          1         0.5
                    secured_design_115	          1         1.3
---------------------------------------------------
Report for cell secured_design_107
   Instance path: soc_golden_gsrd/secured_instance_107
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        261         0.5
                               LUTGATE	         73         0.2
                                LUTRAM	        180         1.4
                                LUTCCU	          8         0.2
                                PFUREG	        100         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_108	          1         0.5
                    secured_design_109	          1         0.0
---------------------------------------------------
Report for cell secured_design_108
   Instance path: soc_golden_gsrd/secured_instance_108
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        259         0.5
                               LUTGATE	         71         0.2
                                LUTRAM	        180         1.4
                                LUTCCU	          8         0.2
                                PFUREG	         99         0.3
---------------------------------------------------
Report for cell secured_design_109
   Instance path: soc_golden_gsrd/secured_instance_109
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_110
   Instance path: soc_golden_gsrd/secured_instance_110
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        268         0.5
                               LUTGATE	        268         0.8
                                PFUREG	        393         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_111	          1         0.1
                    secured_design_112	          1         0.1
                    secured_design_113	          1         0.1
                    secured_design_114	          1         0.1
---------------------------------------------------
Report for cell secured_design_111
   Instance path: soc_golden_gsrd/secured_instance_111
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	         98         0.3
---------------------------------------------------
Report for cell secured_design_112
   Instance path: soc_golden_gsrd/secured_instance_112
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	         99         0.3
---------------------------------------------------
Report for cell secured_design_113
   Instance path: soc_golden_gsrd/secured_instance_113
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	         98         0.3
---------------------------------------------------
Report for cell secured_design_114
   Instance path: soc_golden_gsrd/secured_instance_114
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	         98         0.3
---------------------------------------------------
Report for cell secured_design_115
   Instance path: soc_golden_gsrd/secured_instance_115
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        669         1.3
                               LUTGATE	        437         1.3
                                LUTRAM	         36         0.3
                                LUTCCU	        196         4.2
                                PFUREG	        784         2.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_116	          1         0.0
                    secured_design_123	          1         0.1
---------------------------------------------------
Report for cell secured_design_116
   Instance path: soc_golden_gsrd/secured_instance_116
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_117	          1         0.0
---------------------------------------------------
Report for cell secured_design_117
   Instance path: soc_golden_gsrd/secured_instance_117
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_118	          1         0.0
---------------------------------------------------
Report for cell secured_design_118
   Instance path: soc_golden_gsrd/secured_instance_118
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_119	          1         0.0
                    secured_design_120	          1         0.0
                    secured_design_121	          1         0.0
                    secured_design_122	          1         0.0
---------------------------------------------------
Report for cell secured_design_119
   Instance path: soc_golden_gsrd/secured_instance_119
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_120
   Instance path: soc_golden_gsrd/secured_instance_120
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_121
   Instance path: soc_golden_gsrd/secured_instance_121
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_122
   Instance path: soc_golden_gsrd/secured_instance_122
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_123
   Instance path: soc_golden_gsrd/secured_instance_123
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         52         0.1
                               LUTGATE	         16         0.0
                                LUTRAM	         36         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_124	          1         0.1
---------------------------------------------------
Report for cell secured_design_124
   Instance path: soc_golden_gsrd/secured_instance_124
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         52         0.1
                               LUTGATE	         16         0.0
                                LUTRAM	         36         0.3
---------------------------------------------------
Report for cell cpu0_1s_1s_0_1073741824_0_1073741824_0s_0_1s_0_
   Instance path: soc_golden_gsrd/cpu0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      15.00        15.6
                                  LUT4	       6586        12.7
                               LUTGATE	       5076        15.0
                                LUTRAM	        252         1.9
                                LUTCCU	       1258        26.9
                                PFUREG	       3298         9.8
                                MULT18	          6        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_125	          1        12.7
---------------------------------------------------
Report for cell secured_design_125
   Instance path: soc_golden_gsrd/cpu0_inst/riscvrtos_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      15.00        15.6
                                  LUT4	       6586        12.7
                               LUTGATE	       5076        15.0
                                LUTRAM	        252         1.9
                                LUTCCU	       1258        26.9
                                PFUREG	       3298         9.8
                                MULT18	          6        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_126	          1         0.2
                    secured_design_143	          1        11.2
                    secured_design_146	          1         0.0
                    secured_design_147	          1         0.7
                    secured_design_150	          1         0.3
                    secured_design_164	          1         0.2
                    secured_design_165	          1         0.0
                    secured_design_166	          1         0.0
---------------------------------------------------
Report for cell secured_design_126
   Instance path: soc_golden_gsrd/secured_instance_126
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        128         0.2
                               LUTGATE	        116         0.3
                                LUTCCU	         12         0.3
                                PFUREG	        285         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_127	          1         0.1
                    secured_design_139	          1         0.1
                    secured_design_142	          1         0.0
---------------------------------------------------
Report for cell secured_design_127
   Instance path: soc_golden_gsrd/secured_instance_127
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         46         0.1
                               LUTGATE	         34         0.1
                                LUTCCU	         12         0.3
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_128	          1         0.0
                    secured_design_129	          1         0.0
                    secured_design_130	          1         0.0
                    secured_design_131	          1         0.0
                    secured_design_132	          1         0.0
                    secured_design_133	          1         0.0
                    secured_design_134	          1         0.0
                    secured_design_135	          1         0.0
                    secured_design_136	          1         0.1
---------------------------------------------------
Report for cell secured_design_128
   Instance path: soc_golden_gsrd/secured_instance_128
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_129
   Instance path: soc_golden_gsrd/secured_instance_129
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_130
   Instance path: soc_golden_gsrd/secured_instance_130
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_131
   Instance path: soc_golden_gsrd/secured_instance_131
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_132
   Instance path: soc_golden_gsrd/secured_instance_132
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_133
   Instance path: soc_golden_gsrd/secured_instance_133
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_134
   Instance path: soc_golden_gsrd/secured_instance_134
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_135
   Instance path: soc_golden_gsrd/secured_instance_135
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_136
   Instance path: soc_golden_gsrd/secured_instance_136
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         27         0.1
                                LUTCCU	         12         0.3
                                PFUREG	         71         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_137	          1         0.0
---------------------------------------------------
Report for cell secured_design_137
   Instance path: soc_golden_gsrd/secured_instance_137
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_138	          1         0.0
---------------------------------------------------
Report for cell secured_design_138
   Instance path: soc_golden_gsrd/secured_instance_138
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell secured_design_139
   Instance path: soc_golden_gsrd/secured_instance_139
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.1
                               LUTGATE	         67         0.2
                                PFUREG	        122         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_140	          1         0.0
---------------------------------------------------
Report for cell secured_design_140
   Instance path: soc_golden_gsrd/secured_instance_140
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          9         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_141	          1         0.0
---------------------------------------------------
Report for cell secured_design_141
   Instance path: soc_golden_gsrd/secured_instance_141
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_142
   Instance path: soc_golden_gsrd/secured_instance_142
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         78         0.2
---------------------------------------------------
Report for cell secured_design_143
   Instance path: soc_golden_gsrd/secured_instance_143
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      15.00        15.6
                                  LUT4	       5799        11.2
                               LUTGATE	       4479        13.3
                                LUTRAM	        252         1.9
                                LUTCCU	       1068        22.8
                                PFUREG	       2616         7.8
                                MULT18	          6        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_144	          1         0.3
                    secured_design_145	          1         1.3
---------------------------------------------------
Report for cell secured_design_144
   Instance path: soc_golden_gsrd/secured_instance_144
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        163         0.3
                               LUTGATE	        131         0.4
                                LUTCCU	         32         0.7
                                PFUREG	        111         0.3
---------------------------------------------------
Report for cell secured_design_145
   Instance path: soc_golden_gsrd/secured_instance_145
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      10.00        10.4
                                  LUT4	        698         1.3
                               LUTGATE	        572         1.7
                                LUTRAM	         12         0.1
                                LUTCCU	        114         2.4
                                PFUREG	        229         0.7
---------------------------------------------------
Report for cell secured_design_146
   Instance path: soc_golden_gsrd/secured_instance_146
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         11         0.0
                               LUTGATE	          1         0.0
                                LUTCCU	         10         0.2
                                PFUREG	          9         0.0
---------------------------------------------------
Report for cell secured_design_147
   Instance path: soc_golden_gsrd/secured_instance_147
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        371         0.7
                               LUTGATE	        231         0.7
                                LUTCCU	        140         3.0
                                PFUREG	        255         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_148	          1         0.0
---------------------------------------------------
Report for cell secured_design_148
   Instance path: soc_golden_gsrd/secured_instance_148
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_149	          1         0.0
---------------------------------------------------
Report for cell secured_design_149
   Instance path: soc_golden_gsrd/secured_instance_149
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_150
   Instance path: soc_golden_gsrd/secured_instance_150
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        175         0.3
                               LUTGATE	        147         0.4
                                LUTCCU	         28         0.6
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_151	          1         0.2
                    secured_design_152	          1         0.1
                    secured_design_153	          1         0.1
---------------------------------------------------
Report for cell secured_design_151
   Instance path: soc_golden_gsrd/secured_instance_151
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         78         0.2
                               LUTGATE	         78         0.2
                                PFUREG	         48         0.1
---------------------------------------------------
Report for cell secured_design_152
   Instance path: soc_golden_gsrd/secured_instance_152
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26         0.1
                               LUTGATE	         26         0.1
                                PFUREG	         14         0.0
---------------------------------------------------
Report for cell secured_design_153
   Instance path: soc_golden_gsrd/secured_instance_153
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         71         0.1
                               LUTGATE	         43         0.1
                                LUTCCU	         28         0.6
                                PFUREG	         27         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_154	          1         0.1
                    secured_design_155	          1         0.0
                    secured_design_156	          1         0.0
                    secured_design_157	          1         0.0
                    secured_design_158	          1         0.0
                    secured_design_159	          1         0.0
                    secured_design_160	          1         0.0
                    secured_design_161	          1         0.0
                    secured_design_162	          1         0.0
                    secured_design_163	          1         0.0
---------------------------------------------------
Report for cell secured_design_154
   Instance path: soc_golden_gsrd/secured_instance_154
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         46         0.1
                               LUTGATE	         22         0.1
                                LUTCCU	         24         0.5
---------------------------------------------------
Report for cell secured_design_155
   Instance path: soc_golden_gsrd/secured_instance_155
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_156
   Instance path: soc_golden_gsrd/secured_instance_156
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_157
   Instance path: soc_golden_gsrd/secured_instance_157
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_158
   Instance path: soc_golden_gsrd/secured_instance_158
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_159
   Instance path: soc_golden_gsrd/secured_instance_159
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_160
   Instance path: soc_golden_gsrd/secured_instance_160
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_161
   Instance path: soc_golden_gsrd/secured_instance_161
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_162
   Instance path: soc_golden_gsrd/secured_instance_162
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_163
   Instance path: soc_golden_gsrd/secured_instance_163
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_164
   Instance path: soc_golden_gsrd/secured_instance_164
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         87         0.2
                               LUTGATE	         87         0.3
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_165
   Instance path: soc_golden_gsrd/secured_instance_165
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_166
   Instance path: soc_golden_gsrd/secured_instance_166
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         11         0.0
                               LUTGATE	         11         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell apb_interconnect0_Z9_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        111         0.2
                               LUTGATE	        111         0.3
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_interconnect_Z1_layer0	          1         0.2
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_interconnect_Z1_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        111         0.2
                               LUTGATE	        111         0.3
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_bus_Z8_layer0	          1         0.2
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_bus_Z8_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        111         0.2
                               LUTGATE	        111         0.3
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_Z2_layer0	          1         0.0
apb_interconnect0_ipgen_lscc_apb_multiplexor_32s_32s_32s_5s_0s	          1         0.2
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_Z2_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         23         0.0
                               LUTGATE	         23         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1073741824_1024	          1         0.0
apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1073745920_16384	          1         0.0
apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074331648_1024	          1         0.0
apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074339840_2048	          1         0.0
apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074360320_4096	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074331648_1024
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[0].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074331648_1024_32s_1s_1074332671_10s_3_layer0	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074331648_1024_32s_1s_1074332671_10s_3_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[0].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1073741824_1024
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[1].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1073741824_1024_32s_1s_1073742847_10s_4_layer0	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1073741824_1024_32s_1s_1073742847_10s_4_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[1].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074339840_2048
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[2].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074339840_2048_32s_1s_1074341887_11s_5_layer0	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074339840_2048_32s_1s_1074341887_11s_5_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[2].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1074360320_4096
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[3].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074360320_4096_32s_1s_1074364415_12s_6_layer0	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1074360320_4096_32s_1s_1074364415_12s_6_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[3].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_1073745920_16384
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[4].u_lscc_apb_decoder_sel
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1073745920_16384_32s_1s_1073762303_14s_7_layer0	          1         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_decoder_comp_32s_1073745920_16384_32s_1s_1073762303_14s_7_layer0
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_decoder/genblk1[4].u_lscc_apb_decoder_sel/genblk1[0].u_lscc_apb_decoder_comp
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
---------------------------------------------------
Report for cell apb_interconnect0_ipgen_lscc_apb_multiplexor_32s_32s_32s_5s_0s
   Instance path: soc_golden_gsrd/apb_interconnect0_inst/lscc_apb_interconnect_inst/apb_bus.u_lscc_apb_bus/u_lscc_apb_multiplexor
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         88         0.2
                               LUTGATE	         88         0.3
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell axi2apb0
   Instance path: soc_golden_gsrd/axi2apb0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        297         0.6
                               LUTGATE	        243         0.7
                                LUTCCU	         54         1.2
                                PFUREG	        197         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_167	          1         0.6
---------------------------------------------------
Report for cell secured_design_167
   Instance path: soc_golden_gsrd/axi2apb0_inst/lscc_axi2apb_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        297         0.6
                               LUTGATE	        243         0.7
                                LUTCCU	         54         1.2
                                PFUREG	        197         0.6
---------------------------------------------------
Report for cell axi4_interconnect0_3s_5s_32s_32s_5s_528416_1082529_114_layer0
   Instance path: soc_golden_gsrd/axi4_interconnect0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       9774        18.9
                               LUTGATE	       5702        16.9
                                LUTRAM	       3714        27.9
                                LUTCCU	        358         7.6
                                PFUREG	       6390        19.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_168	          1        18.9
---------------------------------------------------
Report for cell secured_design_168
   Instance path: soc_golden_gsrd/axi4_interconnect0_inst/lscc_axi_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       9774        18.9
                               LUTGATE	       5702        16.9
                                LUTRAM	       3714        27.9
                                LUTCCU	        358         7.6
                                PFUREG	       6390        19.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_169	          1        18.9
---------------------------------------------------
Report for cell secured_design_169
   Instance path: soc_golden_gsrd/secured_instance_169
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       9774        18.9
                               LUTGATE	       5702        16.9
                                LUTRAM	       3714        27.9
                                LUTCCU	        358         7.6
                                PFUREG	       6390        19.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_170	          1         5.0
                    secured_design_244	          1         1.2
                    secured_design_284	          1         1.1
                    secured_design_324	          1         0.6
                    secured_design_363	          1         0.1
                    secured_design_364	          1         1.8
                    secured_design_400	          1         1.8
                    secured_design_436	          1         3.4
                    secured_design_504	          1         2.0
                    secured_design_545	          1         1.9
---------------------------------------------------
Report for cell secured_design_170
   Instance path: soc_golden_gsrd/secured_instance_170
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2591         5.0
                               LUTGATE	       2361         7.0
                                LUTRAM	         30         0.2
                                LUTCCU	        200         4.3
                                PFUREG	       1754         5.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_171	          1         0.0
                    secured_design_172	          1         0.0
                    secured_design_173	          1         0.0
                    secured_design_174	          1         0.0
                    secured_design_175	          1         0.2
                    secured_design_177	          1         0.1
                    secured_design_179	          1         0.2
                    secured_design_181	          1         0.0
                    secured_design_182	          1         0.0
                    secured_design_183	          1         0.0
                    secured_design_184	          1         0.6
                    secured_design_186	          1         0.4
                    secured_design_188	          1         0.4
                    secured_design_190	          1         0.0
                    secured_design_191	          1         0.0
                    secured_design_192	          1         0.0
                    secured_design_193	          1         0.0
                    secured_design_194	          1         0.0
                    secured_design_195	          1         0.0
                    secured_design_196	          1         0.1
                    secured_design_198	          1         0.2
                    secured_design_200	          1         0.2
                    secured_design_202	          1         0.1
                    secured_design_204	          1         0.1
                    secured_design_206	          1         0.1
                    secured_design_208	          1         0.0
                    secured_design_211	          1         0.1
                    secured_design_214	          1         0.1
                    secured_design_217	          1         0.1
                    secured_design_220	          1         0.1
                    secured_design_223	          1         0.2
                    secured_design_226	          1         0.1
                    secured_design_227	          1         0.1
                    secured_design_228	          1         0.0
                    secured_design_229	          1         0.0
                    secured_design_230	          1         0.1
                    secured_design_231	          1         0.1
                    secured_design_232	          1         0.2
                    secured_design_234	          1         0.2
                    secured_design_236	          1         0.1
                    secured_design_238	          1         0.2
                    secured_design_240	          1         0.2
                    secured_design_242	          1         0.2
---------------------------------------------------
Report for cell secured_design_171
   Instance path: soc_golden_gsrd/secured_instance_171
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
---------------------------------------------------
Report for cell secured_design_172
   Instance path: soc_golden_gsrd/secured_instance_172
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
---------------------------------------------------
Report for cell secured_design_173
   Instance path: soc_golden_gsrd/secured_instance_173
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         19         0.1
---------------------------------------------------
Report for cell secured_design_174
   Instance path: soc_golden_gsrd/secured_instance_174
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         20         0.0
                               LUTGATE	         20         0.1
---------------------------------------------------
Report for cell secured_design_175
   Instance path: soc_golden_gsrd/secured_instance_175
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         88         0.2
                               LUTGATE	         74         0.2
                                LUTCCU	         14         0.3
                                PFUREG	         26         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_176	          1         0.1
---------------------------------------------------
Report for cell secured_design_176
   Instance path: soc_golden_gsrd/secured_instance_176
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         29         0.1
                                LUTCCU	         14         0.3
                                PFUREG	         14         0.0
---------------------------------------------------
Report for cell secured_design_177
   Instance path: soc_golden_gsrd/secured_instance_177
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         65         0.1
                               LUTGATE	         51         0.2
                                LUTCCU	         14         0.3
                                PFUREG	         21         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_178	          1         0.1
---------------------------------------------------
Report for cell secured_design_178
   Instance path: soc_golden_gsrd/secured_instance_178
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         29         0.1
                                LUTCCU	         14         0.3
                                PFUREG	         14         0.0
---------------------------------------------------
Report for cell secured_design_179
   Instance path: soc_golden_gsrd/secured_instance_179
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         80         0.2
                               LUTGATE	         66         0.2
                                LUTCCU	         14         0.3
                                PFUREG	         23         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_180	          1         0.1
---------------------------------------------------
Report for cell secured_design_180
   Instance path: soc_golden_gsrd/secured_instance_180
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         24         0.1
                                LUTCCU	         14         0.3
                                PFUREG	         12         0.0
---------------------------------------------------
Report for cell secured_design_181
   Instance path: soc_golden_gsrd/secured_instance_181
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
---------------------------------------------------
Report for cell secured_design_182
   Instance path: soc_golden_gsrd/secured_instance_182
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
---------------------------------------------------
Report for cell secured_design_183
   Instance path: soc_golden_gsrd/secured_instance_183
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
---------------------------------------------------
Report for cell secured_design_184
   Instance path: soc_golden_gsrd/secured_instance_184
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        311         0.6
                               LUTGATE	        297         0.9
                                LUTCCU	         14         0.3
                                PFUREG	         63         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_185	          1         0.1
---------------------------------------------------
Report for cell secured_design_185
   Instance path: soc_golden_gsrd/secured_instance_185
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         65         0.1
                               LUTGATE	         51         0.2
                                LUTCCU	         14         0.3
                                PFUREG	         12         0.0
---------------------------------------------------
Report for cell secured_design_186
   Instance path: soc_golden_gsrd/secured_instance_186
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        196         0.4
                               LUTGATE	        182         0.5
                                LUTCCU	         14         0.3
                                PFUREG	         62         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_187	          1         0.1
---------------------------------------------------
Report for cell secured_design_187
   Instance path: soc_golden_gsrd/secured_instance_187
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         41         0.1
                               LUTGATE	         27         0.1
                                LUTCCU	         14         0.3
                                PFUREG	         12         0.0
---------------------------------------------------
Report for cell secured_design_188
   Instance path: soc_golden_gsrd/secured_instance_188
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        220         0.4
                               LUTGATE	        206         0.6
                                LUTCCU	         14         0.3
                                PFUREG	         64         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_189	          1         0.1
---------------------------------------------------
Report for cell secured_design_189
   Instance path: soc_golden_gsrd/secured_instance_189
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         51         0.1
                               LUTGATE	         37         0.1
                                LUTCCU	         14         0.3
                                PFUREG	         13         0.0
---------------------------------------------------
Report for cell secured_design_190
   Instance path: soc_golden_gsrd/secured_instance_190
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.0
                               LUTGATE	          9         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_191
   Instance path: soc_golden_gsrd/secured_instance_191
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_192
   Instance path: soc_golden_gsrd/secured_instance_192
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.0
                               LUTGATE	          9         0.0
                                PFUREG	          7         0.0
---------------------------------------------------
Report for cell secured_design_193
   Instance path: soc_golden_gsrd/secured_instance_193
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_194
   Instance path: soc_golden_gsrd/secured_instance_194
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          7         0.0
---------------------------------------------------
Report for cell secured_design_195
   Instance path: soc_golden_gsrd/secured_instance_195
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_196
   Instance path: soc_golden_gsrd/secured_instance_196
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         63         0.1
                               LUTGATE	         57         0.2
                                LUTCCU	          6         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_197	          1         0.0
---------------------------------------------------
Report for cell secured_design_197
   Instance path: soc_golden_gsrd/secured_instance_197
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	          8         0.0
                                LUTCCU	          6         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_198
   Instance path: soc_golden_gsrd/secured_instance_198
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         81         0.2
                               LUTGATE	         75         0.2
                                LUTCCU	          6         0.1
                                PFUREG	         63         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_199	          1         0.0
---------------------------------------------------
Report for cell secured_design_199
   Instance path: soc_golden_gsrd/secured_instance_199
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	          8         0.0
                                LUTCCU	          6         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_200
   Instance path: soc_golden_gsrd/secured_instance_200
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         80         0.2
                               LUTGATE	         74         0.2
                                LUTCCU	          6         0.1
                                PFUREG	         63         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_201	          1         0.0
---------------------------------------------------
Report for cell secured_design_201
   Instance path: soc_golden_gsrd/secured_instance_201
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	          8         0.0
                                LUTCCU	          6         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_202
   Instance path: soc_golden_gsrd/secured_instance_202
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         74         0.1
                               LUTGATE	         66         0.2
                                LUTCCU	          8         0.2
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_203	          1         0.0
---------------------------------------------------
Report for cell secured_design_203
   Instance path: soc_golden_gsrd/secured_instance_203
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_204
   Instance path: soc_golden_gsrd/secured_instance_204
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         60         0.1
                               LUTGATE	         54         0.2
                                LUTCCU	          6         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_205	          1         0.0
---------------------------------------------------
Report for cell secured_design_205
   Instance path: soc_golden_gsrd/secured_instance_205
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	          8         0.0
                                LUTCCU	          6         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_206
   Instance path: soc_golden_gsrd/secured_instance_206
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         16         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_207	          1         0.0
---------------------------------------------------
Report for cell secured_design_207
   Instance path: soc_golden_gsrd/secured_instance_207
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	          8         0.0
                                LUTCCU	          6         0.1
                                PFUREG	          5         0.0
---------------------------------------------------
Report for cell secured_design_208
   Instance path: soc_golden_gsrd/secured_instance_208
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	          8         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_209	          1         0.0
---------------------------------------------------
Report for cell secured_design_209
   Instance path: soc_golden_gsrd/secured_instance_209
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          4         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_210	          1         0.0
---------------------------------------------------
Report for cell secured_design_210
   Instance path: soc_golden_gsrd/secured_instance_210
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_211
   Instance path: soc_golden_gsrd/secured_instance_211
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         69         0.1
                               LUTGATE	         57         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         55         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_212	          1         0.1
---------------------------------------------------
Report for cell secured_design_212
   Instance path: soc_golden_gsrd/secured_instance_212
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26         0.1
                               LUTGATE	         14         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_213	          1         0.0
---------------------------------------------------
Report for cell secured_design_213
   Instance path: soc_golden_gsrd/secured_instance_213
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_214
   Instance path: soc_golden_gsrd/secured_instance_214
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         73         0.1
                               LUTGATE	         61         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         55         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_215	          1         0.0
---------------------------------------------------
Report for cell secured_design_215
   Instance path: soc_golden_gsrd/secured_instance_215
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         23         0.0
                               LUTGATE	         11         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_216	          1         0.0
---------------------------------------------------
Report for cell secured_design_216
   Instance path: soc_golden_gsrd/secured_instance_216
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_217
   Instance path: soc_golden_gsrd/secured_instance_217
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         74         0.1
                               LUTGATE	         62         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         53         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_218	          1         0.1
---------------------------------------------------
Report for cell secured_design_218
   Instance path: soc_golden_gsrd/secured_instance_218
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26         0.1
                               LUTGATE	         14         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_219	          1         0.0
---------------------------------------------------
Report for cell secured_design_219
   Instance path: soc_golden_gsrd/secured_instance_219
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          1         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_220
   Instance path: soc_golden_gsrd/secured_instance_220
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         72         0.1
                               LUTGATE	         60         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         55         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_221	          1         0.0
---------------------------------------------------
Report for cell secured_design_221
   Instance path: soc_golden_gsrd/secured_instance_221
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         25         0.0
                               LUTGATE	         13         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_222	          1         0.0
---------------------------------------------------
Report for cell secured_design_222
   Instance path: soc_golden_gsrd/secured_instance_222
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          1         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_223
   Instance path: soc_golden_gsrd/secured_instance_223
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         83         0.2
                               LUTGATE	         71         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         56         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_224	          1         0.1
---------------------------------------------------
Report for cell secured_design_224
   Instance path: soc_golden_gsrd/secured_instance_224
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         27         0.1
                               LUTGATE	         15         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_225	          1         0.0
---------------------------------------------------
Report for cell secured_design_225
   Instance path: soc_golden_gsrd/secured_instance_225
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          2         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_226
   Instance path: soc_golden_gsrd/secured_instance_226
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26         0.1
                               LUTGATE	         26         0.1
                                PFUREG	         14         0.0
---------------------------------------------------
Report for cell secured_design_227
   Instance path: soc_golden_gsrd/secured_instance_227
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26         0.1
                               LUTGATE	         26         0.1
                                PFUREG	        113         0.3
---------------------------------------------------
Report for cell secured_design_228
   Instance path: soc_golden_gsrd/secured_instance_228
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         24         0.0
                               LUTGATE	         24         0.1
                                PFUREG	        113         0.3
---------------------------------------------------
Report for cell secured_design_229
   Instance path: soc_golden_gsrd/secured_instance_229
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	        116         0.3
---------------------------------------------------
Report for cell secured_design_230
   Instance path: soc_golden_gsrd/secured_instance_230
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         27         0.1
                               LUTGATE	         27         0.1
                                PFUREG	        114         0.3
---------------------------------------------------
Report for cell secured_design_231
   Instance path: soc_golden_gsrd/secured_instance_231
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	        113         0.3
---------------------------------------------------
Report for cell secured_design_232
   Instance path: soc_golden_gsrd/secured_instance_232
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         95         0.2
                               LUTGATE	         87         0.3
                                LUTCCU	          8         0.2
                                PFUREG	         50         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_233	          1         0.0
---------------------------------------------------
Report for cell secured_design_233
   Instance path: soc_golden_gsrd/secured_instance_233
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         10         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_234
   Instance path: soc_golden_gsrd/secured_instance_234
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        120         0.2
                               LUTGATE	        112         0.3
                                LUTCCU	          8         0.2
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_235	          1         0.0
---------------------------------------------------
Report for cell secured_design_235
   Instance path: soc_golden_gsrd/secured_instance_235
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_236
   Instance path: soc_golden_gsrd/secured_instance_236
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         56         0.1
                               LUTGATE	         48         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         27         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_237	          1         0.0
---------------------------------------------------
Report for cell secured_design_237
   Instance path: soc_golden_gsrd/secured_instance_237
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_238
   Instance path: soc_golden_gsrd/secured_instance_238
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        125         0.2
                               LUTGATE	        117         0.3
                                LUTCCU	          8         0.2
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_239	          1         0.0
---------------------------------------------------
Report for cell secured_design_239
   Instance path: soc_golden_gsrd/secured_instance_239
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_240
   Instance path: soc_golden_gsrd/secured_instance_240
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         81         0.2
                               LUTGATE	         73         0.2
                                LUTCCU	          8         0.2
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_241	          1         0.0
---------------------------------------------------
Report for cell secured_design_241
   Instance path: soc_golden_gsrd/secured_instance_241
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_242
   Instance path: soc_golden_gsrd/secured_instance_242
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         93         0.3
                                LUTCCU	          8         0.2
                                PFUREG	         54         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_243	          1         0.0
---------------------------------------------------
Report for cell secured_design_243
   Instance path: soc_golden_gsrd/secured_instance_243
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         10         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_244
   Instance path: soc_golden_gsrd/secured_instance_244
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        624         1.2
                               LUTGATE	        326         1.0
                                LUTRAM	        294         2.2
                                LUTCCU	          4         0.1
                                PFUREG	        622         1.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_245	          1         0.1
                    secured_design_246	          1         0.1
                    secured_design_247	          1         0.9
                    secured_design_278	          1         0.1
---------------------------------------------------
Report for cell secured_design_245
   Instance path: soc_golden_gsrd/secured_instance_245
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_246
   Instance path: soc_golden_gsrd/secured_instance_246
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_247
   Instance path: soc_golden_gsrd/secured_instance_247
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        466         0.9
                               LUTGATE	        178         0.5
                                LUTRAM	        288         2.2
                                PFUREG	        420         1.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_248	          1         0.2
                    secured_design_254	          1         0.2
                    secured_design_260	          1         0.1
                    secured_design_266	          1         0.2
                    secured_design_272	          1         0.2
---------------------------------------------------
Report for cell secured_design_248
   Instance path: soc_golden_gsrd/secured_instance_248
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	         32         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         94         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_249	          1         0.2
                    secured_design_253	          1         0.0
---------------------------------------------------
Report for cell secured_design_249
   Instance path: soc_golden_gsrd/secured_instance_249
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_250	          1         0.2
---------------------------------------------------
Report for cell secured_design_250
   Instance path: soc_golden_gsrd/secured_instance_250
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_251	          1         0.2
---------------------------------------------------
Report for cell secured_design_251
   Instance path: soc_golden_gsrd/secured_instance_251
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_252	          1         0.2
---------------------------------------------------
Report for cell secured_design_252
   Instance path: soc_golden_gsrd/secured_instance_252
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
---------------------------------------------------
Report for cell secured_design_253
   Instance path: soc_golden_gsrd/secured_instance_253
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_254
   Instance path: soc_golden_gsrd/secured_instance_254
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        103         0.2
                               LUTGATE	         43         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_255	          1         0.2
                    secured_design_259	          1         0.0
---------------------------------------------------
Report for cell secured_design_255
   Instance path: soc_golden_gsrd/secured_instance_255
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_256	          1         0.2
---------------------------------------------------
Report for cell secured_design_256
   Instance path: soc_golden_gsrd/secured_instance_256
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_257	          1         0.2
---------------------------------------------------
Report for cell secured_design_257
   Instance path: soc_golden_gsrd/secured_instance_257
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_258	          1         0.2
---------------------------------------------------
Report for cell secured_design_258
   Instance path: soc_golden_gsrd/secured_instance_258
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_259
   Instance path: soc_golden_gsrd/secured_instance_259
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_260
   Instance path: soc_golden_gsrd/secured_instance_260
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         44         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         49         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_261	          1         0.1
                    secured_design_265	          1         0.0
---------------------------------------------------
Report for cell secured_design_261
   Instance path: soc_golden_gsrd/secured_instance_261
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_262	          1         0.1
---------------------------------------------------
Report for cell secured_design_262
   Instance path: soc_golden_gsrd/secured_instance_262
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_263	          1         0.1
---------------------------------------------------
Report for cell secured_design_263
   Instance path: soc_golden_gsrd/secured_instance_263
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_264	          1         0.1
---------------------------------------------------
Report for cell secured_design_264
   Instance path: soc_golden_gsrd/secured_instance_264
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
---------------------------------------------------
Report for cell secured_design_265
   Instance path: soc_golden_gsrd/secured_instance_265
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_266
   Instance path: soc_golden_gsrd/secured_instance_266
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	         32         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         94         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_267	          1         0.2
                    secured_design_271	          1         0.0
---------------------------------------------------
Report for cell secured_design_267
   Instance path: soc_golden_gsrd/secured_instance_267
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_268	          1         0.2
---------------------------------------------------
Report for cell secured_design_268
   Instance path: soc_golden_gsrd/secured_instance_268
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_269	          1         0.2
---------------------------------------------------
Report for cell secured_design_269
   Instance path: soc_golden_gsrd/secured_instance_269
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_270	          1         0.2
---------------------------------------------------
Report for cell secured_design_270
   Instance path: soc_golden_gsrd/secured_instance_270
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        108         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         92         0.3
---------------------------------------------------
Report for cell secured_design_271
   Instance path: soc_golden_gsrd/secured_instance_271
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_272
   Instance path: soc_golden_gsrd/secured_instance_272
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         99         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         92         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_273	          1         0.2
                    secured_design_277	          1         0.0
---------------------------------------------------
Report for cell secured_design_273
   Instance path: soc_golden_gsrd/secured_instance_273
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         90         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_274	          1         0.2
---------------------------------------------------
Report for cell secured_design_274
   Instance path: soc_golden_gsrd/secured_instance_274
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         90         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_275	          1         0.2
---------------------------------------------------
Report for cell secured_design_275
   Instance path: soc_golden_gsrd/secured_instance_275
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         90         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_276	          1         0.2
---------------------------------------------------
Report for cell secured_design_276
   Instance path: soc_golden_gsrd/secured_instance_276
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         90         0.3
---------------------------------------------------
Report for cell secured_design_277
   Instance path: soc_golden_gsrd/secured_instance_277
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_278
   Instance path: soc_golden_gsrd/secured_instance_278
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_279	          1         0.1
                    secured_design_283	          1         0.0
---------------------------------------------------
Report for cell secured_design_279
   Instance path: soc_golden_gsrd/secured_instance_279
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_280	          1         0.1
---------------------------------------------------
Report for cell secured_design_280
   Instance path: soc_golden_gsrd/secured_instance_280
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_281	          1         0.1
---------------------------------------------------
Report for cell secured_design_281
   Instance path: soc_golden_gsrd/secured_instance_281
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_282	          1         0.1
---------------------------------------------------
Report for cell secured_design_282
   Instance path: soc_golden_gsrd/secured_instance_282
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
---------------------------------------------------
Report for cell secured_design_283
   Instance path: soc_golden_gsrd/secured_instance_283
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_284
   Instance path: soc_golden_gsrd/secured_instance_284
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        552         1.1
                               LUTGATE	        288         0.9
                                LUTRAM	        264         2.0
                                PFUREG	        548         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_285	          1         0.0
                    secured_design_286	          1         0.1
                    secured_design_287	          1         0.8
                    secured_design_318	          1         0.1
---------------------------------------------------
Report for cell secured_design_285
   Instance path: soc_golden_gsrd/secured_instance_285
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_286
   Instance path: soc_golden_gsrd/secured_instance_286
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         27         0.1
                               LUTGATE	         27         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_287
   Instance path: soc_golden_gsrd/secured_instance_287
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        435         0.8
                               LUTGATE	        177         0.5
                                LUTRAM	        258         1.9
                                PFUREG	        400         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_288	          1         0.2
                    secured_design_294	          1         0.2
                    secured_design_300	          1         0.1
                    secured_design_306	          1         0.2
                    secured_design_312	          1         0.2
---------------------------------------------------
Report for cell secured_design_288
   Instance path: soc_golden_gsrd/secured_instance_288
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        104         0.2
                               LUTGATE	         32         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_289	          1         0.2
                    secured_design_293	          1         0.0
---------------------------------------------------
Report for cell secured_design_289
   Instance path: soc_golden_gsrd/secured_instance_289
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_290	          1         0.2
---------------------------------------------------
Report for cell secured_design_290
   Instance path: soc_golden_gsrd/secured_instance_290
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_291	          1         0.2
---------------------------------------------------
Report for cell secured_design_291
   Instance path: soc_golden_gsrd/secured_instance_291
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_292	          1         0.2
---------------------------------------------------
Report for cell secured_design_292
   Instance path: soc_golden_gsrd/secured_instance_292
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
---------------------------------------------------
Report for cell secured_design_293
   Instance path: soc_golden_gsrd/secured_instance_293
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_294
   Instance path: soc_golden_gsrd/secured_instance_294
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         42         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_295	          1         0.2
                    secured_design_299	          1         0.0
---------------------------------------------------
Report for cell secured_design_295
   Instance path: soc_golden_gsrd/secured_instance_295
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_296	          1         0.2
---------------------------------------------------
Report for cell secured_design_296
   Instance path: soc_golden_gsrd/secured_instance_296
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_297	          1         0.2
---------------------------------------------------
Report for cell secured_design_297
   Instance path: soc_golden_gsrd/secured_instance_297
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_298	          1         0.2
---------------------------------------------------
Report for cell secured_design_298
   Instance path: soc_golden_gsrd/secured_instance_298
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_299
   Instance path: soc_golden_gsrd/secured_instance_299
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_300
   Instance path: soc_golden_gsrd/secured_instance_300
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_301	          1         0.1
                    secured_design_305	          1         0.0
---------------------------------------------------
Report for cell secured_design_301
   Instance path: soc_golden_gsrd/secured_instance_301
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_302	          1         0.1
---------------------------------------------------
Report for cell secured_design_302
   Instance path: soc_golden_gsrd/secured_instance_302
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_303	          1         0.1
---------------------------------------------------
Report for cell secured_design_303
   Instance path: soc_golden_gsrd/secured_instance_303
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_304	          1         0.1
---------------------------------------------------
Report for cell secured_design_304
   Instance path: soc_golden_gsrd/secured_instance_304
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
---------------------------------------------------
Report for cell secured_design_305
   Instance path: soc_golden_gsrd/secured_instance_305
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_306
   Instance path: soc_golden_gsrd/secured_instance_306
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        104         0.2
                               LUTGATE	         32         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_307	          1         0.2
                    secured_design_311	          1         0.0
---------------------------------------------------
Report for cell secured_design_307
   Instance path: soc_golden_gsrd/secured_instance_307
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_308	          1         0.2
---------------------------------------------------
Report for cell secured_design_308
   Instance path: soc_golden_gsrd/secured_instance_308
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_309	          1         0.2
---------------------------------------------------
Report for cell secured_design_309
   Instance path: soc_golden_gsrd/secured_instance_309
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_310	          1         0.2
---------------------------------------------------
Report for cell secured_design_310
   Instance path: soc_golden_gsrd/secured_instance_310
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         85         0.3
---------------------------------------------------
Report for cell secured_design_311
   Instance path: soc_golden_gsrd/secured_instance_311
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_312
   Instance path: soc_golden_gsrd/secured_instance_312
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         93         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_313	          1         0.2
                    secured_design_317	          1         0.0
---------------------------------------------------
Report for cell secured_design_313
   Instance path: soc_golden_gsrd/secured_instance_313
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_314	          1         0.2
---------------------------------------------------
Report for cell secured_design_314
   Instance path: soc_golden_gsrd/secured_instance_314
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_315	          1         0.2
---------------------------------------------------
Report for cell secured_design_315
   Instance path: soc_golden_gsrd/secured_instance_315
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_316	          1         0.2
---------------------------------------------------
Report for cell secured_design_316
   Instance path: soc_golden_gsrd/secured_instance_316
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
---------------------------------------------------
Report for cell secured_design_317
   Instance path: soc_golden_gsrd/secured_instance_317
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_318
   Instance path: soc_golden_gsrd/secured_instance_318
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_319	          1         0.1
                    secured_design_323	          1         0.0
---------------------------------------------------
Report for cell secured_design_319
   Instance path: soc_golden_gsrd/secured_instance_319
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_320	          1         0.1
---------------------------------------------------
Report for cell secured_design_320
   Instance path: soc_golden_gsrd/secured_instance_320
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_321	          1         0.1
---------------------------------------------------
Report for cell secured_design_321
   Instance path: soc_golden_gsrd/secured_instance_321
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_322	          1         0.1
---------------------------------------------------
Report for cell secured_design_322
   Instance path: soc_golden_gsrd/secured_instance_322
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
---------------------------------------------------
Report for cell secured_design_323
   Instance path: soc_golden_gsrd/secured_instance_323
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_324
   Instance path: soc_golden_gsrd/secured_instance_324
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        329         0.6
                               LUTGATE	        215         0.6
                                LUTRAM	        114         0.9
                                PFUREG	        340         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_325	          1         0.1
                    secured_design_326	          1         0.5
                    secured_design_357	          1         0.1
---------------------------------------------------
Report for cell secured_design_325
   Instance path: soc_golden_gsrd/secured_instance_325
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         26         0.1
                               LUTGATE	         26         0.1
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_326
   Instance path: soc_golden_gsrd/secured_instance_326
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        249         0.5
                               LUTGATE	        135         0.4
                                LUTRAM	        114         0.9
                                PFUREG	        263         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_327	          1         0.0
                    secured_design_333	          1         0.0
                    secured_design_339	          1         0.1
                    secured_design_345	          1         0.2
                    secured_design_351	          1         0.2
---------------------------------------------------
Report for cell secured_design_327
   Instance path: soc_golden_gsrd/secured_instance_327
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         15         0.0
                               LUTGATE	         15         0.0
                                PFUREG	         26         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_328	          1         0.0
                    secured_design_332	          1         0.0
---------------------------------------------------
Report for cell secured_design_328
   Instance path: soc_golden_gsrd/secured_instance_328
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         24         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_329	          1         0.0
---------------------------------------------------
Report for cell secured_design_329
   Instance path: soc_golden_gsrd/secured_instance_329
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         24         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_330	          1         0.0
---------------------------------------------------
Report for cell secured_design_330
   Instance path: soc_golden_gsrd/secured_instance_330
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         24         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_331	          1         0.0
---------------------------------------------------
Report for cell secured_design_331
   Instance path: soc_golden_gsrd/secured_instance_331
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         24         0.1
---------------------------------------------------
Report for cell secured_design_332
   Instance path: soc_golden_gsrd/secured_instance_332
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_333
   Instance path: soc_golden_gsrd/secured_instance_333
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         19         0.1
                                PFUREG	         32         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_334	          1         0.0
                    secured_design_338	          1         0.0
---------------------------------------------------
Report for cell secured_design_334
   Instance path: soc_golden_gsrd/secured_instance_334
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         18         0.1
                                PFUREG	         30         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_335	          1         0.0
---------------------------------------------------
Report for cell secured_design_335
   Instance path: soc_golden_gsrd/secured_instance_335
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         18         0.1
                                PFUREG	         30         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_336	          1         0.0
---------------------------------------------------
Report for cell secured_design_336
   Instance path: soc_golden_gsrd/secured_instance_336
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         18         0.1
                                PFUREG	         30         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_337	          1         0.0
---------------------------------------------------
Report for cell secured_design_337
   Instance path: soc_golden_gsrd/secured_instance_337
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         18         0.1
                                PFUREG	         30         0.1
---------------------------------------------------
Report for cell secured_design_338
   Instance path: soc_golden_gsrd/secured_instance_338
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_339
   Instance path: soc_golden_gsrd/secured_instance_339
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         36         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_340	          1         0.1
                    secured_design_344	          1         0.0
---------------------------------------------------
Report for cell secured_design_340
   Instance path: soc_golden_gsrd/secured_instance_340
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         34         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_341	          1         0.1
---------------------------------------------------
Report for cell secured_design_341
   Instance path: soc_golden_gsrd/secured_instance_341
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         34         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_342	          1         0.1
---------------------------------------------------
Report for cell secured_design_342
   Instance path: soc_golden_gsrd/secured_instance_342
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         34         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_343	          1         0.1
---------------------------------------------------
Report for cell secured_design_343
   Instance path: soc_golden_gsrd/secured_instance_343
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         34         0.1
---------------------------------------------------
Report for cell secured_design_344
   Instance path: soc_golden_gsrd/secured_instance_344
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_345
   Instance path: soc_golden_gsrd/secured_instance_345
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         32         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_346	          1         0.2
                    secured_design_350	          1         0.0
---------------------------------------------------
Report for cell secured_design_346
   Instance path: soc_golden_gsrd/secured_instance_346
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         78         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_347	          1         0.2
---------------------------------------------------
Report for cell secured_design_347
   Instance path: soc_golden_gsrd/secured_instance_347
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         78         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_348	          1         0.2
---------------------------------------------------
Report for cell secured_design_348
   Instance path: soc_golden_gsrd/secured_instance_348
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         78         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_349	          1         0.2
---------------------------------------------------
Report for cell secured_design_349
   Instance path: soc_golden_gsrd/secured_instance_349
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         30         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         78         0.2
---------------------------------------------------
Report for cell secured_design_350
   Instance path: soc_golden_gsrd/secured_instance_350
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_351
   Instance path: soc_golden_gsrd/secured_instance_351
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         93         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_352	          1         0.2
                    secured_design_356	          1         0.0
---------------------------------------------------
Report for cell secured_design_352
   Instance path: soc_golden_gsrd/secured_instance_352
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_353	          1         0.2
---------------------------------------------------
Report for cell secured_design_353
   Instance path: soc_golden_gsrd/secured_instance_353
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_354	          1         0.2
---------------------------------------------------
Report for cell secured_design_354
   Instance path: soc_golden_gsrd/secured_instance_354
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_355	          1         0.2
---------------------------------------------------
Report for cell secured_design_355
   Instance path: soc_golden_gsrd/secured_instance_355
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         91         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
---------------------------------------------------
Report for cell secured_design_356
   Instance path: soc_golden_gsrd/secured_instance_356
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_357
   Instance path: soc_golden_gsrd/secured_instance_357
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         30         0.1
                                PFUREG	         35         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_358	          1         0.1
                    secured_design_362	          1         0.0
---------------------------------------------------
Report for cell secured_design_358
   Instance path: soc_golden_gsrd/secured_instance_358
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         33         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_359	          1         0.1
---------------------------------------------------
Report for cell secured_design_359
   Instance path: soc_golden_gsrd/secured_instance_359
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         33         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_360	          1         0.1
---------------------------------------------------
Report for cell secured_design_360
   Instance path: soc_golden_gsrd/secured_instance_360
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         33         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_361	          1         0.1
---------------------------------------------------
Report for cell secured_design_361
   Instance path: soc_golden_gsrd/secured_instance_361
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28         0.1
                               LUTGATE	         28         0.1
                                PFUREG	         33         0.1
---------------------------------------------------
Report for cell secured_design_362
   Instance path: soc_golden_gsrd/secured_instance_362
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_363
   Instance path: soc_golden_gsrd/secured_instance_363
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         34         0.1
                               LUTGATE	         24         0.1
                                LUTCCU	         10         0.2
                                PFUREG	         25         0.1
---------------------------------------------------
Report for cell secured_design_364
   Instance path: soc_golden_gsrd/secured_instance_364
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        950         1.8
                               LUTGATE	        346         1.0
                                LUTRAM	        588         4.4
                                LUTCCU	         16         0.3
                                PFUREG	        508         1.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_365	          1         1.8
                    secured_design_396	          1         0.0
                    secured_design_398	          1         0.0
---------------------------------------------------
Report for cell secured_design_365
   Instance path: soc_golden_gsrd/secured_instance_365
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        923         1.8
                               LUTGATE	        319         0.9
                                LUTRAM	        588         4.4
                                LUTCCU	         16         0.3
                                PFUREG	        420         1.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_366	          1         0.2
                    secured_design_372	          1         0.6
                    secured_design_378	          1         0.1
                    secured_design_384	          1         0.2
                    secured_design_390	          1         0.7
---------------------------------------------------
Report for cell secured_design_366
   Instance path: soc_golden_gsrd/secured_instance_366
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         86         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         69         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_367	          1         0.2
                    secured_design_371	          1         0.0
---------------------------------------------------
Report for cell secured_design_367
   Instance path: soc_golden_gsrd/secured_instance_367
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         67         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_368	          1         0.2
---------------------------------------------------
Report for cell secured_design_368
   Instance path: soc_golden_gsrd/secured_instance_368
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         67         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_369	          1         0.2
---------------------------------------------------
Report for cell secured_design_369
   Instance path: soc_golden_gsrd/secured_instance_369
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         67         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_370	          1         0.2
---------------------------------------------------
Report for cell secured_design_370
   Instance path: soc_golden_gsrd/secured_instance_370
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         67         0.2
---------------------------------------------------
Report for cell secured_design_371
   Instance path: soc_golden_gsrd/secured_instance_371
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_372
   Instance path: soc_golden_gsrd/secured_instance_372
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_373	          1         0.6
                    secured_design_377	          1         0.0
---------------------------------------------------
Report for cell secured_design_373
   Instance path: soc_golden_gsrd/secured_instance_373
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_374	          1         0.6
---------------------------------------------------
Report for cell secured_design_374
   Instance path: soc_golden_gsrd/secured_instance_374
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_375	          1         0.6
---------------------------------------------------
Report for cell secured_design_375
   Instance path: soc_golden_gsrd/secured_instance_375
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_376	          1         0.6
---------------------------------------------------
Report for cell secured_design_376
   Instance path: soc_golden_gsrd/secured_instance_376
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
---------------------------------------------------
Report for cell secured_design_377
   Instance path: soc_golden_gsrd/secured_instance_377
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_378
   Instance path: soc_golden_gsrd/secured_instance_378
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         44         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         50         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_379	          1         0.1
                    secured_design_383	          1         0.0
---------------------------------------------------
Report for cell secured_design_379
   Instance path: soc_golden_gsrd/secured_instance_379
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_380	          1         0.1
---------------------------------------------------
Report for cell secured_design_380
   Instance path: soc_golden_gsrd/secured_instance_380
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_381	          1         0.1
---------------------------------------------------
Report for cell secured_design_381
   Instance path: soc_golden_gsrd/secured_instance_381
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_382	          1         0.1
---------------------------------------------------
Report for cell secured_design_382
   Instance path: soc_golden_gsrd/secured_instance_382
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
---------------------------------------------------
Report for cell secured_design_383
   Instance path: soc_golden_gsrd/secured_instance_383
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_384
   Instance path: soc_golden_gsrd/secured_instance_384
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        103         0.2
                               LUTGATE	         43         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         77         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_385	          1         0.2
                    secured_design_389	          1         0.0
---------------------------------------------------
Report for cell secured_design_385
   Instance path: soc_golden_gsrd/secured_instance_385
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         75         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_386	          1         0.2
---------------------------------------------------
Report for cell secured_design_386
   Instance path: soc_golden_gsrd/secured_instance_386
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         75         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_387	          1         0.2
---------------------------------------------------
Report for cell secured_design_387
   Instance path: soc_golden_gsrd/secured_instance_387
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         75         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_388	          1         0.2
---------------------------------------------------
Report for cell secured_design_388
   Instance path: soc_golden_gsrd/secured_instance_388
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         75         0.2
---------------------------------------------------
Report for cell secured_design_389
   Instance path: soc_golden_gsrd/secured_instance_389
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_390
   Instance path: soc_golden_gsrd/secured_instance_390
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        373         0.7
                               LUTGATE	        125         0.4
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        113         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_391	          1         0.7
                    secured_design_395	          1         0.0
---------------------------------------------------
Report for cell secured_design_391
   Instance path: soc_golden_gsrd/secured_instance_391
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        370         0.7
                               LUTGATE	        122         0.4
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_392	          1         0.7
---------------------------------------------------
Report for cell secured_design_392
   Instance path: soc_golden_gsrd/secured_instance_392
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        370         0.7
                               LUTGATE	        122         0.4
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_393	          1         0.7
---------------------------------------------------
Report for cell secured_design_393
   Instance path: soc_golden_gsrd/secured_instance_393
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        370         0.7
                               LUTGATE	        122         0.4
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_394	          1         0.7
---------------------------------------------------
Report for cell secured_design_394
   Instance path: soc_golden_gsrd/secured_instance_394
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        370         0.7
                               LUTGATE	        122         0.4
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
---------------------------------------------------
Report for cell secured_design_395
   Instance path: soc_golden_gsrd/secured_instance_395
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_396
   Instance path: soc_golden_gsrd/secured_instance_396
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_397	          1         0.0
---------------------------------------------------
Report for cell secured_design_397
   Instance path: soc_golden_gsrd/secured_instance_397
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_398
   Instance path: soc_golden_gsrd/secured_instance_398
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_399	          1         0.0
---------------------------------------------------
Report for cell secured_design_399
   Instance path: soc_golden_gsrd/secured_instance_399
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_400
   Instance path: soc_golden_gsrd/secured_instance_400
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        928         1.8
                               LUTGATE	        342         1.0
                                LUTRAM	        570         4.3
                                LUTCCU	         16         0.3
                                PFUREG	        497         1.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_401	          1         1.7
                    secured_design_432	          1         0.0
                    secured_design_434	          1         0.0
---------------------------------------------------
Report for cell secured_design_401
   Instance path: soc_golden_gsrd/secured_instance_401
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        901         1.7
                               LUTGATE	        315         0.9
                                LUTRAM	        570         4.3
                                LUTCCU	         16         0.3
                                PFUREG	        411         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_402	          1         0.2
                    secured_design_408	          1         0.6
                    secured_design_414	          1         0.1
                    secured_design_420	          1         0.3
                    secured_design_426	          1         0.6
---------------------------------------------------
Report for cell secured_design_402
   Instance path: soc_golden_gsrd/secured_instance_402
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         70         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_403	          1         0.2
                    secured_design_407	          1         0.0
---------------------------------------------------
Report for cell secured_design_403
   Instance path: soc_golden_gsrd/secured_instance_403
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_404	          1         0.2
---------------------------------------------------
Report for cell secured_design_404
   Instance path: soc_golden_gsrd/secured_instance_404
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_405	          1         0.2
---------------------------------------------------
Report for cell secured_design_405
   Instance path: soc_golden_gsrd/secured_instance_405
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_406	          1         0.2
---------------------------------------------------
Report for cell secured_design_406
   Instance path: soc_golden_gsrd/secured_instance_406
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
---------------------------------------------------
Report for cell secured_design_407
   Instance path: soc_golden_gsrd/secured_instance_407
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_408
   Instance path: soc_golden_gsrd/secured_instance_408
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_409	          1         0.6
                    secured_design_413	          1         0.0
---------------------------------------------------
Report for cell secured_design_409
   Instance path: soc_golden_gsrd/secured_instance_409
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_410	          1         0.6
---------------------------------------------------
Report for cell secured_design_410
   Instance path: soc_golden_gsrd/secured_instance_410
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_411	          1         0.6
---------------------------------------------------
Report for cell secured_design_411
   Instance path: soc_golden_gsrd/secured_instance_411
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_412	          1         0.6
---------------------------------------------------
Report for cell secured_design_412
   Instance path: soc_golden_gsrd/secured_instance_412
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
---------------------------------------------------
Report for cell secured_design_413
   Instance path: soc_golden_gsrd/secured_instance_413
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_414
   Instance path: soc_golden_gsrd/secured_instance_414
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_415	          1         0.1
                    secured_design_419	          1         0.0
---------------------------------------------------
Report for cell secured_design_415
   Instance path: soc_golden_gsrd/secured_instance_415
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_416	          1         0.1
---------------------------------------------------
Report for cell secured_design_416
   Instance path: soc_golden_gsrd/secured_instance_416
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_417	          1         0.1
---------------------------------------------------
Report for cell secured_design_417
   Instance path: soc_golden_gsrd/secured_instance_417
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_418	          1         0.1
---------------------------------------------------
Report for cell secured_design_418
   Instance path: soc_golden_gsrd/secured_instance_418
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
---------------------------------------------------
Report for cell secured_design_419
   Instance path: soc_golden_gsrd/secured_instance_419
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_420
   Instance path: soc_golden_gsrd/secured_instance_420
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        133         0.3
                               LUTGATE	         79         0.2
                                LUTRAM	         54         0.4
                                PFUREG	         70         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_421	          1         0.3
                    secured_design_425	          1         0.0
---------------------------------------------------
Report for cell secured_design_421
   Instance path: soc_golden_gsrd/secured_instance_421
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        131         0.3
                               LUTGATE	         77         0.2
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_422	          1         0.3
---------------------------------------------------
Report for cell secured_design_422
   Instance path: soc_golden_gsrd/secured_instance_422
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        131         0.3
                               LUTGATE	         77         0.2
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_423	          1         0.3
---------------------------------------------------
Report for cell secured_design_423
   Instance path: soc_golden_gsrd/secured_instance_423
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        131         0.3
                               LUTGATE	         77         0.2
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_424	          1         0.3
---------------------------------------------------
Report for cell secured_design_424
   Instance path: soc_golden_gsrd/secured_instance_424
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        131         0.3
                               LUTGATE	         77         0.2
                                LUTRAM	         54         0.4
                                PFUREG	         68         0.2
---------------------------------------------------
Report for cell secured_design_425
   Instance path: soc_golden_gsrd/secured_instance_425
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_426
   Instance path: soc_golden_gsrd/secured_instance_426
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        321         0.6
                               LUTGATE	         85         0.3
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_427	          1         0.6
                    secured_design_431	          1         0.0
---------------------------------------------------
Report for cell secured_design_427
   Instance path: soc_golden_gsrd/secured_instance_427
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_428	          1         0.6
---------------------------------------------------
Report for cell secured_design_428
   Instance path: soc_golden_gsrd/secured_instance_428
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_429	          1         0.6
---------------------------------------------------
Report for cell secured_design_429
   Instance path: soc_golden_gsrd/secured_instance_429
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_430	          1         0.6
---------------------------------------------------
Report for cell secured_design_430
   Instance path: soc_golden_gsrd/secured_instance_430
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
---------------------------------------------------
Report for cell secured_design_431
   Instance path: soc_golden_gsrd/secured_instance_431
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_432
   Instance path: soc_golden_gsrd/secured_instance_432
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_433	          1         0.0
---------------------------------------------------
Report for cell secured_design_433
   Instance path: soc_golden_gsrd/secured_instance_433
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_434
   Instance path: soc_golden_gsrd/secured_instance_434
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_435	          1         0.0
---------------------------------------------------
Report for cell secured_design_435
   Instance path: soc_golden_gsrd/secured_instance_435
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_436
   Instance path: soc_golden_gsrd/secured_instance_436
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1749         3.4
                               LUTGATE	       1047         3.1
                                LUTRAM	        606         4.6
                                LUTCCU	         96         2.1
                                PFUREG	       1044         3.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_437	          1         1.8
                    secured_design_468	          1         0.8
                    secured_design_489	          1         0.8
---------------------------------------------------
Report for cell secured_design_437
   Instance path: soc_golden_gsrd/secured_instance_437
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        916         1.8
                               LUTGATE	        328         1.0
                                LUTRAM	        564         4.2
                                LUTCCU	         24         0.5
                                PFUREG	        457         1.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_438	          1         0.2
                    secured_design_444	          1         0.6
                    secured_design_450	          1         0.1
                    secured_design_456	          1         0.2
                    secured_design_462	          1         0.7
---------------------------------------------------
Report for cell secured_design_438
   Instance path: soc_golden_gsrd/secured_instance_438
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         86         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_439	          1         0.2
                    secured_design_443	          1         0.0
---------------------------------------------------
Report for cell secured_design_439
   Instance path: soc_golden_gsrd/secured_instance_439
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_440	          1         0.2
---------------------------------------------------
Report for cell secured_design_440
   Instance path: soc_golden_gsrd/secured_instance_440
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_441	          1         0.2
---------------------------------------------------
Report for cell secured_design_441
   Instance path: soc_golden_gsrd/secured_instance_441
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_442	          1         0.2
---------------------------------------------------
Report for cell secured_design_442
   Instance path: soc_golden_gsrd/secured_instance_442
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         84         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
---------------------------------------------------
Report for cell secured_design_443
   Instance path: soc_golden_gsrd/secured_instance_443
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_444
   Instance path: soc_golden_gsrd/secured_instance_444
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        304         0.6
                               LUTGATE	         80         0.2
                                LUTRAM	        216         1.6
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_445	          1         0.6
                    secured_design_449	          1         0.0
---------------------------------------------------
Report for cell secured_design_445
   Instance path: soc_golden_gsrd/secured_instance_445
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        302         0.6
                               LUTGATE	         78         0.2
                                LUTRAM	        216         1.6
                                LUTCCU	          8         0.2
                                PFUREG	        108         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_446	          1         0.6
---------------------------------------------------
Report for cell secured_design_446
   Instance path: soc_golden_gsrd/secured_instance_446
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        302         0.6
                               LUTGATE	         78         0.2
                                LUTRAM	        216         1.6
                                LUTCCU	          8         0.2
                                PFUREG	        108         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_447	          1         0.6
---------------------------------------------------
Report for cell secured_design_447
   Instance path: soc_golden_gsrd/secured_instance_447
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        302         0.6
                               LUTGATE	         78         0.2
                                LUTRAM	        216         1.6
                                LUTCCU	          8         0.2
                                PFUREG	        108         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_448	          1         0.6
---------------------------------------------------
Report for cell secured_design_448
   Instance path: soc_golden_gsrd/secured_instance_448
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        302         0.6
                               LUTGATE	         78         0.2
                                LUTRAM	        216         1.6
                                LUTCCU	          8         0.2
                                PFUREG	        108         0.3
---------------------------------------------------
Report for cell secured_design_449
   Instance path: soc_golden_gsrd/secured_instance_449
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_450
   Instance path: soc_golden_gsrd/secured_instance_450
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         61         0.1
                               LUTGATE	         49         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_451	          1         0.1
                    secured_design_455	          1         0.0
---------------------------------------------------
Report for cell secured_design_451
   Instance path: soc_golden_gsrd/secured_instance_451
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         59         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_452	          1         0.1
---------------------------------------------------
Report for cell secured_design_452
   Instance path: soc_golden_gsrd/secured_instance_452
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         59         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_453	          1         0.1
---------------------------------------------------
Report for cell secured_design_453
   Instance path: soc_golden_gsrd/secured_instance_453
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         59         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_454	          1         0.1
---------------------------------------------------
Report for cell secured_design_454
   Instance path: soc_golden_gsrd/secured_instance_454
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         59         0.1
                               LUTGATE	         47         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         66         0.2
---------------------------------------------------
Report for cell secured_design_455
   Instance path: soc_golden_gsrd/secured_instance_455
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_456
   Instance path: soc_golden_gsrd/secured_instance_456
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         95         0.2
                               LUTGATE	         47         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         68         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_457	          1         0.2
                    secured_design_461	          1         0.0
---------------------------------------------------
Report for cell secured_design_457
   Instance path: soc_golden_gsrd/secured_instance_457
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         93         0.2
                               LUTGATE	         45         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_458	          1         0.2
---------------------------------------------------
Report for cell secured_design_458
   Instance path: soc_golden_gsrd/secured_instance_458
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         93         0.2
                               LUTGATE	         45         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_459	          1         0.2
---------------------------------------------------
Report for cell secured_design_459
   Instance path: soc_golden_gsrd/secured_instance_459
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         93         0.2
                               LUTGATE	         45         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_460	          1         0.2
---------------------------------------------------
Report for cell secured_design_460
   Instance path: soc_golden_gsrd/secured_instance_460
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         93         0.2
                               LUTGATE	         45         0.1
                                LUTRAM	         48         0.4
                                PFUREG	         66         0.2
---------------------------------------------------
Report for cell secured_design_461
   Instance path: soc_golden_gsrd/secured_instance_461
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_462
   Instance path: soc_golden_gsrd/secured_instance_462
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        370         0.7
                               LUTGATE	        114         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	         16         0.3
                                PFUREG	        143         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_463	          1         0.7
                    secured_design_467	          1         0.0
---------------------------------------------------
Report for cell secured_design_463
   Instance path: soc_golden_gsrd/secured_instance_463
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        368         0.7
                               LUTGATE	        112         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	         16         0.3
                                PFUREG	        141         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_464	          1         0.7
---------------------------------------------------
Report for cell secured_design_464
   Instance path: soc_golden_gsrd/secured_instance_464
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        368         0.7
                               LUTGATE	        112         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	         16         0.3
                                PFUREG	        141         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_465	          1         0.7
---------------------------------------------------
Report for cell secured_design_465
   Instance path: soc_golden_gsrd/secured_instance_465
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        368         0.7
                               LUTGATE	        112         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	         16         0.3
                                PFUREG	        141         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_466	          1         0.7
---------------------------------------------------
Report for cell secured_design_466
   Instance path: soc_golden_gsrd/secured_instance_466
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        368         0.7
                               LUTGATE	        112         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	         16         0.3
                                PFUREG	        141         0.4
---------------------------------------------------
Report for cell secured_design_467
   Instance path: soc_golden_gsrd/secured_instance_467
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_468
   Instance path: soc_golden_gsrd/secured_instance_468
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        404         0.8
                               LUTGATE	        340         1.0
                                LUTRAM	         24         0.2
                                LUTCCU	         40         0.9
                                PFUREG	        284         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_469	          1         0.5
                    secured_design_473	          1         0.2
                    secured_design_481	          1         0.1
---------------------------------------------------
Report for cell secured_design_469
   Instance path: soc_golden_gsrd/secured_instance_469
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        271         0.5
                               LUTGATE	        239         0.7
                                LUTCCU	         32         0.7
                                PFUREG	         78         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_470	          1         0.5
                    secured_design_472	          1         0.0
---------------------------------------------------
Report for cell secured_design_470
   Instance path: soc_golden_gsrd/secured_instance_470
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        264         0.5
                               LUTGATE	        232         0.7
                                LUTCCU	         32         0.7
                                PFUREG	         70         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_471	          1         0.0
---------------------------------------------------
Report for cell secured_design_471
   Instance path: soc_golden_gsrd/secured_instance_471
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.0
                               LUTGATE	         22         0.1
                                PFUREG	         18         0.1
---------------------------------------------------
Report for cell secured_design_472
   Instance path: soc_golden_gsrd/secured_instance_472
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_473
   Instance path: soc_golden_gsrd/secured_instance_473
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         78         0.2
                               LUTGATE	         58         0.2
                                LUTRAM	         12         0.1
                                LUTCCU	          8         0.2
                                PFUREG	        139         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_474	          1         0.1
                    secured_design_480	          1         0.0
---------------------------------------------------
Report for cell secured_design_474
   Instance path: soc_golden_gsrd/secured_instance_474
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         45         0.1
                               LUTGATE	         33         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         50         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_475	          1         0.1
                    secured_design_479	          1         0.0
---------------------------------------------------
Report for cell secured_design_475
   Instance path: soc_golden_gsrd/secured_instance_475
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_476	          1         0.1
---------------------------------------------------
Report for cell secured_design_476
   Instance path: soc_golden_gsrd/secured_instance_476
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_477	          1         0.1
---------------------------------------------------
Report for cell secured_design_477
   Instance path: soc_golden_gsrd/secured_instance_477
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_478	          1         0.1
---------------------------------------------------
Report for cell secured_design_478
   Instance path: soc_golden_gsrd/secured_instance_478
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
---------------------------------------------------
Report for cell secured_design_479
   Instance path: soc_golden_gsrd/secured_instance_479
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_480
   Instance path: soc_golden_gsrd/secured_instance_480
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	         39         0.1
---------------------------------------------------
Report for cell secured_design_481
   Instance path: soc_golden_gsrd/secured_instance_481
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         0.1
                               LUTGATE	         43         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         67         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_482	          1         0.1
                    secured_design_488	          1         0.0
---------------------------------------------------
Report for cell secured_design_482
   Instance path: soc_golden_gsrd/secured_instance_482
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         51         0.1
                               LUTGATE	         39         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         58         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_483	          1         0.1
                    secured_design_487	          1         0.0
---------------------------------------------------
Report for cell secured_design_483
   Instance path: soc_golden_gsrd/secured_instance_483
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         37         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         57         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_484	          1         0.1
---------------------------------------------------
Report for cell secured_design_484
   Instance path: soc_golden_gsrd/secured_instance_484
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         37         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         57         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_485	          1         0.1
---------------------------------------------------
Report for cell secured_design_485
   Instance path: soc_golden_gsrd/secured_instance_485
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         37         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         57         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_486	          1         0.1
---------------------------------------------------
Report for cell secured_design_486
   Instance path: soc_golden_gsrd/secured_instance_486
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         37         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         57         0.2
---------------------------------------------------
Report for cell secured_design_487
   Instance path: soc_golden_gsrd/secured_instance_487
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_488
   Instance path: soc_golden_gsrd/secured_instance_488
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_489
   Instance path: soc_golden_gsrd/secured_instance_489
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        416         0.8
                               LUTGATE	        366         1.1
                                LUTRAM	         18         0.1
                                LUTCCU	         32         0.7
                                PFUREG	        215         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_490	          1         0.5
                    secured_design_494	          1         0.3
---------------------------------------------------
Report for cell secured_design_490
   Instance path: soc_golden_gsrd/secured_instance_490
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        272         0.5
                               LUTGATE	        240         0.7
                                LUTCCU	         32         0.7
                                PFUREG	         73         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_491	          1         0.5
                    secured_design_493	          1         0.0
---------------------------------------------------
Report for cell secured_design_491
   Instance path: soc_golden_gsrd/secured_instance_491
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        265         0.5
                               LUTGATE	        233         0.7
                                LUTCCU	         32         0.7
                                PFUREG	         65         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_492	          1         0.0
---------------------------------------------------
Report for cell secured_design_492
   Instance path: soc_golden_gsrd/secured_instance_492
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         21         0.0
                               LUTGATE	         21         0.1
                                PFUREG	         17         0.1
---------------------------------------------------
Report for cell secured_design_493
   Instance path: soc_golden_gsrd/secured_instance_493
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          8         0.0
---------------------------------------------------
Report for cell secured_design_494
   Instance path: soc_golden_gsrd/secured_instance_494
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        144         0.3
                               LUTGATE	        126         0.4
                                LUTRAM	         18         0.1
                                PFUREG	        142         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_495	          1         0.0
                    secured_design_496	          1         0.1
                    secured_design_502	          1         0.0
                    secured_design_503	          1         0.0
---------------------------------------------------
Report for cell secured_design_495
   Instance path: soc_golden_gsrd/secured_instance_495
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          7         0.0
---------------------------------------------------
Report for cell secured_design_496
   Instance path: soc_golden_gsrd/secured_instance_496
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         52         0.1
                               LUTGATE	         34         0.1
                                LUTRAM	         18         0.1
                                PFUREG	         53         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_497	          1         0.1
                    secured_design_501	          1         0.0
---------------------------------------------------
Report for cell secured_design_497
   Instance path: soc_golden_gsrd/secured_instance_497
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         50         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         18         0.1
                                PFUREG	         51         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_498	          1         0.1
---------------------------------------------------
Report for cell secured_design_498
   Instance path: soc_golden_gsrd/secured_instance_498
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         50         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         18         0.1
                                PFUREG	         51         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_499	          1         0.1
---------------------------------------------------
Report for cell secured_design_499
   Instance path: soc_golden_gsrd/secured_instance_499
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         50         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         18         0.1
                                PFUREG	         51         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_500	          1         0.1
---------------------------------------------------
Report for cell secured_design_500
   Instance path: soc_golden_gsrd/secured_instance_500
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         50         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         18         0.1
                                PFUREG	         51         0.2
---------------------------------------------------
Report for cell secured_design_501
   Instance path: soc_golden_gsrd/secured_instance_501
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_502
   Instance path: soc_golden_gsrd/secured_instance_502
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	         34         0.1
---------------------------------------------------
Report for cell secured_design_503
   Instance path: soc_golden_gsrd/secured_instance_503
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_504
   Instance path: soc_golden_gsrd/secured_instance_504
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1018         2.0
                               LUTGATE	        406         1.2
                                LUTRAM	        612         4.6
                                PFUREG	        506         1.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_505	          1         1.9
                    secured_design_541	          1         0.0
                    secured_design_543	          1         0.0
---------------------------------------------------
Report for cell secured_design_505
   Instance path: soc_golden_gsrd/secured_instance_505
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        990         1.9
                               LUTGATE	        378         1.1
                                LUTRAM	        612         4.6
                                PFUREG	        420         1.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_506	          1         0.2
                    secured_design_513	          1         0.6
                    secured_design_520	          1         0.1
                    secured_design_527	          1         0.2
                    secured_design_534	          1         0.7
---------------------------------------------------
Report for cell secured_design_506
   Instance path: soc_golden_gsrd/secured_instance_506
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        114         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_507	          1         0.2
                    secured_design_512	          1         0.0
---------------------------------------------------
Report for cell secured_design_507
   Instance path: soc_golden_gsrd/secured_instance_507
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_508	          1         0.2
---------------------------------------------------
Report for cell secured_design_508
   Instance path: soc_golden_gsrd/secured_instance_508
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_509	          1         0.2
---------------------------------------------------
Report for cell secured_design_509
   Instance path: soc_golden_gsrd/secured_instance_509
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_510	          1         0.2
---------------------------------------------------
Report for cell secured_design_510
   Instance path: soc_golden_gsrd/secured_instance_510
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_511	          1         0.0
---------------------------------------------------
Report for cell secured_design_511
   Instance path: soc_golden_gsrd/secured_instance_511
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_512
   Instance path: soc_golden_gsrd/secured_instance_512
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_513
   Instance path: soc_golden_gsrd/secured_instance_513
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        321         0.6
                               LUTGATE	        105         0.3
                                LUTRAM	        216         1.6
                                PFUREG	         97         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_514	          1         0.6
                    secured_design_519	          1         0.0
---------------------------------------------------
Report for cell secured_design_514
   Instance path: soc_golden_gsrd/secured_instance_514
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	        103         0.3
                                LUTRAM	        216         1.6
                                PFUREG	         95         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_515	          1         0.6
---------------------------------------------------
Report for cell secured_design_515
   Instance path: soc_golden_gsrd/secured_instance_515
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	        103         0.3
                                LUTRAM	        216         1.6
                                PFUREG	         95         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_516	          1         0.6
---------------------------------------------------
Report for cell secured_design_516
   Instance path: soc_golden_gsrd/secured_instance_516
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	        103         0.3
                                LUTRAM	        216         1.6
                                PFUREG	         95         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_517	          1         0.6
---------------------------------------------------
Report for cell secured_design_517
   Instance path: soc_golden_gsrd/secured_instance_517
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	        103         0.3
                                LUTRAM	        216         1.6
                                PFUREG	         95         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_518	          1         0.0
---------------------------------------------------
Report for cell secured_design_518
   Instance path: soc_golden_gsrd/secured_instance_518
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_519
   Instance path: soc_golden_gsrd/secured_instance_519
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_520
   Instance path: soc_golden_gsrd/secured_instance_520
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         0.1
                               LUTGATE	         43         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_521	          1         0.1
                    secured_design_526	          1         0.0
---------------------------------------------------
Report for cell secured_design_521
   Instance path: soc_golden_gsrd/secured_instance_521
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         48         0.1
                               LUTGATE	         36         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_522	          1         0.1
---------------------------------------------------
Report for cell secured_design_522
   Instance path: soc_golden_gsrd/secured_instance_522
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         48         0.1
                               LUTGATE	         36         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_523	          1         0.1
---------------------------------------------------
Report for cell secured_design_523
   Instance path: soc_golden_gsrd/secured_instance_523
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         48         0.1
                               LUTGATE	         36         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_524	          1         0.1
---------------------------------------------------
Report for cell secured_design_524
   Instance path: soc_golden_gsrd/secured_instance_524
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         48         0.1
                               LUTGATE	         36         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_525	          1         0.0
---------------------------------------------------
Report for cell secured_design_525
   Instance path: soc_golden_gsrd/secured_instance_525
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_526
   Instance path: soc_golden_gsrd/secured_instance_526
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_527
   Instance path: soc_golden_gsrd/secured_instance_527
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        114         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_528	          1         0.2
                    secured_design_533	          1         0.0
---------------------------------------------------
Report for cell secured_design_528
   Instance path: soc_golden_gsrd/secured_instance_528
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_529	          1         0.2
---------------------------------------------------
Report for cell secured_design_529
   Instance path: soc_golden_gsrd/secured_instance_529
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_530	          1         0.2
---------------------------------------------------
Report for cell secured_design_530
   Instance path: soc_golden_gsrd/secured_instance_530
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_531	          1         0.2
---------------------------------------------------
Report for cell secured_design_531
   Instance path: soc_golden_gsrd/secured_instance_531
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        113         0.2
                               LUTGATE	         35         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_532	          1         0.0
---------------------------------------------------
Report for cell secured_design_532
   Instance path: soc_golden_gsrd/secured_instance_532
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_533
   Instance path: soc_golden_gsrd/secured_instance_533
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_534
   Instance path: soc_golden_gsrd/secured_instance_534
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        384         0.7
                               LUTGATE	        156         0.5
                                LUTRAM	        228         1.7
                                PFUREG	        102         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_535	          1         0.7
                    secured_design_540	          1         0.0
---------------------------------------------------
Report for cell secured_design_535
   Instance path: soc_golden_gsrd/secured_instance_535
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        367         0.7
                               LUTGATE	        139         0.4
                                LUTRAM	        228         1.7
                                PFUREG	        100         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_536	          1         0.7
---------------------------------------------------
Report for cell secured_design_536
   Instance path: soc_golden_gsrd/secured_instance_536
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        367         0.7
                               LUTGATE	        139         0.4
                                LUTRAM	        228         1.7
                                PFUREG	        100         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_537	          1         0.7
---------------------------------------------------
Report for cell secured_design_537
   Instance path: soc_golden_gsrd/secured_instance_537
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        367         0.7
                               LUTGATE	        139         0.4
                                LUTRAM	        228         1.7
                                PFUREG	        100         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_538	          1         0.7
---------------------------------------------------
Report for cell secured_design_538
   Instance path: soc_golden_gsrd/secured_instance_538
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        367         0.7
                               LUTGATE	        139         0.4
                                LUTRAM	        228         1.7
                                PFUREG	        100         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_539	          1         0.0
---------------------------------------------------
Report for cell secured_design_539
   Instance path: soc_golden_gsrd/secured_instance_539
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_540
   Instance path: soc_golden_gsrd/secured_instance_540
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         17         0.0
                               LUTGATE	         17         0.1
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_541
   Instance path: soc_golden_gsrd/secured_instance_541
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_542	          1         0.0
---------------------------------------------------
Report for cell secured_design_542
   Instance path: soc_golden_gsrd/secured_instance_542
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_543
   Instance path: soc_golden_gsrd/secured_instance_543
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_544	          1         0.0
---------------------------------------------------
Report for cell secured_design_544
   Instance path: soc_golden_gsrd/secured_instance_544
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_545
   Instance path: soc_golden_gsrd/secured_instance_545
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        999         1.9
                               LUTGATE	        347         1.0
                                LUTRAM	        636         4.8
                                LUTCCU	         16         0.3
                                PFUREG	        546         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_546	          1         1.8
                    secured_design_577	          1         0.0
                    secured_design_579	          1         0.0
---------------------------------------------------
Report for cell secured_design_546
   Instance path: soc_golden_gsrd/secured_instance_546
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        933         1.8
                               LUTGATE	        281         0.8
                                LUTRAM	        636         4.8
                                LUTCCU	         16         0.3
                                PFUREG	        456         1.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_547	          1         0.2
                    secured_design_553	          1         0.6
                    secured_design_559	          1         0.1
                    secured_design_565	          1         0.2
                    secured_design_571	          1         0.6
---------------------------------------------------
Report for cell secured_design_547
   Instance path: soc_golden_gsrd/secured_instance_547
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        116         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         90         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_548	          1         0.2
                    secured_design_552	          1         0.0
---------------------------------------------------
Report for cell secured_design_548
   Instance path: soc_golden_gsrd/secured_instance_548
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        114         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_549	          1         0.2
---------------------------------------------------
Report for cell secured_design_549
   Instance path: soc_golden_gsrd/secured_instance_549
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        114         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_550	          1         0.2
---------------------------------------------------
Report for cell secured_design_550
   Instance path: soc_golden_gsrd/secured_instance_550
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        114         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_551	          1         0.2
---------------------------------------------------
Report for cell secured_design_551
   Instance path: soc_golden_gsrd/secured_instance_551
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        114         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
---------------------------------------------------
Report for cell secured_design_552
   Instance path: soc_golden_gsrd/secured_instance_552
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_553
   Instance path: soc_golden_gsrd/secured_instance_553
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_554	          1         0.6
                    secured_design_558	          1         0.0
---------------------------------------------------
Report for cell secured_design_554
   Instance path: soc_golden_gsrd/secured_instance_554
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_555	          1         0.6
---------------------------------------------------
Report for cell secured_design_555
   Instance path: soc_golden_gsrd/secured_instance_555
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_556	          1         0.6
---------------------------------------------------
Report for cell secured_design_556
   Instance path: soc_golden_gsrd/secured_instance_556
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_557	          1         0.6
---------------------------------------------------
Report for cell secured_design_557
   Instance path: soc_golden_gsrd/secured_instance_557
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
---------------------------------------------------
Report for cell secured_design_558
   Instance path: soc_golden_gsrd/secured_instance_558
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_559
   Instance path: soc_golden_gsrd/secured_instance_559
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         44         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         51         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_560	          1         0.1
                    secured_design_564	          1         0.0
---------------------------------------------------
Report for cell secured_design_560
   Instance path: soc_golden_gsrd/secured_instance_560
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         49         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_561	          1         0.1
---------------------------------------------------
Report for cell secured_design_561
   Instance path: soc_golden_gsrd/secured_instance_561
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         49         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_562	          1         0.1
---------------------------------------------------
Report for cell secured_design_562
   Instance path: soc_golden_gsrd/secured_instance_562
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         49         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_563	          1         0.1
---------------------------------------------------
Report for cell secured_design_563
   Instance path: soc_golden_gsrd/secured_instance_563
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         49         0.1
---------------------------------------------------
Report for cell secured_design_564
   Instance path: soc_golden_gsrd/secured_instance_564
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_565
   Instance path: soc_golden_gsrd/secured_instance_565
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         43         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         90         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_566	          1         0.2
                    secured_design_570	          1         0.0
---------------------------------------------------
Report for cell secured_design_566
   Instance path: soc_golden_gsrd/secured_instance_566
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_567	          1         0.2
---------------------------------------------------
Report for cell secured_design_567
   Instance path: soc_golden_gsrd/secured_instance_567
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_568	          1         0.2
---------------------------------------------------
Report for cell secured_design_568
   Instance path: soc_golden_gsrd/secured_instance_568
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_569	          1         0.2
---------------------------------------------------
Report for cell secured_design_569
   Instance path: soc_golden_gsrd/secured_instance_569
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         88         0.3
---------------------------------------------------
Report for cell secured_design_570
   Instance path: soc_golden_gsrd/secured_instance_570
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_571
   Instance path: soc_golden_gsrd/secured_instance_571
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        335         0.6
                               LUTGATE	         87         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        114         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_572	          1         0.6
                    secured_design_576	          1         0.0
---------------------------------------------------
Report for cell secured_design_572
   Instance path: soc_golden_gsrd/secured_instance_572
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        333         0.6
                               LUTGATE	         85         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_573	          1         0.6
---------------------------------------------------
Report for cell secured_design_573
   Instance path: soc_golden_gsrd/secured_instance_573
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        333         0.6
                               LUTGATE	         85         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_574	          1         0.6
---------------------------------------------------
Report for cell secured_design_574
   Instance path: soc_golden_gsrd/secured_instance_574
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        333         0.6
                               LUTGATE	         85         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_575	          1         0.6
---------------------------------------------------
Report for cell secured_design_575
   Instance path: soc_golden_gsrd/secured_instance_575
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        333         0.6
                               LUTGATE	         85         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        112         0.3
---------------------------------------------------
Report for cell secured_design_576
   Instance path: soc_golden_gsrd/secured_instance_576
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_577
   Instance path: soc_golden_gsrd/secured_instance_577
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_578	          1         0.0
---------------------------------------------------
Report for cell secured_design_578
   Instance path: soc_golden_gsrd/secured_instance_578
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_579
   Instance path: soc_golden_gsrd/secured_instance_579
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_580	          1         0.0
---------------------------------------------------
Report for cell secured_design_580
   Instance path: soc_golden_gsrd/secured_instance_580
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell axi4_interconnect1_2s_2s_32s_32s_16s_4128_4128_257_137_layer0
   Instance path: soc_golden_gsrd/axi4_interconnect1_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       4018         7.8
                               LUTGATE	       2164         6.4
                                LUTRAM	       1764        13.3
                                LUTCCU	         90         1.9
                                PFUREG	       2954         8.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_581	          1         7.8
---------------------------------------------------
Report for cell secured_design_581
   Instance path: soc_golden_gsrd/axi4_interconnect1_inst/lscc_axi_interconnect_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       4018         7.8
                               LUTGATE	       2164         6.4
                                LUTRAM	       1764        13.3
                                LUTCCU	         90         1.9
                                PFUREG	       2954         8.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_582	          1         7.8
---------------------------------------------------
Report for cell secured_design_582
   Instance path: soc_golden_gsrd/secured_instance_582
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       4018         7.8
                               LUTGATE	       2164         6.4
                                LUTRAM	       1764        13.3
                                LUTCCU	         90         1.9
                                PFUREG	       2954         8.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_583	          1         1.2
                    secured_design_623	          1         1.1
                    secured_design_663	          1         1.6
                    secured_design_705	          1         0.1
                    secured_design_706	          1         1.9
                    secured_design_742	          1         1.9
---------------------------------------------------
Report for cell secured_design_583
   Instance path: soc_golden_gsrd/secured_instance_583
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        645         1.2
                               LUTGATE	        353         1.0
                                LUTRAM	        288         2.2
                                LUTCCU	          4         0.1
                                PFUREG	        611         1.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_584	          1         0.0
                    secured_design_585	          1         0.0
                    secured_design_586	          1         1.0
                    secured_design_617	          1         0.1
---------------------------------------------------
Report for cell secured_design_584
   Instance path: soc_golden_gsrd/secured_instance_584
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         20         0.0
                               LUTGATE	         20         0.1
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_585
   Instance path: soc_golden_gsrd/secured_instance_585
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         12         0.0
                               LUTGATE	         12         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_586
   Instance path: soc_golden_gsrd/secured_instance_586
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        511         1.0
                               LUTGATE	        229         0.7
                                LUTRAM	        282         2.1
                                PFUREG	        414         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_587	          1         0.2
                    secured_design_593	          1         0.3
                    secured_design_599	          1         0.1
                    secured_design_605	          1         0.2
                    secured_design_611	          1         0.2
---------------------------------------------------
Report for cell secured_design_587
   Instance path: soc_golden_gsrd/secured_instance_587
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        116         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         93         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_588	          1         0.2
                    secured_design_592	          1         0.0
---------------------------------------------------
Report for cell secured_design_588
   Instance path: soc_golden_gsrd/secured_instance_588
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         31         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_589	          1         0.2
---------------------------------------------------
Report for cell secured_design_589
   Instance path: soc_golden_gsrd/secured_instance_589
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         31         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_590	          1         0.2
---------------------------------------------------
Report for cell secured_design_590
   Instance path: soc_golden_gsrd/secured_instance_590
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         31         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_591	          1         0.2
---------------------------------------------------
Report for cell secured_design_591
   Instance path: soc_golden_gsrd/secured_instance_591
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         31         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
---------------------------------------------------
Report for cell secured_design_592
   Instance path: soc_golden_gsrd/secured_instance_592
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_593
   Instance path: soc_golden_gsrd/secured_instance_593
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        135         0.3
                               LUTGATE	         75         0.2
                                LUTRAM	         60         0.5
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_594	          1         0.2
                    secured_design_598	          1         0.0
---------------------------------------------------
Report for cell secured_design_594
   Instance path: soc_golden_gsrd/secured_instance_594
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        129         0.2
                               LUTGATE	         69         0.2
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_595	          1         0.2
---------------------------------------------------
Report for cell secured_design_595
   Instance path: soc_golden_gsrd/secured_instance_595
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        129         0.2
                               LUTGATE	         69         0.2
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_596	          1         0.2
---------------------------------------------------
Report for cell secured_design_596
   Instance path: soc_golden_gsrd/secured_instance_596
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        129         0.2
                               LUTGATE	         69         0.2
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_597	          1         0.2
---------------------------------------------------
Report for cell secured_design_597
   Instance path: soc_golden_gsrd/secured_instance_597
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        129         0.2
                               LUTGATE	         69         0.2
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_598
   Instance path: soc_golden_gsrd/secured_instance_598
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_599
   Instance path: soc_golden_gsrd/secured_instance_599
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_600	          1         0.1
                    secured_design_604	          1         0.0
---------------------------------------------------
Report for cell secured_design_600
   Instance path: soc_golden_gsrd/secured_instance_600
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_601	          1         0.1
---------------------------------------------------
Report for cell secured_design_601
   Instance path: soc_golden_gsrd/secured_instance_601
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_602	          1         0.1
---------------------------------------------------
Report for cell secured_design_602
   Instance path: soc_golden_gsrd/secured_instance_602
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_603	          1         0.1
---------------------------------------------------
Report for cell secured_design_603
   Instance path: soc_golden_gsrd/secured_instance_603
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
---------------------------------------------------
Report for cell secured_design_604
   Instance path: soc_golden_gsrd/secured_instance_604
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_605
   Instance path: soc_golden_gsrd/secured_instance_605
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         93         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_606	          1         0.2
                    secured_design_610	          1         0.0
---------------------------------------------------
Report for cell secured_design_606
   Instance path: soc_golden_gsrd/secured_instance_606
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        117         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_607	          1         0.2
---------------------------------------------------
Report for cell secured_design_607
   Instance path: soc_golden_gsrd/secured_instance_607
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        117         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_608	          1         0.2
---------------------------------------------------
Report for cell secured_design_608
   Instance path: soc_golden_gsrd/secured_instance_608
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        117         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_609	          1         0.2
---------------------------------------------------
Report for cell secured_design_609
   Instance path: soc_golden_gsrd/secured_instance_609
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        117         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         78         0.6
                                PFUREG	         91         0.3
---------------------------------------------------
Report for cell secured_design_610
   Instance path: soc_golden_gsrd/secured_instance_610
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_611
   Instance path: soc_golden_gsrd/secured_instance_611
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        103         0.2
                               LUTGATE	         43         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_612	          1         0.2
                    secured_design_616	          1         0.0
---------------------------------------------------
Report for cell secured_design_612
   Instance path: soc_golden_gsrd/secured_instance_612
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_613	          1         0.2
---------------------------------------------------
Report for cell secured_design_613
   Instance path: soc_golden_gsrd/secured_instance_613
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_614	          1         0.2
---------------------------------------------------
Report for cell secured_design_614
   Instance path: soc_golden_gsrd/secured_instance_614
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_615	          1         0.2
---------------------------------------------------
Report for cell secured_design_615
   Instance path: soc_golden_gsrd/secured_instance_615
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        101         0.2
                               LUTGATE	         41         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_616
   Instance path: soc_golden_gsrd/secured_instance_616
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_617
   Instance path: soc_golden_gsrd/secured_instance_617
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         60         0.1
                               LUTGATE	         54         0.2
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_618	          1         0.1
                    secured_design_622	          1         0.0
---------------------------------------------------
Report for cell secured_design_618
   Instance path: soc_golden_gsrd/secured_instance_618
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         0.1
                               LUTGATE	         49         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_619	          1         0.1
---------------------------------------------------
Report for cell secured_design_619
   Instance path: soc_golden_gsrd/secured_instance_619
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         0.1
                               LUTGATE	         49         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_620	          1         0.1
---------------------------------------------------
Report for cell secured_design_620
   Instance path: soc_golden_gsrd/secured_instance_620
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         0.1
                               LUTGATE	         49         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_621	          1         0.1
---------------------------------------------------
Report for cell secured_design_621
   Instance path: soc_golden_gsrd/secured_instance_621
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         55         0.1
                               LUTGATE	         49         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_622
   Instance path: soc_golden_gsrd/secured_instance_622
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_623
   Instance path: soc_golden_gsrd/secured_instance_623
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        566         1.1
                               LUTGATE	        338         1.0
                                LUTRAM	        228         1.7
                                PFUREG	        539         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_624	          1         0.0
                    secured_design_625	          1         0.0
                    secured_design_626	          1         0.8
                    secured_design_657	          1         0.1
---------------------------------------------------
Report for cell secured_design_624
   Instance path: soc_golden_gsrd/secured_instance_624
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         12         0.0
                               LUTGATE	         12         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_625
   Instance path: soc_golden_gsrd/secured_instance_625
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         12         0.0
                               LUTGATE	         12         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_626
   Instance path: soc_golden_gsrd/secured_instance_626
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        434         0.8
                               LUTGATE	        212         0.6
                                LUTRAM	        222         1.7
                                PFUREG	        376         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_627	          1         0.2
                    secured_design_633	          1         0.2
                    secured_design_639	          1         0.1
                    secured_design_645	          1         0.2
                    secured_design_651	          1         0.2
---------------------------------------------------
Report for cell secured_design_627
   Instance path: soc_golden_gsrd/secured_instance_627
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         99         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         82         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_628	          1         0.2
                    secured_design_632	          1         0.0
---------------------------------------------------
Report for cell secured_design_628
   Instance path: soc_golden_gsrd/secured_instance_628
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_629	          1         0.2
---------------------------------------------------
Report for cell secured_design_629
   Instance path: soc_golden_gsrd/secured_instance_629
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_630	          1         0.2
---------------------------------------------------
Report for cell secured_design_630
   Instance path: soc_golden_gsrd/secured_instance_630
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         80         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_631	          1         0.2
---------------------------------------------------
Report for cell secured_design_631
   Instance path: soc_golden_gsrd/secured_instance_631
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         80         0.2
---------------------------------------------------
Report for cell secured_design_632
   Instance path: soc_golden_gsrd/secured_instance_632
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_633
   Instance path: soc_golden_gsrd/secured_instance_633
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         94         0.2
                               LUTGATE	         58         0.2
                                LUTRAM	         36         0.3
                                PFUREG	         77         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_634	          1         0.2
                    secured_design_638	          1         0.0
---------------------------------------------------
Report for cell secured_design_634
   Instance path: soc_golden_gsrd/secured_instance_634
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         46         0.1
                                LUTRAM	         36         0.3
                                PFUREG	         75         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_635	          1         0.2
---------------------------------------------------
Report for cell secured_design_635
   Instance path: soc_golden_gsrd/secured_instance_635
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         46         0.1
                                LUTRAM	         36         0.3
                                PFUREG	         75         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_636	          1         0.2
---------------------------------------------------
Report for cell secured_design_636
   Instance path: soc_golden_gsrd/secured_instance_636
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         46         0.1
                                LUTRAM	         36         0.3
                                PFUREG	         75         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_637	          1         0.2
---------------------------------------------------
Report for cell secured_design_637
   Instance path: soc_golden_gsrd/secured_instance_637
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         82         0.2
                               LUTGATE	         46         0.1
                                LUTRAM	         36         0.3
                                PFUREG	         75         0.2
---------------------------------------------------
Report for cell secured_design_638
   Instance path: soc_golden_gsrd/secured_instance_638
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         12         0.0
                               LUTGATE	         12         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_639
   Instance path: soc_golden_gsrd/secured_instance_639
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         44         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         46         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_640	          1         0.1
                    secured_design_644	          1         0.0
---------------------------------------------------
Report for cell secured_design_640
   Instance path: soc_golden_gsrd/secured_instance_640
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_641	          1         0.1
---------------------------------------------------
Report for cell secured_design_641
   Instance path: soc_golden_gsrd/secured_instance_641
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_642	          1         0.1
---------------------------------------------------
Report for cell secured_design_642
   Instance path: soc_golden_gsrd/secured_instance_642
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_643	          1         0.1
---------------------------------------------------
Report for cell secured_design_643
   Instance path: soc_golden_gsrd/secured_instance_643
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         44         0.1
---------------------------------------------------
Report for cell secured_design_644
   Instance path: soc_golden_gsrd/secured_instance_644
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_645
   Instance path: soc_golden_gsrd/secured_instance_645
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        103         0.2
                               LUTGATE	         43         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         84         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_646	          1         0.2
                    secured_design_650	          1         0.0
---------------------------------------------------
Report for cell secured_design_646
   Instance path: soc_golden_gsrd/secured_instance_646
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        100         0.2
                               LUTGATE	         40         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         82         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_647	          1         0.2
---------------------------------------------------
Report for cell secured_design_647
   Instance path: soc_golden_gsrd/secured_instance_647
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        100         0.2
                               LUTGATE	         40         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         82         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_648	          1         0.2
---------------------------------------------------
Report for cell secured_design_648
   Instance path: soc_golden_gsrd/secured_instance_648
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        100         0.2
                               LUTGATE	         40         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         82         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_649	          1         0.2
---------------------------------------------------
Report for cell secured_design_649
   Instance path: soc_golden_gsrd/secured_instance_649
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        100         0.2
                               LUTGATE	         40         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         82         0.2
---------------------------------------------------
Report for cell secured_design_650
   Instance path: soc_golden_gsrd/secured_instance_650
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_651
   Instance path: soc_golden_gsrd/secured_instance_651
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         94         0.2
                               LUTGATE	         40         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         87         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_652	          1         0.2
                    secured_design_656	          1         0.0
---------------------------------------------------
Report for cell secured_design_652
   Instance path: soc_golden_gsrd/secured_instance_652
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_653	          1         0.2
---------------------------------------------------
Report for cell secured_design_653
   Instance path: soc_golden_gsrd/secured_instance_653
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_654	          1         0.2
---------------------------------------------------
Report for cell secured_design_654
   Instance path: soc_golden_gsrd/secured_instance_654
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_655	          1         0.2
---------------------------------------------------
Report for cell secured_design_655
   Instance path: soc_golden_gsrd/secured_instance_655
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         54         0.4
                                PFUREG	         85         0.3
---------------------------------------------------
Report for cell secured_design_656
   Instance path: soc_golden_gsrd/secured_instance_656
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_657
   Instance path: soc_golden_gsrd/secured_instance_657
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         52         0.1
                               LUTGATE	         46         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_658	          1         0.1
                    secured_design_662	          1         0.0
---------------------------------------------------
Report for cell secured_design_658
   Instance path: soc_golden_gsrd/secured_instance_658
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         43         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_659	          1         0.1
---------------------------------------------------
Report for cell secured_design_659
   Instance path: soc_golden_gsrd/secured_instance_659
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         43         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_660	          1         0.1
---------------------------------------------------
Report for cell secured_design_660
   Instance path: soc_golden_gsrd/secured_instance_660
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         43         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_661	          1         0.1
---------------------------------------------------
Report for cell secured_design_661
   Instance path: soc_golden_gsrd/secured_instance_661
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         43         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_662
   Instance path: soc_golden_gsrd/secured_instance_662
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_663
   Instance path: soc_golden_gsrd/secured_instance_663
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        821         1.6
                               LUTGATE	        765         2.3
                                LUTRAM	         12         0.1
                                LUTCCU	         44         0.9
                                PFUREG	        703         2.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_664	          1         0.0
                    secured_design_665	          1         0.0
                    secured_design_666	          1         0.0
                    secured_design_667	          1         0.0
                    secured_design_668	          1         0.1
                    secured_design_670	          1         0.1
                    secured_design_672	          1         0.0
                    secured_design_673	          1         0.0
                    secured_design_674	          1         0.2
                    secured_design_676	          1         0.2
                    secured_design_678	          1         0.0
                    secured_design_679	          1         0.0
                    secured_design_680	          1         0.0
                    secured_design_681	          1         0.1
                    secured_design_683	          1         0.1
                    secured_design_685	          1         0.1
                    secured_design_687	          1         0.0
                    secured_design_690	          1         0.1
                    secured_design_693	          1         0.1
                    secured_design_696	          1         0.0
                    secured_design_697	          1         0.0
                    secured_design_698	          1         0.0
                    secured_design_699	          1         0.1
                    secured_design_701	          1         0.1
                    secured_design_703	          1         0.1
---------------------------------------------------
Report for cell secured_design_664
   Instance path: soc_golden_gsrd/secured_instance_664
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
---------------------------------------------------
Report for cell secured_design_665
   Instance path: soc_golden_gsrd/secured_instance_665
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
---------------------------------------------------
Report for cell secured_design_666
   Instance path: soc_golden_gsrd/secured_instance_666
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
---------------------------------------------------
Report for cell secured_design_667
   Instance path: soc_golden_gsrd/secured_instance_667
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
---------------------------------------------------
Report for cell secured_design_668
   Instance path: soc_golden_gsrd/secured_instance_668
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         34         0.1
                               LUTGATE	         26         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         14         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_669	          1         0.0
---------------------------------------------------
Report for cell secured_design_669
   Instance path: soc_golden_gsrd/secured_instance_669
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         18         0.0
                               LUTGATE	         10         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_670
   Instance path: soc_golden_gsrd/secured_instance_670
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         35         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_671	          1         0.0
---------------------------------------------------
Report for cell secured_design_671
   Instance path: soc_golden_gsrd/secured_instance_671
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_672
   Instance path: soc_golden_gsrd/secured_instance_672
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.0
---------------------------------------------------
Report for cell secured_design_673
   Instance path: soc_golden_gsrd/secured_instance_673
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
---------------------------------------------------
Report for cell secured_design_674
   Instance path: soc_golden_gsrd/secured_instance_674
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         80         0.2
                               LUTGATE	         72         0.2
                                LUTCCU	          8         0.2
                                PFUREG	         51         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_675	          1         0.0
---------------------------------------------------
Report for cell secured_design_675
   Instance path: soc_golden_gsrd/secured_instance_675
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         20         0.0
                               LUTGATE	         12         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_676
   Instance path: soc_golden_gsrd/secured_instance_676
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         81         0.2
                               LUTGATE	         73         0.2
                                LUTCCU	          8         0.2
                                PFUREG	         49         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_677	          1         0.0
---------------------------------------------------
Report for cell secured_design_677
   Instance path: soc_golden_gsrd/secured_instance_677
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.0
                               LUTGATE	         11         0.0
                                LUTCCU	          8         0.2
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_678
   Instance path: soc_golden_gsrd/secured_instance_678
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          6         0.0
---------------------------------------------------
Report for cell secured_design_679
   Instance path: soc_golden_gsrd/secured_instance_679
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          7         0.0
---------------------------------------------------
Report for cell secured_design_680
   Instance path: soc_golden_gsrd/secured_instance_680
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_681
   Instance path: soc_golden_gsrd/secured_instance_681
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         68         0.1
                               LUTGATE	         68         0.2
                                PFUREG	         59         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_682	          1         0.0
---------------------------------------------------
Report for cell secured_design_682
   Instance path: soc_golden_gsrd/secured_instance_682
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_683
   Instance path: soc_golden_gsrd/secured_instance_683
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         69         0.1
                               LUTGATE	         69         0.2
                                PFUREG	         59         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_684	          1         0.0
---------------------------------------------------
Report for cell secured_design_684
   Instance path: soc_golden_gsrd/secured_instance_684
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_685
   Instance path: soc_golden_gsrd/secured_instance_685
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         27         0.1
                               LUTGATE	         27         0.1
                                PFUREG	         14         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_686	          1         0.0
---------------------------------------------------
Report for cell secured_design_686
   Instance path: soc_golden_gsrd/secured_instance_686
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_687
   Instance path: soc_golden_gsrd/secured_instance_687
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         13         0.0
                               LUTGATE	         13         0.0
                                PFUREG	         10         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_688	          1         0.0
---------------------------------------------------
Report for cell secured_design_688
   Instance path: soc_golden_gsrd/secured_instance_688
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          6         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_689	          1         0.0
---------------------------------------------------
Report for cell secured_design_689
   Instance path: soc_golden_gsrd/secured_instance_689
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_690
   Instance path: soc_golden_gsrd/secured_instance_690
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         76         0.1
                               LUTGATE	         64         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         55         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_691	          1         0.0
---------------------------------------------------
Report for cell secured_design_691
   Instance path: soc_golden_gsrd/secured_instance_691
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         24         0.0
                               LUTGATE	         12         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_692	          1         0.0
---------------------------------------------------
Report for cell secured_design_692
   Instance path: soc_golden_gsrd/secured_instance_692
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_693
   Instance path: soc_golden_gsrd/secured_instance_693
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         76         0.1
                               LUTGATE	         64         0.2
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         55         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_694	          1         0.0
---------------------------------------------------
Report for cell secured_design_694
   Instance path: soc_golden_gsrd/secured_instance_694
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         23         0.0
                               LUTGATE	         11         0.0
                                LUTRAM	          6         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_695	          1         0.0
---------------------------------------------------
Report for cell secured_design_695
   Instance path: soc_golden_gsrd/secured_instance_695
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                                LUTRAM	          6         0.0
---------------------------------------------------
Report for cell secured_design_696
   Instance path: soc_golden_gsrd/secured_instance_696
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.0
                               LUTGATE	         16         0.0
                                PFUREG	         78         0.2
---------------------------------------------------
Report for cell secured_design_697
   Instance path: soc_golden_gsrd/secured_instance_697
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         17         0.0
                               LUTGATE	         17         0.1
                                PFUREG	         77         0.2
---------------------------------------------------
Report for cell secured_design_698
   Instance path: soc_golden_gsrd/secured_instance_698
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_699
   Instance path: soc_golden_gsrd/secured_instance_699
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         29         0.1
                               LUTGATE	         29         0.1
                                PFUREG	         22         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_700	          1         0.0
---------------------------------------------------
Report for cell secured_design_700
   Instance path: soc_golden_gsrd/secured_instance_700
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_701
   Instance path: soc_golden_gsrd/secured_instance_701
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         69         0.1
                               LUTGATE	         69         0.2
                                PFUREG	         59         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_702	          1         0.0
---------------------------------------------------
Report for cell secured_design_702
   Instance path: soc_golden_gsrd/secured_instance_702
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.0
                               LUTGATE	          9         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_703
   Instance path: soc_golden_gsrd/secured_instance_703
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         66         0.1
                               LUTGATE	         66         0.2
                                PFUREG	         59         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_704	          1         0.0
---------------------------------------------------
Report for cell secured_design_704
   Instance path: soc_golden_gsrd/secured_instance_704
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.0
                               LUTGATE	          8         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_705
   Instance path: soc_golden_gsrd/secured_instance_705
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         34         0.1
                               LUTGATE	         24         0.1
                                LUTCCU	         10         0.2
                                PFUREG	         23         0.1
---------------------------------------------------
Report for cell secured_design_706
   Instance path: soc_golden_gsrd/secured_instance_706
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        981         1.9
                               LUTGATE	        341         1.0
                                LUTRAM	        624         4.7
                                LUTCCU	         16         0.3
                                PFUREG	        538         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_707	          1         1.9
                    secured_design_738	          1         0.0
                    secured_design_740	          1         0.0
---------------------------------------------------
Report for cell secured_design_707
   Instance path: soc_golden_gsrd/secured_instance_707
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        962         1.9
                               LUTGATE	        322         1.0
                                LUTRAM	        624         4.7
                                LUTCCU	         16         0.3
                                PFUREG	        450         1.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_708	          1         0.2
                    secured_design_714	          1         0.6
                    secured_design_720	          1         0.1
                    secured_design_726	          1         0.3
                    secured_design_732	          1         0.6
---------------------------------------------------
Report for cell secured_design_708
   Instance path: soc_golden_gsrd/secured_instance_708
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        111         0.2
                               LUTGATE	         39         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_709	          1         0.2
                    secured_design_713	          1         0.0
---------------------------------------------------
Report for cell secured_design_709
   Instance path: soc_golden_gsrd/secured_instance_709
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_710	          1         0.2
---------------------------------------------------
Report for cell secured_design_710
   Instance path: soc_golden_gsrd/secured_instance_710
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_711	          1         0.2
---------------------------------------------------
Report for cell secured_design_711
   Instance path: soc_golden_gsrd/secured_instance_711
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_712	          1         0.2
---------------------------------------------------
Report for cell secured_design_712
   Instance path: soc_golden_gsrd/secured_instance_712
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        109         0.2
                               LUTGATE	         37         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
---------------------------------------------------
Report for cell secured_design_713
   Instance path: soc_golden_gsrd/secured_instance_713
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_714
   Instance path: soc_golden_gsrd/secured_instance_714
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        319         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_715	          1         0.6
                    secured_design_719	          1         0.0
---------------------------------------------------
Report for cell secured_design_715
   Instance path: soc_golden_gsrd/secured_instance_715
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_716	          1         0.6
---------------------------------------------------
Report for cell secured_design_716
   Instance path: soc_golden_gsrd/secured_instance_716
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_717	          1         0.6
---------------------------------------------------
Report for cell secured_design_717
   Instance path: soc_golden_gsrd/secured_instance_717
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_718	          1         0.6
---------------------------------------------------
Report for cell secured_design_718
   Instance path: soc_golden_gsrd/secured_instance_718
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
---------------------------------------------------
Report for cell secured_design_719
   Instance path: soc_golden_gsrd/secured_instance_719
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_720
   Instance path: soc_golden_gsrd/secured_instance_720
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         44         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         50         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_721	          1         0.1
                    secured_design_725	          1         0.0
---------------------------------------------------
Report for cell secured_design_721
   Instance path: soc_golden_gsrd/secured_instance_721
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_722	          1         0.1
---------------------------------------------------
Report for cell secured_design_722
   Instance path: soc_golden_gsrd/secured_instance_722
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_723	          1         0.1
---------------------------------------------------
Report for cell secured_design_723
   Instance path: soc_golden_gsrd/secured_instance_723
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_724	          1         0.1
---------------------------------------------------
Report for cell secured_design_724
   Instance path: soc_golden_gsrd/secured_instance_724
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         42         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         48         0.1
---------------------------------------------------
Report for cell secured_design_725
   Instance path: soc_golden_gsrd/secured_instance_725
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_726
   Instance path: soc_golden_gsrd/secured_instance_726
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        154         0.3
                               LUTGATE	         82         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         88         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_727	          1         0.3
                    secured_design_731	          1         0.0
---------------------------------------------------
Report for cell secured_design_727
   Instance path: soc_golden_gsrd/secured_instance_727
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        152         0.3
                               LUTGATE	         80         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_728	          1         0.3
---------------------------------------------------
Report for cell secured_design_728
   Instance path: soc_golden_gsrd/secured_instance_728
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        152         0.3
                               LUTGATE	         80         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_729	          1         0.3
---------------------------------------------------
Report for cell secured_design_729
   Instance path: soc_golden_gsrd/secured_instance_729
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        152         0.3
                               LUTGATE	         80         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_730	          1         0.3
---------------------------------------------------
Report for cell secured_design_730
   Instance path: soc_golden_gsrd/secured_instance_730
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        152         0.3
                               LUTGATE	         80         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         86         0.3
---------------------------------------------------
Report for cell secured_design_731
   Instance path: soc_golden_gsrd/secured_instance_731
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_732
   Instance path: soc_golden_gsrd/secured_instance_732
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        333         0.6
                               LUTGATE	         85         0.3
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        113         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_733	          1         0.6
                    secured_design_737	          1         0.0
---------------------------------------------------
Report for cell secured_design_733
   Instance path: soc_golden_gsrd/secured_instance_733
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        331         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_734	          1         0.6
---------------------------------------------------
Report for cell secured_design_734
   Instance path: soc_golden_gsrd/secured_instance_734
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        331         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_735	          1         0.6
---------------------------------------------------
Report for cell secured_design_735
   Instance path: soc_golden_gsrd/secured_instance_735
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        331         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_736	          1         0.6
---------------------------------------------------
Report for cell secured_design_736
   Instance path: soc_golden_gsrd/secured_instance_736
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        331         0.6
                               LUTGATE	         83         0.2
                                LUTRAM	        240         1.8
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
---------------------------------------------------
Report for cell secured_design_737
   Instance path: soc_golden_gsrd/secured_instance_737
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_738
   Instance path: soc_golden_gsrd/secured_instance_738
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_739	          1         0.0
---------------------------------------------------
Report for cell secured_design_739
   Instance path: soc_golden_gsrd/secured_instance_739
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell secured_design_740
   Instance path: soc_golden_gsrd/secured_instance_740
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_741	          1         0.0
---------------------------------------------------
Report for cell secured_design_741
   Instance path: soc_golden_gsrd/secured_instance_741
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell secured_design_742
   Instance path: soc_golden_gsrd/secured_instance_742
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        971         1.9
                               LUTGATE	        343         1.0
                                LUTRAM	        612         4.6
                                LUTCCU	         16         0.3
                                PFUREG	        540         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_743	          1         1.8
                    secured_design_774	          1         0.0
                    secured_design_776	          1         0.0
---------------------------------------------------
Report for cell secured_design_743
   Instance path: soc_golden_gsrd/secured_instance_743
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        950         1.8
                               LUTGATE	        322         1.0
                                LUTRAM	        612         4.6
                                LUTCCU	         16         0.3
                                PFUREG	        454         1.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_744	          1         0.2
                    secured_design_750	          1         0.6
                    secured_design_756	          1         0.1
                    secured_design_762	          1         0.3
                    secured_design_768	          1         0.6
---------------------------------------------------
Report for cell secured_design_744
   Instance path: soc_golden_gsrd/secured_instance_744
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        112         0.2
                               LUTGATE	         40         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_745	          1         0.2
                    secured_design_749	          1         0.0
---------------------------------------------------
Report for cell secured_design_745
   Instance path: soc_golden_gsrd/secured_instance_745
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_746	          1         0.2
---------------------------------------------------
Report for cell secured_design_746
   Instance path: soc_golden_gsrd/secured_instance_746
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_747	          1         0.2
---------------------------------------------------
Report for cell secured_design_747
   Instance path: soc_golden_gsrd/secured_instance_747
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_748	          1         0.2
---------------------------------------------------
Report for cell secured_design_748
   Instance path: soc_golden_gsrd/secured_instance_748
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_749
   Instance path: soc_golden_gsrd/secured_instance_749
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_750
   Instance path: soc_golden_gsrd/secured_instance_750
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        317         0.6
                               LUTGATE	         81         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        111         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_751	          1         0.6
                    secured_design_755	          1         0.0
---------------------------------------------------
Report for cell secured_design_751
   Instance path: soc_golden_gsrd/secured_instance_751
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_752	          1         0.6
---------------------------------------------------
Report for cell secured_design_752
   Instance path: soc_golden_gsrd/secured_instance_752
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_753	          1         0.6
---------------------------------------------------
Report for cell secured_design_753
   Instance path: soc_golden_gsrd/secured_instance_753
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_754	          1         0.6
---------------------------------------------------
Report for cell secured_design_754
   Instance path: soc_golden_gsrd/secured_instance_754
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        315         0.6
                               LUTGATE	         79         0.2
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        109         0.3
---------------------------------------------------
Report for cell secured_design_755
   Instance path: soc_golden_gsrd/secured_instance_755
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_756
   Instance path: soc_golden_gsrd/secured_instance_756
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         45         0.1
                               LUTGATE	         33         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         49         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_757	          1         0.1
                    secured_design_761	          1         0.0
---------------------------------------------------
Report for cell secured_design_757
   Instance path: soc_golden_gsrd/secured_instance_757
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_758	          1         0.1
---------------------------------------------------
Report for cell secured_design_758
   Instance path: soc_golden_gsrd/secured_instance_758
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_759	          1         0.1
---------------------------------------------------
Report for cell secured_design_759
   Instance path: soc_golden_gsrd/secured_instance_759
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_760	          1         0.1
---------------------------------------------------
Report for cell secured_design_760
   Instance path: soc_golden_gsrd/secured_instance_760
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         43         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	         12         0.1
                                PFUREG	         47         0.1
---------------------------------------------------
Report for cell secured_design_761
   Instance path: soc_golden_gsrd/secured_instance_761
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_762
   Instance path: soc_golden_gsrd/secured_instance_762
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        150         0.3
                               LUTGATE	         78         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         91         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_763	          1         0.3
                    secured_design_767	          1         0.0
---------------------------------------------------
Report for cell secured_design_763
   Instance path: soc_golden_gsrd/secured_instance_763
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        148         0.3
                               LUTGATE	         76         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_764	          1         0.3
---------------------------------------------------
Report for cell secured_design_764
   Instance path: soc_golden_gsrd/secured_instance_764
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        148         0.3
                               LUTGATE	         76         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_765	          1         0.3
---------------------------------------------------
Report for cell secured_design_765
   Instance path: soc_golden_gsrd/secured_instance_765
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        148         0.3
                               LUTGATE	         76         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_766	          1         0.3
---------------------------------------------------
Report for cell secured_design_766
   Instance path: soc_golden_gsrd/secured_instance_766
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        148         0.3
                               LUTGATE	         76         0.2
                                LUTRAM	         72         0.5
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_767
   Instance path: soc_golden_gsrd/secured_instance_767
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_768
   Instance path: soc_golden_gsrd/secured_instance_768
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        325         0.6
                               LUTGATE	         89         0.3
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_769	          1         0.6
                    secured_design_773	          1         0.0
---------------------------------------------------
Report for cell secured_design_769
   Instance path: soc_golden_gsrd/secured_instance_769
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        322         0.6
                               LUTGATE	         86         0.3
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_770	          1         0.6
---------------------------------------------------
Report for cell secured_design_770
   Instance path: soc_golden_gsrd/secured_instance_770
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        322         0.6
                               LUTGATE	         86         0.3
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_771	          1         0.6
---------------------------------------------------
Report for cell secured_design_771
   Instance path: soc_golden_gsrd/secured_instance_771
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        322         0.6
                               LUTGATE	         86         0.3
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_772	          1         0.6
---------------------------------------------------
Report for cell secured_design_772
   Instance path: soc_golden_gsrd/secured_instance_772
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        322         0.6
                               LUTGATE	         86         0.3
                                LUTRAM	        228         1.7
                                LUTCCU	          8         0.2
                                PFUREG	        110         0.3
---------------------------------------------------
Report for cell secured_design_773
   Instance path: soc_golden_gsrd/secured_instance_773
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_774
   Instance path: soc_golden_gsrd/secured_instance_774
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_775	          1         0.0
---------------------------------------------------
Report for cell secured_design_775
   Instance path: soc_golden_gsrd/secured_instance_775
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell secured_design_776
   Instance path: soc_golden_gsrd/secured_instance_776
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_777	          1         0.0
---------------------------------------------------
Report for cell secured_design_777
   Instance path: soc_golden_gsrd/secured_instance_777
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell axi_register_slice0
   Instance path: soc_golden_gsrd/axi_register_slice0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        159         0.3
                               LUTGATE	        159         0.5
                                PFUREG	        293         0.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_778	          1         0.3
---------------------------------------------------
Report for cell secured_design_778
   Instance path: soc_golden_gsrd/axi_register_slice0_inst/axi_register_slice_top_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        158         0.3
                               LUTGATE	        158         0.5
                                PFUREG	        293         0.9
---------------------------------------------------
Report for cell gpio0
   Instance path: soc_golden_gsrd/gpio0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	        110         0.3
                                 IOBUF	          8         8.8
                                PFUREG	         97         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     gpio0_ipgen_lscc_gpio_Z144_layer0	          1         0.2
---------------------------------------------------
Report for cell gpio0_ipgen_lscc_gpio_Z144_layer0
   Instance path: soc_golden_gsrd/gpio0_inst/lscc_gpio_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	        110         0.3
                                 IOBUF	          8         8.8
                                PFUREG	         97         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s	          1         0.0
gpio0_ipgen_lscc_gpio_lmmi_Z145_layer0	          1         0.2
---------------------------------------------------
Report for cell gpio0_ipgen_lscc_gpio_lmmi_Z145_layer0
   Instance path: soc_golden_gsrd/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        100         0.2
                               LUTGATE	        100         0.3
                                 IOBUF	          8         8.8
                                PFUREG	         72         0.2
---------------------------------------------------
Report for cell gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s
   Instance path: soc_golden_gsrd/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.0
                               LUTGATE	         10         0.0
                                PFUREG	         25         0.1
---------------------------------------------------
Report for cell mbconfig0
   Instance path: soc_golden_gsrd/mbconfig0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                 IOREG	          1        50.0
                                PFUREG	         64         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
mbconfig0_ipgen_fpga_multiboot_config_0s_32s_0_1_2_3_4_5	          1         0.0
---------------------------------------------------
Report for cell mbconfig0_ipgen_fpga_multiboot_config_0s_32s_0_1_2_3_4_5
   Instance path: soc_golden_gsrd/mbconfig0_inst/fpga_multiboot_config_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                 IOREG	          1        50.0
                                PFUREG	         64         0.2
---------------------------------------------------
Report for cell mpmc0
   Instance path: soc_golden_gsrd/mpmc0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      18.00        18.8
                                  LUT4	       4052         7.8
                               LUTGATE	       3000         8.9
                                LUTRAM	        702         5.3
                                LUTCCU	        350         7.5
                                PFUREG	       4161        12.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_779	          1         7.8
---------------------------------------------------
Report for cell secured_design_779
   Instance path: soc_golden_gsrd/mpmc0_inst/lscc_mpmc_axi_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      18.00        18.8
                                  LUT4	       4052         7.8
                               LUTGATE	       3000         8.9
                                LUTRAM	        702         5.3
                                LUTCCU	        350         7.5
                                PFUREG	       4161        12.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_780	          1         0.0
                    secured_design_781	          1         0.0
                    secured_design_782	          1         0.0
                    secured_design_783	          1         2.2
                    secured_design_801	          1         2.4
                    secured_design_819	          1         1.0
                    secured_design_857	          1         1.1
                    secured_design_895	          1         1.1
---------------------------------------------------
Report for cell secured_design_780
   Instance path: soc_golden_gsrd/secured_instance_780
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_781
   Instance path: soc_golden_gsrd/secured_instance_781
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_782
   Instance path: soc_golden_gsrd/secured_instance_782
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_783
   Instance path: soc_golden_gsrd/secured_instance_783
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1137         2.2
                               LUTGATE	        851         2.5
                                LUTRAM	        210         1.6
                                LUTCCU	         76         1.6
                                PFUREG	        825         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_784	          1         0.0
                    secured_design_785	          1         2.2
---------------------------------------------------
Report for cell secured_design_784
   Instance path: soc_golden_gsrd/secured_instance_784
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_785
   Instance path: soc_golden_gsrd/secured_instance_785
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1133         2.2
                               LUTGATE	        847         2.5
                                LUTRAM	        210         1.6
                                LUTCCU	         76         1.6
                                PFUREG	        823         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_786	          1         2.2
---------------------------------------------------
Report for cell secured_design_786
   Instance path: soc_golden_gsrd/secured_instance_786
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1133         2.2
                               LUTGATE	        847         2.5
                                LUTRAM	        210         1.6
                                LUTCCU	         76         1.6
                                PFUREG	        823         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_787	          1         0.4
                    secured_design_792	          1         1.8
---------------------------------------------------
Report for cell secured_design_787
   Instance path: soc_golden_gsrd/secured_instance_787
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        217         0.4
                               LUTGATE	        177         0.5
                                LUTRAM	         18         0.1
                                LUTCCU	         22         0.5
                                PFUREG	        435         1.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_788	          1         0.2
---------------------------------------------------
Report for cell secured_design_788
   Instance path: soc_golden_gsrd/secured_instance_788
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         73         0.2
                                LUTRAM	         18         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_789	          1         0.2
                    secured_design_791	          1         0.0
---------------------------------------------------
Report for cell secured_design_789
   Instance path: soc_golden_gsrd/secured_instance_789
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         68         0.2
                                LUTRAM	         18         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         84         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_790	          1         0.2
---------------------------------------------------
Report for cell secured_design_790
   Instance path: soc_golden_gsrd/secured_instance_790
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         92         0.2
                               LUTGATE	         68         0.2
                                LUTRAM	         18         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         84         0.3
---------------------------------------------------
Report for cell secured_design_791
   Instance path: soc_golden_gsrd/secured_instance_791
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_792
   Instance path: soc_golden_gsrd/secured_instance_792
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        916         1.8
                               LUTGATE	        670         2.0
                                LUTRAM	        192         1.4
                                LUTCCU	         54         1.2
                                PFUREG	        388         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_793	          1         0.4
                    secured_design_797	          1         0.2
---------------------------------------------------
Report for cell secured_design_793
   Instance path: soc_golden_gsrd/secured_instance_793
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        221         0.4
                               LUTGATE	         77         0.2
                                LUTRAM	        132         1.0
                                LUTCCU	         12         0.3
                                PFUREG	        166         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_794	          1         0.4
                    secured_design_796	          1         0.0
---------------------------------------------------
Report for cell secured_design_794
   Instance path: soc_golden_gsrd/secured_instance_794
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        218         0.4
                               LUTGATE	         74         0.2
                                LUTRAM	        132         1.0
                                LUTCCU	         12         0.3
                                PFUREG	        163         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_795	          1         0.4
---------------------------------------------------
Report for cell secured_design_795
   Instance path: soc_golden_gsrd/secured_instance_795
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        218         0.4
                               LUTGATE	         74         0.2
                                LUTRAM	        132         1.0
                                LUTCCU	         12         0.3
                                PFUREG	        163         0.5
---------------------------------------------------
Report for cell secured_design_796
   Instance path: soc_golden_gsrd/secured_instance_796
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          3         0.0
---------------------------------------------------
Report for cell secured_design_797
   Instance path: soc_golden_gsrd/secured_instance_797
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         98         0.2
                               LUTGATE	         38         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_798	          1         0.2
                    secured_design_800	          1         0.0
---------------------------------------------------
Report for cell secured_design_798
   Instance path: soc_golden_gsrd/secured_instance_798
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         85         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_799	          1         0.2
---------------------------------------------------
Report for cell secured_design_799
   Instance path: soc_golden_gsrd/secured_instance_799
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         85         0.3
---------------------------------------------------
Report for cell secured_design_800
   Instance path: soc_golden_gsrd/secured_instance_800
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell secured_design_801
   Instance path: soc_golden_gsrd/secured_instance_801
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1241         2.4
                               LUTGATE	        933         2.8
                                LUTRAM	        210         1.6
                                LUTCCU	         98         2.1
                                PFUREG	        847         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_802	          1         0.0
                    secured_design_803	          1         2.4
---------------------------------------------------
Report for cell secured_design_802
   Instance path: soc_golden_gsrd/secured_instance_802
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_803
   Instance path: soc_golden_gsrd/secured_instance_803
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1237         2.4
                               LUTGATE	        929         2.8
                                LUTRAM	        210         1.6
                                LUTCCU	         98         2.1
                                PFUREG	        845         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_804	          1         2.4
---------------------------------------------------
Report for cell secured_design_804
   Instance path: soc_golden_gsrd/secured_instance_804
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1237         2.4
                               LUTGATE	        929         2.8
                                LUTRAM	        210         1.6
                                LUTCCU	         98         2.1
                                PFUREG	        845         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_805	          1         0.5
                    secured_design_810	          1         1.9
---------------------------------------------------
Report for cell secured_design_805
   Instance path: soc_golden_gsrd/secured_instance_805
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        255         0.5
                               LUTGATE	        213         0.6
                                LUTRAM	         18         0.1
                                LUTCCU	         24         0.5
                                PFUREG	        451         1.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_806	          1         0.2
---------------------------------------------------
Report for cell secured_design_806
   Instance path: soc_golden_gsrd/secured_instance_806
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         98         0.2
                               LUTGATE	         74         0.2
                                LUTRAM	         18         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         86         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_807	          1         0.2
                    secured_design_809	          1         0.0
---------------------------------------------------
Report for cell secured_design_807
   Instance path: soc_golden_gsrd/secured_instance_807
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         94         0.2
                               LUTGATE	         70         0.2
                                LUTRAM	         18         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         84         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_808	          1         0.2
---------------------------------------------------
Report for cell secured_design_808
   Instance path: soc_golden_gsrd/secured_instance_808
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         94         0.2
                               LUTGATE	         70         0.2
                                LUTRAM	         18         0.1
                                LUTCCU	          6         0.1
                                PFUREG	         84         0.3
---------------------------------------------------
Report for cell secured_design_809
   Instance path: soc_golden_gsrd/secured_instance_809
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_810
   Instance path: soc_golden_gsrd/secured_instance_810
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        982         1.9
                               LUTGATE	        716         2.1
                                LUTRAM	        192         1.4
                                LUTCCU	         74         1.6
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_811	          1         0.4
                    secured_design_815	          1         0.2
---------------------------------------------------
Report for cell secured_design_811
   Instance path: soc_golden_gsrd/secured_instance_811
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        228         0.4
                               LUTGATE	         84         0.2
                                LUTRAM	        132         1.0
                                LUTCCU	         12         0.3
                                PFUREG	        165         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_812	          1         0.4
                    secured_design_814	          1         0.0
---------------------------------------------------
Report for cell secured_design_812
   Instance path: soc_golden_gsrd/secured_instance_812
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        224         0.4
                               LUTGATE	         80         0.2
                                LUTRAM	        132         1.0
                                LUTCCU	         12         0.3
                                PFUREG	        163         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_813	          1         0.4
---------------------------------------------------
Report for cell secured_design_813
   Instance path: soc_golden_gsrd/secured_instance_813
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        224         0.4
                               LUTGATE	         80         0.2
                                LUTRAM	        132         1.0
                                LUTCCU	         12         0.3
                                PFUREG	        163         0.5
---------------------------------------------------
Report for cell secured_design_814
   Instance path: soc_golden_gsrd/secured_instance_814
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_815
   Instance path: soc_golden_gsrd/secured_instance_815
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         36         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         83         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_816	          1         0.2
                    secured_design_818	          1         0.0
---------------------------------------------------
Report for cell secured_design_816
   Instance path: soc_golden_gsrd/secured_instance_816
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         94         0.2
                               LUTGATE	         34         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         83         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_817	          1         0.2
---------------------------------------------------
Report for cell secured_design_817
   Instance path: soc_golden_gsrd/secured_instance_817
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         94         0.2
                               LUTGATE	         34         0.1
                                LUTRAM	         60         0.5
                                PFUREG	         83         0.2
---------------------------------------------------
Report for cell secured_design_818
   Instance path: soc_golden_gsrd/secured_instance_818
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
---------------------------------------------------
Report for cell secured_design_819
   Instance path: soc_golden_gsrd/secured_instance_819
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       9.00         9.4
                                  LUT4	        534         1.0
                               LUTGATE	        320         0.9
                                LUTRAM	        126         0.9
                                LUTCCU	         88         1.9
                                PFUREG	       1126         3.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_820	          1         0.2
                    secured_design_825	          1         0.1
                    secured_design_830	          1         0.2
                    secured_design_836	          1         0.1
                    secured_design_841	          1         0.2
                    secured_design_846	          1         0.1
                    secured_design_851	          1         0.2
---------------------------------------------------
Report for cell secured_design_820
   Instance path: soc_golden_gsrd/secured_instance_820
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        115         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_821	          1         0.2
---------------------------------------------------
Report for cell secured_design_821
   Instance path: soc_golden_gsrd/secured_instance_821
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        115         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_822	          1         0.2
                    secured_design_824	          1         0.0
---------------------------------------------------
Report for cell secured_design_822
   Instance path: soc_golden_gsrd/secured_instance_822
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        113         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_823	          1         0.2
---------------------------------------------------
Report for cell secured_design_823
   Instance path: soc_golden_gsrd/secured_instance_823
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        113         0.3
---------------------------------------------------
Report for cell secured_design_824
   Instance path: soc_golden_gsrd/secured_instance_824
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_825
   Instance path: soc_golden_gsrd/secured_instance_825
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_826	          1         0.1
---------------------------------------------------
Report for cell secured_design_826
   Instance path: soc_golden_gsrd/secured_instance_826
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_827	          1         0.1
                    secured_design_829	          1         0.0
---------------------------------------------------
Report for cell secured_design_827
   Instance path: soc_golden_gsrd/secured_instance_827
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         37         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_828	          1         0.1
---------------------------------------------------
Report for cell secured_design_828
   Instance path: soc_golden_gsrd/secured_instance_828
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         37         0.1
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_829
   Instance path: soc_golden_gsrd/secured_instance_829
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_830
   Instance path: soc_golden_gsrd/secured_instance_830
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         83         0.2
                               LUTGATE	         45         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_831	          1         0.2
---------------------------------------------------
Report for cell secured_design_831
   Instance path: soc_golden_gsrd/secured_instance_831
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         83         0.2
                               LUTGATE	         45         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_832	          1         0.2
---------------------------------------------------
Report for cell secured_design_832
   Instance path: soc_golden_gsrd/secured_instance_832
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         83         0.2
                               LUTGATE	         45         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_833	          1         0.0
                    secured_design_834	          1         0.2
---------------------------------------------------
Report for cell secured_design_833
   Instance path: soc_golden_gsrd/secured_instance_833
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	        292         0.9
---------------------------------------------------
Report for cell secured_design_834
   Instance path: soc_golden_gsrd/secured_instance_834
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         80         0.2
                               LUTGATE	         42         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        102         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_835	          1         0.2
---------------------------------------------------
Report for cell secured_design_835
   Instance path: soc_golden_gsrd/secured_instance_835
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         80         0.2
                               LUTGATE	         42         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        102         0.3
---------------------------------------------------
Report for cell secured_design_836
   Instance path: soc_golden_gsrd/secured_instance_836
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_837	          1         0.1
---------------------------------------------------
Report for cell secured_design_837
   Instance path: soc_golden_gsrd/secured_instance_837
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_838	          1         0.1
                    secured_design_840	          1         0.0
---------------------------------------------------
Report for cell secured_design_838
   Instance path: soc_golden_gsrd/secured_instance_838
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_839	          1         0.1
---------------------------------------------------
Report for cell secured_design_839
   Instance path: soc_golden_gsrd/secured_instance_839
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
---------------------------------------------------
Report for cell secured_design_840
   Instance path: soc_golden_gsrd/secured_instance_840
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_841
   Instance path: soc_golden_gsrd/secured_instance_841
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        115         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_842	          1         0.2
---------------------------------------------------
Report for cell secured_design_842
   Instance path: soc_golden_gsrd/secured_instance_842
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        115         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_843	          1         0.2
                    secured_design_845	          1         0.0
---------------------------------------------------
Report for cell secured_design_843
   Instance path: soc_golden_gsrd/secured_instance_843
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        113         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_844	          1         0.2
---------------------------------------------------
Report for cell secured_design_844
   Instance path: soc_golden_gsrd/secured_instance_844
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        113         0.3
---------------------------------------------------
Report for cell secured_design_845
   Instance path: soc_golden_gsrd/secured_instance_845
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_846
   Instance path: soc_golden_gsrd/secured_instance_846
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_847	          1         0.1
---------------------------------------------------
Report for cell secured_design_847
   Instance path: soc_golden_gsrd/secured_instance_847
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_848	          1         0.1
                    secured_design_850	          1         0.0
---------------------------------------------------
Report for cell secured_design_848
   Instance path: soc_golden_gsrd/secured_instance_848
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_849	          1         0.1
---------------------------------------------------
Report for cell secured_design_849
   Instance path: soc_golden_gsrd/secured_instance_849
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_850
   Instance path: soc_golden_gsrd/secured_instance_850
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_851
   Instance path: soc_golden_gsrd/secured_instance_851
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	         95         0.2
                               LUTGATE	         57         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        365         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_852	          1         0.2
---------------------------------------------------
Report for cell secured_design_852
   Instance path: soc_golden_gsrd/secured_instance_852
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	         95         0.2
                               LUTGATE	         57         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        365         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_853	          1         0.2
---------------------------------------------------
Report for cell secured_design_853
   Instance path: soc_golden_gsrd/secured_instance_853
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	         95         0.2
                               LUTGATE	         57         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        365         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_854	          1         0.0
                    secured_design_855	          1         0.2
---------------------------------------------------
Report for cell secured_design_854
   Instance path: soc_golden_gsrd/secured_instance_854
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         15         0.0
                               LUTGATE	         15         0.0
                                PFUREG	        264         0.8
---------------------------------------------------
Report for cell secured_design_855
   Instance path: soc_golden_gsrd/secured_instance_855
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	         80         0.2
                               LUTGATE	         42         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        101         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_856	          1         0.2
---------------------------------------------------
Report for cell secured_design_856
   Instance path: soc_golden_gsrd/secured_instance_856
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	         80         0.2
                               LUTGATE	         42         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        101         0.3
---------------------------------------------------
Report for cell secured_design_857
   Instance path: soc_golden_gsrd/secured_instance_857
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       9.00         9.4
                                  LUT4	        548         1.1
                               LUTGATE	        334         1.0
                                LUTRAM	        126         0.9
                                LUTCCU	         88         1.9
                                PFUREG	       1126         3.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_858	          1         0.2
                    secured_design_863	          1         0.1
                    secured_design_868	          1         0.2
                    secured_design_874	          1         0.1
                    secured_design_879	          1         0.2
                    secured_design_884	          1         0.1
                    secured_design_889	          1         0.2
---------------------------------------------------
Report for cell secured_design_858
   Instance path: soc_golden_gsrd/secured_instance_858
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        114         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_859	          1         0.2
---------------------------------------------------
Report for cell secured_design_859
   Instance path: soc_golden_gsrd/secured_instance_859
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        114         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_860	          1         0.2
                    secured_design_862	          1         0.0
---------------------------------------------------
Report for cell secured_design_860
   Instance path: soc_golden_gsrd/secured_instance_860
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_861	          1         0.2
---------------------------------------------------
Report for cell secured_design_861
   Instance path: soc_golden_gsrd/secured_instance_861
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        112         0.3
---------------------------------------------------
Report for cell secured_design_862
   Instance path: soc_golden_gsrd/secured_instance_862
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_863
   Instance path: soc_golden_gsrd/secured_instance_863
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_864	          1         0.1
---------------------------------------------------
Report for cell secured_design_864
   Instance path: soc_golden_gsrd/secured_instance_864
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         38         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_865	          1         0.1
                    secured_design_867	          1         0.0
---------------------------------------------------
Report for cell secured_design_865
   Instance path: soc_golden_gsrd/secured_instance_865
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_866	          1         0.1
---------------------------------------------------
Report for cell secured_design_866
   Instance path: soc_golden_gsrd/secured_instance_866
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_867
   Instance path: soc_golden_gsrd/secured_instance_867
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_868
   Instance path: soc_golden_gsrd/secured_instance_868
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         83         0.2
                               LUTGATE	         45         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_869	          1         0.2
---------------------------------------------------
Report for cell secured_design_869
   Instance path: soc_golden_gsrd/secured_instance_869
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         83         0.2
                               LUTGATE	         45         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_870	          1         0.2
---------------------------------------------------
Report for cell secured_design_870
   Instance path: soc_golden_gsrd/secured_instance_870
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         83         0.2
                               LUTGATE	         45         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        394         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_871	          1         0.0
                    secured_design_872	          1         0.2
---------------------------------------------------
Report for cell secured_design_871
   Instance path: soc_golden_gsrd/secured_instance_871
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	        292         0.9
---------------------------------------------------
Report for cell secured_design_872
   Instance path: soc_golden_gsrd/secured_instance_872
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         80         0.2
                               LUTGATE	         42         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        102         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_873	          1         0.2
---------------------------------------------------
Report for cell secured_design_873
   Instance path: soc_golden_gsrd/secured_instance_873
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       5.00         5.2
                                  LUT4	         80         0.2
                               LUTGATE	         42         0.1
                                LUTCCU	         38         0.8
                                PFUREG	        102         0.3
---------------------------------------------------
Report for cell secured_design_874
   Instance path: soc_golden_gsrd/secured_instance_874
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_875	          1         0.1
---------------------------------------------------
Report for cell secured_design_875
   Instance path: soc_golden_gsrd/secured_instance_875
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         38         0.1
                               LUTGATE	         32         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         47         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_876	          1         0.1
                    secured_design_878	          1         0.0
---------------------------------------------------
Report for cell secured_design_876
   Instance path: soc_golden_gsrd/secured_instance_876
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_877	          1         0.1
---------------------------------------------------
Report for cell secured_design_877
   Instance path: soc_golden_gsrd/secured_instance_877
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
---------------------------------------------------
Report for cell secured_design_878
   Instance path: soc_golden_gsrd/secured_instance_878
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_879
   Instance path: soc_golden_gsrd/secured_instance_879
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        114         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_880	          1         0.2
---------------------------------------------------
Report for cell secured_design_880
   Instance path: soc_golden_gsrd/secured_instance_880
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        121         0.2
                               LUTGATE	         55         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        114         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_881	          1         0.2
                    secured_design_883	          1         0.0
---------------------------------------------------
Report for cell secured_design_881
   Instance path: soc_golden_gsrd/secured_instance_881
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        112         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_882	          1         0.2
---------------------------------------------------
Report for cell secured_design_882
   Instance path: soc_golden_gsrd/secured_instance_882
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.2
                               LUTGATE	         53         0.2
                                LUTRAM	         60         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        112         0.3
---------------------------------------------------
Report for cell secured_design_883
   Instance path: soc_golden_gsrd/secured_instance_883
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_884
   Instance path: soc_golden_gsrd/secured_instance_884
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         39         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_885	          1         0.1
---------------------------------------------------
Report for cell secured_design_885
   Instance path: soc_golden_gsrd/secured_instance_885
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         39         0.1
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_886	          1         0.1
                    secured_design_888	          1         0.0
---------------------------------------------------
Report for cell secured_design_886
   Instance path: soc_golden_gsrd/secured_instance_886
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_887	          1         0.1
---------------------------------------------------
Report for cell secured_design_887
   Instance path: soc_golden_gsrd/secured_instance_887
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         36         0.1
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_888
   Instance path: soc_golden_gsrd/secured_instance_888
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_889
   Instance path: soc_golden_gsrd/secured_instance_889
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        107         0.2
                               LUTGATE	         69         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        367         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_890	          1         0.2
---------------------------------------------------
Report for cell secured_design_890
   Instance path: soc_golden_gsrd/secured_instance_890
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        107         0.2
                               LUTGATE	         69         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        367         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_891	          1         0.2
---------------------------------------------------
Report for cell secured_design_891
   Instance path: soc_golden_gsrd/secured_instance_891
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        107         0.2
                               LUTGATE	         69         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        367         1.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_892	          1         0.0
                    secured_design_893	          1         0.2
---------------------------------------------------
Report for cell secured_design_892
   Instance path: soc_golden_gsrd/secured_instance_892
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	        266         0.8
---------------------------------------------------
Report for cell secured_design_893
   Instance path: soc_golden_gsrd/secured_instance_893
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        100         0.2
                               LUTGATE	         62         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        101         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_894	          1         0.2
---------------------------------------------------
Report for cell secured_design_894
   Instance path: soc_golden_gsrd/secured_instance_894
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	        100         0.2
                               LUTGATE	         62         0.2
                                LUTCCU	         38         0.8
                                PFUREG	        101         0.3
---------------------------------------------------
Report for cell secured_design_895
   Instance path: soc_golden_gsrd/secured_instance_895
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        592         1.1
                               LUTGATE	        562         1.7
                                LUTRAM	         30         0.2
                                PFUREG	        231         0.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_896	          1         0.9
                    secured_design_910	          1         0.3
---------------------------------------------------
Report for cell secured_design_896
   Instance path: soc_golden_gsrd/secured_instance_896
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        459         0.9
                               LUTGATE	        441         1.3
                                LUTRAM	         18         0.1
                                PFUREG	        138         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_897	          1         0.0
                    secured_design_898	          1         0.1
                    secured_design_902	          1         0.6
                    secured_design_906	          1         0.1
---------------------------------------------------
Report for cell secured_design_897
   Instance path: soc_golden_gsrd/secured_instance_897
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_898
   Instance path: soc_golden_gsrd/secured_instance_898
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         33         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_899	          1         0.1
                    secured_design_901	          1         0.0
---------------------------------------------------
Report for cell secured_design_899
   Instance path: soc_golden_gsrd/secured_instance_899
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_900	          1         0.1
---------------------------------------------------
Report for cell secured_design_900
   Instance path: soc_golden_gsrd/secured_instance_900
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_901
   Instance path: soc_golden_gsrd/secured_instance_901
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_902
   Instance path: soc_golden_gsrd/secured_instance_902
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        326         0.6
                               LUTGATE	        320         0.9
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_903	          1         0.6
                    secured_design_905	          1         0.0
---------------------------------------------------
Report for cell secured_design_903
   Instance path: soc_golden_gsrd/secured_instance_903
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        324         0.6
                               LUTGATE	        318         0.9
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_904	          1         0.6
---------------------------------------------------
Report for cell secured_design_904
   Instance path: soc_golden_gsrd/secured_instance_904
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        324         0.6
                               LUTGATE	        318         0.9
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_905
   Instance path: soc_golden_gsrd/secured_instance_905
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_906
   Instance path: soc_golden_gsrd/secured_instance_906
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         33         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_907	          1         0.1
                    secured_design_909	          1         0.0
---------------------------------------------------
Report for cell secured_design_907
   Instance path: soc_golden_gsrd/secured_instance_907
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_908	          1         0.1
---------------------------------------------------
Report for cell secured_design_908
   Instance path: soc_golden_gsrd/secured_instance_908
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_909
   Instance path: soc_golden_gsrd/secured_instance_909
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_910
   Instance path: soc_golden_gsrd/secured_instance_910
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        133         0.3
                               LUTGATE	        121         0.4
                                LUTRAM	         12         0.1
                                PFUREG	         93         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_911	          1         0.0
                    secured_design_912	          1         0.1
                    secured_design_916	          1         0.1
---------------------------------------------------
Report for cell secured_design_911
   Instance path: soc_golden_gsrd/secured_instance_911
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.0
                               LUTGATE	          7         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_912
   Instance path: soc_golden_gsrd/secured_instance_912
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         33         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         45         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_913	          1         0.1
                    secured_design_915	          1         0.0
---------------------------------------------------
Report for cell secured_design_913
   Instance path: soc_golden_gsrd/secured_instance_913
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_914	          1         0.1
---------------------------------------------------
Report for cell secured_design_914
   Instance path: soc_golden_gsrd/secured_instance_914
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         31         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_915
   Instance path: soc_golden_gsrd/secured_instance_915
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell secured_design_916
   Instance path: soc_golden_gsrd/secured_instance_916
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         39         0.1
                               LUTGATE	         33         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         44         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_917	          1         0.1
                    secured_design_919	          1         0.0
---------------------------------------------------
Report for cell secured_design_917
   Instance path: soc_golden_gsrd/secured_instance_917
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_918	          1         0.1
---------------------------------------------------
Report for cell secured_design_918
   Instance path: soc_golden_gsrd/secured_instance_918
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         30         0.1
                                LUTRAM	          6         0.0
                                PFUREG	         43         0.1
---------------------------------------------------
Report for cell secured_design_919
   Instance path: soc_golden_gsrd/secured_instance_919
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell osc0
   Instance path: soc_golden_gsrd/osc0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1	          1         0.0
---------------------------------------------------
Report for cell osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1
   Instance path: soc_golden_gsrd/osc0_inst/lscc_osc_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
---------------------------------------------------
Report for cell pll0
   Instance path: soc_golden_gsrd/pll0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.0
                               LUTGATE	         22         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
       pll0_ipgen_lscc_pll_Z262_layer0	          1         0.0
---------------------------------------------------
Report for cell pll0_ipgen_lscc_pll_Z262_layer0
   Instance path: soc_golden_gsrd/pll0_inst/lscc_pll_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.0
                               LUTGATE	         22         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
pll0_ipgen_pll_init_bw_0s_1s_524288_0_7_1s_None	          1         0.0
---------------------------------------------------
Report for cell pll0_ipgen_pll_init_bw_0s_1s_524288_0_7_1s_None
   Instance path: soc_golden_gsrd/pll0_inst/lscc_pll_inst/u_pll_init_bw
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.0
                               LUTGATE	         22         0.1
                                PFUREG	         15         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           pll0_ipgen_pll_sip_lmmi_mux	          1         0.0
---------------------------------------------------
Report for cell pll0_ipgen_pll_sip_lmmi_mux
   Instance path: soc_golden_gsrd/pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.0
                               LUTGATE	          9         0.0
---------------------------------------------------
Report for cell qspi0_Z268_layer0
   Instance path: soc_golden_gsrd/qspi0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       3563         6.9
                               LUTGATE	       3219         9.5
                                LUTCCU	        344         7.3
                                 IOBUF	          4         4.4
                                PFUREG	       2170         6.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_920	          1         6.9
---------------------------------------------------
Report for cell secured_design_920
   Instance path: soc_golden_gsrd/qspi0_inst/lscc_qspi_flash_controller_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       3563         6.9
                               LUTGATE	       3219         9.5
                                LUTCCU	        344         7.3
                                 IOBUF	          4         4.4
                                PFUREG	       2170         6.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_921	          1         6.9
---------------------------------------------------
Report for cell secured_design_921
   Instance path: soc_golden_gsrd/secured_instance_921
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       3563         6.9
                               LUTGATE	       3219         9.5
                                LUTCCU	        344         7.3
                                PFUREG	       2170         6.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_922	          1         2.8
                    secured_design_923	          1         0.6
                    secured_design_924	          1         1.3
                    secured_design_925	          1         1.7
                    secured_design_926	          1         0.5
---------------------------------------------------
Report for cell secured_design_922
   Instance path: soc_golden_gsrd/secured_instance_922
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1441         2.8
                               LUTGATE	       1383         4.1
                                LUTCCU	         58         1.2
                                PFUREG	       1074         3.2
---------------------------------------------------
Report for cell secured_design_923
   Instance path: soc_golden_gsrd/secured_instance_923
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        318         0.6
                               LUTGATE	        318         0.9
                                PFUREG	        202         0.6
---------------------------------------------------
Report for cell secured_design_924
   Instance path: soc_golden_gsrd/secured_instance_924
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        649         1.3
                               LUTGATE	        595         1.8
                                LUTCCU	         54         1.2
                                PFUREG	        265         0.8
---------------------------------------------------
Report for cell secured_design_925
   Instance path: soc_golden_gsrd/secured_instance_925
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        893         1.7
                               LUTGATE	        727         2.2
                                LUTCCU	        166         3.5
                                PFUREG	        336         1.0
---------------------------------------------------
Report for cell secured_design_926
   Instance path: soc_golden_gsrd/secured_instance_926
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        262         0.5
                               LUTGATE	        196         0.6
                                LUTCCU	         66         1.4
                                PFUREG	        218         0.6
---------------------------------------------------
Report for cell rst_sync0
   Instance path: soc_golden_gsrd/rst_sync0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         75         0.1
                               LUTGATE	         43         0.1
                                LUTCCU	         32         0.7
                                PFUREG	         36         0.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_927	          1         0.1
---------------------------------------------------
Report for cell secured_design_927
   Instance path: soc_golden_gsrd/rst_sync0_inst/rst_sync_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         75         0.1
                               LUTGATE	         43         0.1
                                LUTCCU	         32         0.7
                                PFUREG	         36         0.1
---------------------------------------------------
Report for cell sgdma0
   Instance path: soc_golden_gsrd/sgdma0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	       2084         4.0
                               LUTGATE	       1546         4.6
                                LUTCCU	        538        11.5
                                PFUREG	       2076         6.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_928	          1         4.0
---------------------------------------------------
Report for cell secured_design_928
   Instance path: soc_golden_gsrd/sgdma0_inst/sgdmac_core_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       4.00         4.2
                                  LUT4	       2084         4.0
                               LUTGATE	       1546         4.6
                                LUTCCU	        538        11.5
                                PFUREG	       2076         6.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_929	          1         0.1
                    secured_design_930	          1         0.5
                    secured_design_949	          1         1.1
                    secured_design_952	          1         0.9
                    secured_design_959	          1         1.3
---------------------------------------------------
Report for cell secured_design_929
   Instance path: soc_golden_gsrd/secured_instance_929
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         66         0.1
                               LUTGATE	         66         0.2
                                PFUREG	         57         0.2
---------------------------------------------------
Report for cell secured_design_930
   Instance path: soc_golden_gsrd/secured_instance_930
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        269         0.5
                               LUTGATE	        237         0.7
                                LUTCCU	         32         0.7
                                PFUREG	        461         1.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_931	          1         0.0
                    secured_design_932	          1         0.0
                    secured_design_933	          1         0.0
                    secured_design_934	          1         0.0
                    secured_design_935	          1         0.1
                    secured_design_936	          1         0.1
                    secured_design_937	          1         0.0
                    secured_design_938	          1         0.0
                    secured_design_939	          1         0.0
                    secured_design_940	          1         0.0
                    secured_design_941	          1         0.0
                    secured_design_942	          1         0.0
                    secured_design_943	          1         0.0
                    secured_design_944	          1         0.0
                    secured_design_945	          1         0.0
                    secured_design_946	          1         0.0
                    secured_design_947	          1         0.0
                    secured_design_948	          1         0.0
---------------------------------------------------
Report for cell secured_design_931
   Instance path: soc_golden_gsrd/secured_instance_931
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_932
   Instance path: soc_golden_gsrd/secured_instance_932
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_933
   Instance path: soc_golden_gsrd/secured_instance_933
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_934
   Instance path: soc_golden_gsrd/secured_instance_934
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_935
   Instance path: soc_golden_gsrd/secured_instance_935
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         20         0.1
                                LUTCCU	         16         0.3
                                PFUREG	        103         0.3
---------------------------------------------------
Report for cell secured_design_936
   Instance path: soc_golden_gsrd/secured_instance_936
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.1
                               LUTGATE	         20         0.1
                                LUTCCU	         16         0.3
                                PFUREG	        103         0.3
---------------------------------------------------
Report for cell secured_design_937
   Instance path: soc_golden_gsrd/secured_instance_937
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_938
   Instance path: soc_golden_gsrd/secured_instance_938
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_939
   Instance path: soc_golden_gsrd/secured_instance_939
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_940
   Instance path: soc_golden_gsrd/secured_instance_940
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_941
   Instance path: soc_golden_gsrd/secured_instance_941
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_942
   Instance path: soc_golden_gsrd/secured_instance_942
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_943
   Instance path: soc_golden_gsrd/secured_instance_943
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell secured_design_944
   Instance path: soc_golden_gsrd/secured_instance_944
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_945
   Instance path: soc_golden_gsrd/secured_instance_945
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_946
   Instance path: soc_golden_gsrd/secured_instance_946
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_947
   Instance path: soc_golden_gsrd/secured_instance_947
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_948
   Instance path: soc_golden_gsrd/secured_instance_948
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          3         0.0
                               LUTGATE	          3         0.0
                                PFUREG	         10         0.0
---------------------------------------------------
Report for cell secured_design_949
   Instance path: soc_golden_gsrd/secured_instance_949
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        585         1.1
                               LUTGATE	        447         1.3
                                LUTCCU	        138         2.9
                                PFUREG	        592         1.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_950	          1         0.1
                    secured_design_951	          1         0.1
---------------------------------------------------
Report for cell secured_design_950
   Instance path: soc_golden_gsrd/secured_instance_950
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         29         0.1
                               LUTGATE	         15         0.0
                                LUTCCU	         14         0.3
                                PFUREG	         83         0.2
---------------------------------------------------
Report for cell secured_design_951
   Instance path: soc_golden_gsrd/secured_instance_951
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         22         0.1
                                LUTCCU	          8         0.2
                                PFUREG	         20         0.1
---------------------------------------------------
Report for cell secured_design_952
   Instance path: soc_golden_gsrd/secured_instance_952
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        485         0.9
                               LUTGATE	        329         1.0
                                LUTCCU	        156         3.3
                                PFUREG	        464         1.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_953	          1         0.0
                    secured_design_954	          1         0.4
                    secured_design_958	          1         0.1
---------------------------------------------------
Report for cell secured_design_953
   Instance path: soc_golden_gsrd/secured_instance_953
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         24         0.0
                               LUTGATE	          8         0.0
                                LUTCCU	         16         0.3
                                PFUREG	         29         0.1
---------------------------------------------------
Report for cell secured_design_954
   Instance path: soc_golden_gsrd/secured_instance_954
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        199         0.4
                               LUTGATE	        145         0.4
                                LUTCCU	         54         1.2
                                PFUREG	        173         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_955	          1         0.4
---------------------------------------------------
Report for cell secured_design_955
   Instance path: soc_golden_gsrd/secured_instance_955
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        199         0.4
                               LUTGATE	        145         0.4
                                LUTCCU	         54         1.2
                                PFUREG	        173         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_956	          1         0.4
---------------------------------------------------
Report for cell secured_design_956
   Instance path: soc_golden_gsrd/secured_instance_956
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        199         0.4
                               LUTGATE	        145         0.4
                                LUTCCU	         54         1.2
                                PFUREG	        173         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_957	          1         0.4
---------------------------------------------------
Report for cell secured_design_957
   Instance path: soc_golden_gsrd/secured_instance_957
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        199         0.4
                               LUTGATE	        145         0.4
                                LUTCCU	         54         1.2
                                PFUREG	        173         0.5
---------------------------------------------------
Report for cell secured_design_958
   Instance path: soc_golden_gsrd/secured_instance_958
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         58         0.1
                               LUTGATE	         46         0.1
                                LUTCCU	         12         0.3
                                PFUREG	        114         0.3
---------------------------------------------------
Report for cell secured_design_959
   Instance path: soc_golden_gsrd/secured_instance_959
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        679         1.3
                               LUTGATE	        467         1.4
                                LUTCCU	        212         4.5
                                PFUREG	        502         1.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_960	          1         0.3
                    secured_design_961	          1         0.5
                    secured_design_965	          1         0.1
---------------------------------------------------
Report for cell secured_design_960
   Instance path: soc_golden_gsrd/secured_instance_960
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        167         0.3
                               LUTGATE	        155         0.5
                                LUTCCU	         12         0.3
                                PFUREG	         97         0.3
---------------------------------------------------
Report for cell secured_design_961
   Instance path: soc_golden_gsrd/secured_instance_961
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        238         0.5
                               LUTGATE	        172         0.5
                                LUTCCU	         66         1.4
                                PFUREG	        173         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_962	          1         0.5
---------------------------------------------------
Report for cell secured_design_962
   Instance path: soc_golden_gsrd/secured_instance_962
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        238         0.5
                               LUTGATE	        172         0.5
                                LUTCCU	         66         1.4
                                PFUREG	        173         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_963	          1         0.5
---------------------------------------------------
Report for cell secured_design_963
   Instance path: soc_golden_gsrd/secured_instance_963
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        238         0.5
                               LUTGATE	        172         0.5
                                LUTCCU	         66         1.4
                                PFUREG	        173         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_964	          1         0.5
---------------------------------------------------
Report for cell secured_design_964
   Instance path: soc_golden_gsrd/secured_instance_964
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	        238         0.5
                               LUTGATE	        172         0.5
                                LUTCCU	         66         1.4
                                PFUREG	        173         0.5
---------------------------------------------------
Report for cell secured_design_965
   Instance path: soc_golden_gsrd/secured_instance_965
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         58         0.1
                               LUTGATE	         58         0.2
                                PFUREG	         21         0.1
---------------------------------------------------
Report for cell sysmem0_sysmem0
   Instance path: soc_golden_gsrd/sysmem0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      32.00        33.3
                                  LUT4	        673         1.3
                               LUTGATE	        567         1.7
                                LUTCCU	        106         2.3
                                PFUREG	        340         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
sysmem0_ipgen_lscc_sys_mem_Z282_layer0	          1         1.3
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_sys_mem_Z282_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      32.00        33.3
                                  LUT4	        673         1.3
                               LUTGATE	        567         1.7
                                LUTCCU	        106         2.3
                                PFUREG	        340         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
sysmem0_ipgen_lscc_axi4mem_arbiter_R/W_DISABLED_32s_15_4s_1s_0_1_2	          1         0.0
sysmem0_ipgen_lscc_axi4mem_subordinate_Z283_layer0	          1         1.3
    sysmem0_ipgen_lscc_mem_Z284_layer0	          1         0.0
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_axi4mem_subordinate_Z283_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        669         1.3
                               LUTGATE	        563         1.7
                                LUTCCU	        106         2.3
                                PFUREG	        339         1.0
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_mem_Z284_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      32.00        33.3
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
          lscc_ram_dp_true_Z319_layer0	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_Z319_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      32.00        33.3
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     lscc_ram_dp_true_main_Z318_layer0	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_main_Z318_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      32.00        33.3
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     lscc_ram_dp_true_inst_Z285_layer0	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_inst_Z285_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	      32.00        33.3
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     lscc_ram_dp_true_core_Z286_layer0	          1         0.0
     lscc_ram_dp_true_core_Z287_layer0	          1         0.0
     lscc_ram_dp_true_core_Z288_layer0	          1         0.0
     lscc_ram_dp_true_core_Z289_layer0	          1         0.0
     lscc_ram_dp_true_core_Z290_layer0	          1         0.0
     lscc_ram_dp_true_core_Z291_layer0	          1         0.0
     lscc_ram_dp_true_core_Z292_layer0	          1         0.0
     lscc_ram_dp_true_core_Z293_layer0	          1         0.0
     lscc_ram_dp_true_core_Z294_layer0	          1         0.0
     lscc_ram_dp_true_core_Z295_layer0	          1         0.0
     lscc_ram_dp_true_core_Z296_layer0	          1         0.0
     lscc_ram_dp_true_core_Z297_layer0	          1         0.0
     lscc_ram_dp_true_core_Z298_layer0	          1         0.0
     lscc_ram_dp_true_core_Z299_layer0	          1         0.0
     lscc_ram_dp_true_core_Z300_layer0	          1         0.0
     lscc_ram_dp_true_core_Z301_layer0	          1         0.0
     lscc_ram_dp_true_core_Z302_layer0	          1         0.0
     lscc_ram_dp_true_core_Z303_layer0	          1         0.0
     lscc_ram_dp_true_core_Z304_layer0	          1         0.0
     lscc_ram_dp_true_core_Z305_layer0	          1         0.0
     lscc_ram_dp_true_core_Z306_layer0	          1         0.0
     lscc_ram_dp_true_core_Z307_layer0	          1         0.0
     lscc_ram_dp_true_core_Z308_layer0	          1         0.0
     lscc_ram_dp_true_core_Z309_layer0	          1         0.0
     lscc_ram_dp_true_core_Z310_layer0	          1         0.0
     lscc_ram_dp_true_core_Z311_layer0	          1         0.0
     lscc_ram_dp_true_core_Z312_layer0	          1         0.0
     lscc_ram_dp_true_core_Z313_layer0	          1         0.0
     lscc_ram_dp_true_core_Z314_layer0	          1         0.0
     lscc_ram_dp_true_core_Z315_layer0	          1         0.0
     lscc_ram_dp_true_core_Z316_layer0	          1         0.0
     lscc_ram_dp_true_core_Z317_layer0	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z290_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z317_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[31].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z315_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[29].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z312_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[26].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z286_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z314_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[28].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z311_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[25].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z302_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[16].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z306_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[20].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z310_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[24].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z301_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z305_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[19].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z303_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[17].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z300_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z304_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[18].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z308_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[22].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z299_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z296_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z307_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[21].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z298_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z289_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z293_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z297_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z288_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z292_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z313_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[27].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z287_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z291_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z295_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z316_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[30].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z309_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[23].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell lscc_ram_dp_true_core_Z294_layer0
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell sysmem0_ipgen_lscc_axi4mem_arbiter_R/W_DISABLED_32s_15_4s_1s_0_1_2
   Instance path: soc_golden_gsrd/sysmem0_inst/lscc_sys_mem_inst/AXI4_ARB.u_arbiter
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell tse_mac0
   Instance path: soc_golden_gsrd/tse_mac0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	       6987        13.5
                               LUTGATE	       2735         8.1
                                LUTRAM	       3840        28.9
                                LUTCCU	        412         8.8
                                PFUREG	       1842         5.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_mac0_ipgen_mac_phy_top_Z320_layer0	          1        13.5
---------------------------------------------------
Report for cell tse_mac0_ipgen_mac_phy_top_Z320_layer0
   Instance path: soc_golden_gsrd/tse_mac0_inst/mac_phy_top_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	       6987        13.5
                               LUTGATE	       2735         8.1
                                LUTRAM	       3840        28.9
                                LUTCCU	        412         8.8
                                PFUREG	       1842         5.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_966	          1        13.5
---------------------------------------------------
Report for cell secured_design_966
   Instance path: soc_golden_gsrd/tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       2.00         2.1
                                  LUT4	       6987        13.5
                               LUTGATE	       2735         8.1
                                LUTRAM	       3840        28.9
                                LUTCCU	        412         8.8
                                PFUREG	       1842         5.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                   secured_design_1000	          1         5.1
                   secured_design_1004	          1         0.0
                    secured_design_967	          1         0.6
                    secured_design_968	          1         0.0
                    secured_design_969	          1         1.3
                    secured_design_980	          1         1.1
                    secured_design_993	          1         0.1
                    secured_design_994	          1         0.2
                    secured_design_995	          1         0.0
                    secured_design_996	          1         5.1
---------------------------------------------------
Report for cell secured_design_967
   Instance path: soc_golden_gsrd/secured_instance_967
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        324         0.6
                               LUTGATE	        324         1.0
                                PFUREG	        479         1.4
---------------------------------------------------
Report for cell secured_design_968
   Instance path: soc_golden_gsrd/secured_instance_968
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.0
                               LUTGATE	          9         0.0
                                PFUREG	         80         0.2
---------------------------------------------------
Report for cell secured_design_969
   Instance path: soc_golden_gsrd/secured_instance_969
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	        659         1.3
                               LUTGATE	        491         1.5
                                LUTCCU	        168         3.6
                                PFUREG	        395         1.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_970	          1         0.0
                    secured_design_971	          1         0.2
                    secured_design_972	          1         0.3
                    secured_design_973	          1         0.5
                    secured_design_974	          1         0.1
                    secured_design_975	          1         0.1
                    secured_design_976	          1         0.0
---------------------------------------------------
Report for cell secured_design_970
   Instance path: soc_golden_gsrd/secured_instance_970
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         15         0.0
---------------------------------------------------
Report for cell secured_design_971
   Instance path: soc_golden_gsrd/secured_instance_971
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         97         0.2
                               LUTGATE	         83         0.2
                                LUTCCU	         14         0.3
                                PFUREG	         87         0.3
---------------------------------------------------
Report for cell secured_design_972
   Instance path: soc_golden_gsrd/secured_instance_972
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        166         0.3
                               LUTGATE	        142         0.4
                                LUTCCU	         24         0.5
                                PFUREG	         47         0.1
---------------------------------------------------
Report for cell secured_design_973
   Instance path: soc_golden_gsrd/secured_instance_973
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        248         0.5
                               LUTGATE	        146         0.4
                                LUTCCU	        102         2.2
                                PFUREG	        130         0.4
---------------------------------------------------
Report for cell secured_design_974
   Instance path: soc_golden_gsrd/secured_instance_974
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         72         0.1
                               LUTGATE	         72         0.2
                                PFUREG	         39         0.1
---------------------------------------------------
Report for cell secured_design_975
   Instance path: soc_golden_gsrd/secured_instance_975
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         62         0.1
                               LUTGATE	         34         0.1
                                LUTCCU	         28         0.6
                                PFUREG	         77         0.2
---------------------------------------------------
Report for cell secured_design_976
   Instance path: soc_golden_gsrd/secured_instance_976
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_977	          1         0.0
---------------------------------------------------
Report for cell secured_design_977
   Instance path: soc_golden_gsrd/secured_instance_977
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_978	          1         0.0
---------------------------------------------------
Report for cell secured_design_978
   Instance path: soc_golden_gsrd/secured_instance_978
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_979	          1         0.0
---------------------------------------------------
Report for cell secured_design_979
   Instance path: soc_golden_gsrd/secured_instance_979
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_980
   Instance path: soc_golden_gsrd/secured_instance_980
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
                                  LUT4	        557         1.1
                               LUTGATE	        479         1.4
                                LUTCCU	         78         1.7
                                PFUREG	        309         0.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_981	          1         0.2
                    secured_design_982	          1         0.4
                    secured_design_983	          1         0.1
                    secured_design_984	          1         0.1
                    secured_design_985	          1         0.0
                    secured_design_986	          1         0.1
                    secured_design_987	          1         0.1
                    secured_design_988	          1         0.1
                    secured_design_989	          1         0.0
---------------------------------------------------
Report for cell secured_design_981
   Instance path: soc_golden_gsrd/secured_instance_981
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         99         0.2
                               LUTGATE	         99         0.3
                                PFUREG	         82         0.2
---------------------------------------------------
Report for cell secured_design_982
   Instance path: soc_golden_gsrd/secured_instance_982
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        230         0.4
                               LUTGATE	        224         0.7
                                LUTCCU	          6         0.1
                                PFUREG	         72         0.2
---------------------------------------------------
Report for cell secured_design_983
   Instance path: soc_golden_gsrd/secured_instance_983
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         40         0.1
                               LUTGATE	         26         0.1
                                LUTCCU	         14         0.3
                                PFUREG	         23         0.1
---------------------------------------------------
Report for cell secured_design_984
   Instance path: soc_golden_gsrd/secured_instance_984
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         45         0.1
                               LUTGATE	         29         0.1
                                LUTCCU	         16         0.3
                                PFUREG	         50         0.1
---------------------------------------------------
Report for cell secured_design_985
   Instance path: soc_golden_gsrd/secured_instance_985
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         20         0.0
                               LUTGATE	         14         0.0
                                LUTCCU	          6         0.1
                                PFUREG	         11         0.0
---------------------------------------------------
Report for cell secured_design_986
   Instance path: soc_golden_gsrd/secured_instance_986
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         37         0.1
                               LUTGATE	         13         0.0
                                LUTCCU	         24         0.5
                                PFUREG	         27         0.1
---------------------------------------------------
Report for cell secured_design_987
   Instance path: soc_golden_gsrd/secured_instance_987
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         56         0.1
                               LUTGATE	         56         0.2
                                PFUREG	         32         0.1
---------------------------------------------------
Report for cell secured_design_988
   Instance path: soc_golden_gsrd/secured_instance_988
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         30         0.1
                               LUTGATE	         18         0.1
                                LUTCCU	         12         0.3
                                PFUREG	         12         0.0
---------------------------------------------------
Report for cell secured_design_989
   Instance path: soc_golden_gsrd/secured_instance_989
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_990	          1         0.0
---------------------------------------------------
Report for cell secured_design_990
   Instance path: soc_golden_gsrd/secured_instance_990
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_991	          1         0.0
---------------------------------------------------
Report for cell secured_design_991
   Instance path: soc_golden_gsrd/secured_instance_991
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_992	          1         0.0
---------------------------------------------------
Report for cell secured_design_992
   Instance path: soc_golden_gsrd/secured_instance_992
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       1.00         1.0
---------------------------------------------------
Report for cell secured_design_993
   Instance path: soc_golden_gsrd/secured_instance_993
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         49         0.1
                               LUTGATE	         49         0.1
                                PFUREG	         89         0.3
---------------------------------------------------
Report for cell secured_design_994
   Instance path: soc_golden_gsrd/secured_instance_994
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.2
                               LUTGATE	        100         0.3
                                LUTCCU	         10         0.2
                                PFUREG	        103         0.3
---------------------------------------------------
Report for cell secured_design_995
   Instance path: soc_golden_gsrd/secured_instance_995
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          2         0.0
                               LUTGATE	          2         0.0
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell secured_design_996
   Instance path: soc_golden_gsrd/secured_instance_996
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2631         5.1
                               LUTGATE	        633         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_997	          1         5.1
---------------------------------------------------
Report for cell secured_design_997
   Instance path: soc_golden_gsrd/secured_instance_997
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2631         5.1
                               LUTGATE	        633         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_998	          1         5.1
---------------------------------------------------
Report for cell secured_design_998
   Instance path: soc_golden_gsrd/secured_instance_998
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2631         5.1
                               LUTGATE	        633         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    secured_design_999	          1         5.1
---------------------------------------------------
Report for cell secured_design_999
   Instance path: soc_golden_gsrd/secured_instance_999
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2631         5.1
                               LUTGATE	        633         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
---------------------------------------------------
Report for cell secured_design_1000
   Instance path: soc_golden_gsrd/secured_instance_1000
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2632         5.1
                               LUTGATE	        634         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                   secured_design_1001	          1         5.1
---------------------------------------------------
Report for cell secured_design_1001
   Instance path: soc_golden_gsrd/secured_instance_1001
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2632         5.1
                               LUTGATE	        634         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                   secured_design_1002	          1         5.1
---------------------------------------------------
Report for cell secured_design_1002
   Instance path: soc_golden_gsrd/secured_instance_1002
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2632         5.1
                               LUTGATE	        634         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                   secured_design_1003	          1         5.1
---------------------------------------------------
Report for cell secured_design_1003
   Instance path: soc_golden_gsrd/secured_instance_1003
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2632         5.1
                               LUTGATE	        634         1.9
                                LUTRAM	       1920        14.4
                                LUTCCU	         78         1.7
                                PFUREG	        183         0.5
---------------------------------------------------
Report for cell secured_design_1004
   Instance path: soc_golden_gsrd/secured_instance_1004
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.0
                               LUTGATE	         14         0.0
                                PFUREG	         13         0.0
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2209         4.3
                               LUTGATE	        619         1.8
                                LUTRAM	       1554        11.7
                                LUTCCU	         36         0.8
                                PFUREG	        119         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_to_rgmii_bridge0_ipgen_tse_to_rgmii_bridge_191_SCLK_CENTERED	          1         4.3
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_tse_to_rgmii_bridge_191_SCLK_CENTERED
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2209         4.3
                               LUTGATE	        619         1.8
                                LUTRAM	       1554        11.7
                                LUTCCU	         36         0.8
                                PFUREG	        119         0.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo	          1         4.2
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst/lpddr4_mc_async_fifo_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2178         4.2
                               LUTGATE	        606         1.8
                                LUTRAM	       1536        11.6
                                LUTCCU	         36         0.8
                                PFUREG	        113         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_Z343_layer0	          1         4.2
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_Z343_layer0
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst/lpddr4_mc_async_fifo_inst/lscc_fifo_dc_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2178         4.2
                               LUTGATE	        606         1.8
                                LUTRAM	       1536        11.6
                                LUTCCU	         36         0.8
                                PFUREG	        113         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s	          1         0.0
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_main_Z341_layer0	          1         4.2
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst/lpddr4_mc_async_fifo_inst/lscc_fifo_dc_inst/u_fwft
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	          4         0.0
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_main_Z341_layer0
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst/lpddr4_mc_async_fifo_inst/lscc_fifo_dc_inst/fifo_dc0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2173         4.2
                               LUTGATE	        601         1.8
                                LUTRAM	       1536        11.6
                                LUTCCU	         36         0.8
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_soft_fifo_dc_Z342_layer0	          1         4.2
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_soft_fifo_dc_Z342_layer0
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst/lpddr4_mc_async_fifo_inst/lscc_fifo_dc_inst/fifo_dc0/_FABRIC.u_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2173         4.2
                               LUTGATE	        601         1.8
                                LUTRAM	       1536        11.6
                                LUTCCU	         36         0.8
                                PFUREG	        109         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_reset_async	          1         0.0
---------------------------------------------------
Report for cell tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_reset_async
   Instance path: soc_golden_gsrd/tse_to_rgmii_bridge0_inst/tse_to_rgmii_bridge_inst/lpddr4_mc_async_fifo_inst/lscc_fifo_dc_inst/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell uart0
   Instance path: soc_golden_gsrd/uart0_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        693         1.3
                               LUTGATE	        645         1.9
                                LUTCCU	         48         1.0
                                 IOREG	          1        50.0
                                PFUREG	        608         1.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     uart0_ipgen_lscc_uart_Z353_layer0	          1         1.3
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_Z353_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        693         1.3
                               LUTGATE	        645         1.9
                                LUTCCU	         48         1.0
                                 IOREG	          1        50.0
                                PFUREG	        608         1.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
uart0_ipgen_lscc_uart_intface_Z344_layer0	          1         0.4
uart0_ipgen_lscc_uart_rxcver_8s_1s_5s_1_2_4_8_16_MachXO3D	          1         0.8
uart0_ipgen_lscc_uart_txmitt_8s_1s_7s_1_2_4_8_16_32_64	          1         0.2
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_intface_Z344_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_intface
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        197         0.4
                               LUTGATE	        197         0.6
                                PFUREG	        230         0.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     uart0_ipgen_lscc_uart_txcver_fifo	          1         0.3
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_txcver_fifo
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_intface/tx_fifo_inst.TX_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        136         0.3
                               LUTGATE	        136         0.4
                                PFUREG	        188         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  pmi_fifo_Z348_layer0	          1         0.3
---------------------------------------------------
Report for cell pmi_fifo_Z348_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_intface/tx_fifo_inst.TX_FIFO/genblk1.tx_fifo_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        136         0.3
                               LUTGATE	        136         0.4
                                PFUREG	        188         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                 lscc_fifo_Z347_layer0	          1         0.3
---------------------------------------------------
Report for cell lscc_fifo_Z347_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_intface/tx_fifo_inst.TX_FIFO/genblk1.tx_fifo_inst/u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        136         0.3
                               LUTGATE	        136         0.4
                                PFUREG	        188         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
            lscc_fifo_main_Z345_layer0	          1         0.3
---------------------------------------------------
Report for cell lscc_fifo_main_Z345_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_intface/tx_fifo_inst.TX_FIFO/genblk1.tx_fifo_inst/u_mem0/fifo0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        136         0.3
                               LUTGATE	        136         0.4
                                PFUREG	        188         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
            lscc_soft_fifo_Z346_layer0	          1         0.3
---------------------------------------------------
Report for cell lscc_soft_fifo_Z346_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_intface/tx_fifo_inst.TX_FIFO/genblk1.tx_fifo_inst/u_mem0/fifo0/_FABRIC.u_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        136         0.3
                               LUTGATE	        136         0.4
                                PFUREG	        188         0.6
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_rxcver_8s_1s_5s_1_2_4_8_16_MachXO3D
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_rxcver
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        400         0.8
                               LUTGATE	        368         1.1
                                LUTCCU	         32         0.7
                                 IOREG	          1        50.0
                                PFUREG	        333         1.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
     uart0_ipgen_lscc_uart_rxcver_fifo	          1         0.6
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_rxcver_fifo
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_rxcver/genblk2.RX_FIFO
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        293         0.6
                               LUTGATE	        287         0.9
                                LUTCCU	          6         0.1
                                PFUREG	        272         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  pmi_fifo_Z352_layer0	          1         0.3
---------------------------------------------------
Report for cell pmi_fifo_Z352_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_rxcver/genblk2.RX_FIFO/genblk1.rx_fifo_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        166         0.3
                               LUTGATE	        160         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        211         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                 lscc_fifo_Z351_layer0	          1         0.3
---------------------------------------------------
Report for cell lscc_fifo_Z351_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_rxcver/genblk2.RX_FIFO/genblk1.rx_fifo_inst/u_mem0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        166         0.3
                               LUTGATE	        160         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        211         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
            lscc_fifo_main_Z349_layer0	          1         0.3
---------------------------------------------------
Report for cell lscc_fifo_main_Z349_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_rxcver/genblk2.RX_FIFO/genblk1.rx_fifo_inst/u_mem0/fifo0
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        166         0.3
                               LUTGATE	        160         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        211         0.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
            lscc_soft_fifo_Z350_layer0	          1         0.3
---------------------------------------------------
Report for cell lscc_soft_fifo_Z350_layer0
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_rxcver/genblk2.RX_FIFO/genblk1.rx_fifo_inst/u_mem0/fifo0/_FABRIC.u_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        166         0.3
                               LUTGATE	        160         0.5
                                LUTCCU	          6         0.1
                                PFUREG	        211         0.6
---------------------------------------------------
Report for cell uart0_ipgen_lscc_uart_txmitt_8s_1s_7s_1_2_4_8_16_32_64
   Instance path: soc_golden_gsrd/uart0_inst/lscc_uart_inst/u_txmitt
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         96         0.2
                               LUTGATE	         80         0.2
                                LUTCCU	         16         0.3
                                PFUREG	         45         0.1
