# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab_1.srcs/sources_1/new/adder4.sv" \
"../../../../lab_1.srcs/sources_1/new/adder4_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
