/* Copyright (c) 2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 *
 * SPDX-FileCopyrightText: NVIDIA CORPORATION & AFFILIATES
 * SPDX-License-Identifier: LicenseRef-NvidiaProprietary
 *
 * NVIDIA CORPORATION, its affiliates and licensors retain all intellectual
 * property and proprietary rights in and to this material, related
 * documentation and any modifications thereto. Any use, reproduction,
 * disclosure or distribution of this material and related documentation
 * without an express license agreement from NVIDIA CORPORATION or
 * its affiliates is strictly prohibited.
 */

NVCV_DETAIL_DEF_TLAYOUT(W)
NVCV_DETAIL_DEF_TLAYOUT(WC)
NVCV_DETAIL_DEF_TLAYOUT(CW)

NVCV_DETAIL_DEF_TLAYOUT(NW)
NVCV_DETAIL_DEF_TLAYOUT(NWC)
NVCV_DETAIL_DEF_TLAYOUT(NCW)

NVCV_DETAIL_DEF_TLAYOUT(HW)
NVCV_DETAIL_DEF_TLAYOUT(NHW)

NVCV_DETAIL_DEF_TLAYOUT(FHW)
NVCV_DETAIL_DEF_TLAYOUT(NFHW)

NVCV_DETAIL_DEF_TLAYOUT(CHW)
NVCV_DETAIL_DEF_TLAYOUT(NCHW)
NVCV_DETAIL_DEF_TLAYOUT(HWC)
NVCV_DETAIL_DEF_TLAYOUT(NHWC)

NVCV_DETAIL_DEF_TLAYOUT(CFHW)
NVCV_DETAIL_DEF_TLAYOUT(FCHW)
NVCV_DETAIL_DEF_TLAYOUT(FHWC)
NVCV_DETAIL_DEF_TLAYOUT(NCFHW)
NVCV_DETAIL_DEF_TLAYOUT(NFCHW)
NVCV_DETAIL_DEF_TLAYOUT(NFHWC)

NVCV_DETAIL_DEF_TLAYOUT(DHW)
NVCV_DETAIL_DEF_TLAYOUT(NDHW)

NVCV_DETAIL_DEF_TLAYOUT(CDHW)
NVCV_DETAIL_DEF_TLAYOUT(DHWC)
NVCV_DETAIL_DEF_TLAYOUT(NCDHW)
NVCV_DETAIL_DEF_TLAYOUT(NDHWC)

NVCV_DETAIL_DEF_TLAYOUT(FDHW)
NVCV_DETAIL_DEF_TLAYOUT(NFDHW)

NVCV_DETAIL_DEF_TLAYOUT(CFDHW)
NVCV_DETAIL_DEF_TLAYOUT(FCDHW)
NVCV_DETAIL_DEF_TLAYOUT(FDHWC)
NVCV_DETAIL_DEF_TLAYOUT(NCFDHW)
NVCV_DETAIL_DEF_TLAYOUT(NFCDHW)
NVCV_DETAIL_DEF_TLAYOUT(NFDHWC)
