# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../edit_rri_control_v1_0.srcs/sources_1/ip/dac_block_ram_gen/sim/dac_block_ram_gen.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
