Analysis & Synthesis report for ProcessadorAOC
Sat Nov 16 17:17:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |YouseiOS|BIOS:BIOSSystem|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for HDSimulado:HD|altsyncram:ram_rtl_0|altsyncram_o1a1:auto_generated
 18. Source assignments for MemoriaInstrucoes:MI|altsyncram:ram_rtl_0|altsyncram_rua1:auto_generated
 19. Source assignments for SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0|altsyncram_lrd1:auto_generated
 20. Source assignments for ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0|altsyncram_lrd1:auto_generated
 21. Source assignments for Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0|altsyncram_ksd1:auto_generated
 22. Parameter Settings for User Entity Instance: MemoriaInstrucoes:MI
 23. Parameter Settings for User Entity Instance: Processador:CPU|ModuloIO:ModuloIO
 24. Parameter Settings for User Entity Instance: BIOS:BIOSSystem
 25. Parameter Settings for User Entity Instance: BIOS:BIOSSystem|POST:PostFirware
 26. Parameter Settings for User Entity Instance: HDSimulado:HD
 27. Parameter Settings for User Entity Instance: VARIAVEIS_AMBIENTE:Vars
 28. Parameter Settings for User Entity Instance: VARIAVEIS_AMBIENTE:Vars|TemporizadorRoundRobin:TRR
 29. Parameter Settings for Inferred Entity Instance: HDSimulado:HD|altsyncram:ram_rtl_0
 30. Parameter Settings for Inferred Entity Instance: MemoriaInstrucoes:MI|altsyncram:ram_rtl_0
 31. Parameter Settings for Inferred Entity Instance: SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0
 32. Parameter Settings for Inferred Entity Instance: ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0
 33. Parameter Settings for Inferred Entity Instance: Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0
 34. Parameter Settings for Inferred Entity Instance: Processador:CPU|ULA:ULA|lpm_mult:Mult0
 35. Parameter Settings for Inferred Entity Instance: Processador:CPU|ULA:ULA|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: SistemaDeArquivos:Pages|lpm_mult:Mult0
 37. altsyncram Parameter Settings by Entity Instance
 38. lpm_mult Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "VARIAVEIS_AMBIENTE:Vars|TemporizadorRoundRobin:TRR"
 40. Port Connectivity Checks: "VARIAVEIS_AMBIENTE:Vars"
 41. Port Connectivity Checks: "HDSimulado:HD"
 42. Port Connectivity Checks: "BIOS:BIOSSystem|POST:PostFirware"
 43. Port Connectivity Checks: "Processador:CPU|ModuloIO:ModuloIO"
 44. Port Connectivity Checks: "Processador:CPU|ADD_Offset:AO"
 45. Port Connectivity Checks: "MemoriaInstrucoes:MI"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 16 17:17:50 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProcessadorAOC                              ;
; Top-level Entity Name              ; YouseiOS                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,711                                       ;
;     Total combinational functions  ; 3,649                                       ;
;     Dedicated logic registers      ; 1,191                                       ;
; Total registers                    ; 1191                                        ;
; Total pins                         ; 357                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 37,568                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; YouseiOS           ; ProcessadorAOC     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; ULA.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/ULA.v                                                              ;         ;
; Registradores.v                                           ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/Registradores.v                                                    ;         ;
; MUX_Reg2ALU.v                                             ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/MUX_Reg2ALU.v                                                      ;         ;
; Mux_PCSrc.v                                               ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/Mux_PCSrc.v                                                        ;         ;
; MUX_Mem2Reg.v                                             ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/MUX_Mem2Reg.v                                                      ;         ;
; Mux_4.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/Mux_4.v                                                            ;         ;
; ModuloIO.v                                                ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/ModuloIO.v                                                         ;         ;
; MemoriaInstrucoes.v                                       ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/MemoriaInstrucoes.v                                                ;         ;
; ExtensorDeSinal.v                                         ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/ExtensorDeSinal.v                                                  ;         ;
; ADD_Offset.v                                              ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/ADD_Offset.v                                                       ;         ;
; ADD.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/ADD.v                                                              ;         ;
; UnidadedeControle.v                                       ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/UnidadedeControle.v                                                ;         ;
; MemoriaDados.v                                            ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/MemoriaDados.v                                                     ;         ;
; YouseiOS.v                                                ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/YouseiOS.v                                                         ;         ;
; HDSimulado.v                                              ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/HDSimulado.v                                                       ;         ;
; BIOS.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/BIOS.v                                                             ;         ;
; POST.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/POST.v                                                             ;         ;
; MultiplexeMe.v                                            ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/MultiplexeMe.v                                                     ;         ;
; ProccessControlBlock.v                                    ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/ProccessControlBlock.v                                             ;         ;
; VARIAVEIS_AMBIENTE.v                                      ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/VARIAVEIS_AMBIENTE.v                                               ;         ;
; TemporizadorRoundRobin.v                                  ; yes             ; User Verilog HDL File                                 ; /home/jimmy/YouseiOS/TemporizadorRoundRobin.v                                           ;         ;
; Processador.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; /home/jimmy/YouseiOS/Processador.v                                                      ;         ;
; SistemaDeArquivos.v                                       ; yes             ; Auto-Found Verilog HDL File                           ; /home/jimmy/YouseiOS/SistemaDeArquivos.v                                                ;         ;
; MemoryManagementUnit.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; /home/jimmy/YouseiOS/MemoryManagementUnit.v                                             ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                                            ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                                ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                                ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_o1a1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/altsyncram_o1a1.tdf                                             ;         ;
; db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/jimmy/YouseiOS/db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif                  ;         ;
; db/altsyncram_rua1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/altsyncram_rua1.tdf                                             ;         ;
; db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/jimmy/YouseiOS/db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif          ;         ;
; db/altsyncram_lrd1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/altsyncram_lrd1.tdf                                             ;         ;
; db/altsyncram_ksd1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/altsyncram_ksd1.tdf                                             ;         ;
; lpm_mult.tdf                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                                           ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_7dt.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/mult_7dt.tdf                                                    ;         ;
; lpm_divide.tdf                                            ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                                           ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                                       ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_hkm.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/lpm_divide_hkm.tdf                                              ;         ;
; db/sign_div_unsign_9nh.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/sign_div_unsign_9nh.tdf                                         ;         ;
; db/alt_u_div_6af.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/alt_u_div_6af.tdf                                               ;         ;
; db/add_sub_7pc.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/add_sub_7pc.tdf                                                 ;         ;
; db/add_sub_8pc.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/add_sub_8pc.tdf                                                 ;         ;
; multcore.tdf                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                               ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                               ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                                            ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                                          ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                                        ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                                               ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                                           ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                               ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                                   ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_jgh.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; /home/jimmy/YouseiOS/db/add_sub_jgh.tdf                                                 ;         ;
; altshift.tdf                                              ; yes             ; Megafunction                                          ; /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,711          ;
;                                             ;                ;
; Total combinational functions               ; 3649           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2354           ;
;     -- 3 input functions                    ; 1063           ;
;     -- <=2 input functions                  ; 232            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2776           ;
;     -- arithmetic mode                      ; 873            ;
;                                             ;                ;
; Total registers                             ; 1191           ;
;     -- Dedicated logic registers            ; 1191           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 357            ;
; Total memory bits                           ; 37568          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Maximum fan-out node                        ; Clock50M~input ;
; Maximum fan-out                             ; 1351           ;
; Total fan-out                               ; 19099          ;
; Average fan-out                             ; 3.34           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |YouseiOS                                      ; 3649 (0)            ; 1191 (0)                  ; 37568       ; 6            ; 0       ; 3         ; 357  ; 0            ; |YouseiOS                                                                                                                                               ; YouseiOS             ; work         ;
;    |BIOS:BIOSSystem|                           ; 82 (69)             ; 43 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|BIOS:BIOSSystem                                                                                                                               ; BIOS                 ; work         ;
;       |POST:PostFirware|                       ; 13 (13)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|BIOS:BIOSSystem|POST:PostFirware                                                                                                              ; POST                 ; work         ;
;    |HDSimulado:HD|                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|HDSimulado:HD                                                                                                                                 ; HDSimulado           ; work         ;
;       |altsyncram:ram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|HDSimulado:HD|altsyncram:ram_rtl_0                                                                                                            ; altsyncram           ; work         ;
;          |altsyncram_o1a1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|HDSimulado:HD|altsyncram:ram_rtl_0|altsyncram_o1a1:auto_generated                                                                             ; altsyncram_o1a1      ; work         ;
;    |MemoriaInstrucoes:MI|                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|MemoriaInstrucoes:MI                                                                                                                          ; MemoriaInstrucoes    ; work         ;
;       |altsyncram:ram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|MemoriaInstrucoes:MI|altsyncram:ram_rtl_0                                                                                                     ; altsyncram           ; work         ;
;          |altsyncram_rua1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|MemoriaInstrucoes:MI|altsyncram:ram_rtl_0|altsyncram_rua1:auto_generated                                                                      ; altsyncram_rua1      ; work         ;
;    |MemoryManagementUnit:MMU|                  ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|MemoryManagementUnit:MMU                                                                                                                      ; MemoryManagementUnit ; work         ;
;    |MultiplexeMe:MuxBIOS|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|MultiplexeMe:MuxBIOS                                                                                                                          ; MultiplexeMe         ; work         ;
;    |ProccessControlBlock:BCP|                  ; 35 (35)             ; 41 (41)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|ProccessControlBlock:BCP                                                                                                                      ; ProccessControlBlock ; work         ;
;       |altsyncram:Contexto_PC_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0                                                                                         ; altsyncram           ; work         ;
;          |altsyncram_lrd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0|altsyncram_lrd1:auto_generated                                                          ; altsyncram_lrd1      ; work         ;
;    |Processador:CPU|                           ; 3355 (38)           ; 1056 (0)                  ; 4096        ; 6            ; 0       ; 3         ; 0    ; 0            ; |YouseiOS|Processador:CPU                                                                                                                               ; Processador          ; work         ;
;       |ADD_Offset:AO|                          ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ADD_Offset:AO                                                                                                                 ; ADD_Offset           ; work         ;
;       |MUX_Mem2Reg:MM2R|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|MUX_Mem2Reg:MM2R                                                                                                              ; MUX_Mem2Reg          ; work         ;
;       |MUX_Reg2ALU:MR2A|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|MUX_Reg2ALU:MR2A                                                                                                              ; MUX_Reg2ALU          ; work         ;
;       |MemoriaDados:MD|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|MemoriaDados:MD                                                                                                               ; MemoriaDados         ; work         ;
;          |altsyncram:Memoria_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0                                                                                      ; altsyncram           ; work         ;
;             |altsyncram_ksd1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0|altsyncram_ksd1:auto_generated                                                       ; altsyncram_ksd1      ; work         ;
;       |ModuloIO:ModuloIO|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ModuloIO:ModuloIO                                                                                                             ; ModuloIO             ; work         ;
;       |Mux_4:Mux_4|                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|Mux_4:Mux_4                                                                                                                   ; Mux_4                ; work         ;
;       |Mux_PCSrc:MPCS|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|Mux_PCSrc:MPCS                                                                                                                ; Mux_PCSrc            ; work         ;
;       |Registradores:Reg|                      ; 1394 (1394)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|Registradores:Reg                                                                                                             ; Registradores        ; work         ;
;       |ULA:ULA|                                ; 1702 (559)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA                                                                                                                       ; ULA                  ; work         ;
;          |lpm_divide:Div0|                     ; 1115 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_divide:Div0                                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_hkm:auto_generated|    ; 1115 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm       ; work         ;
;                |sign_div_unsign_9nh:divider|   ; 1115 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh  ; work         ;
;                   |alt_u_div_6af:divider|      ; 1115 (1114)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af        ; work         ;
;                      |add_sub_8pc:add_sub_1|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc          ; work         ;
;          |lpm_mult:Mult0|                      ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_mult:Mult0                                                                                                        ; lpm_mult             ; work         ;
;             |mult_7dt:auto_generated|          ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |YouseiOS|Processador:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt             ; work         ;
;       |UnidadedeControle:UC|                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|Processador:CPU|UnidadedeControle:UC                                                                                                          ; UnidadedeControle    ; work         ;
;    |SistemaDeArquivos:Pages|                   ; 51 (39)             ; 45 (45)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages                                                                                                                       ; SistemaDeArquivos    ; work         ;
;       |altsyncram:Paginas_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0                                                                                              ; altsyncram           ; work         ;
;          |altsyncram_lrd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0|altsyncram_lrd1:auto_generated                                                               ; altsyncram_lrd1      ; work         ;
;       |lpm_mult:Mult0|                         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|lpm_mult:Mult0                                                                                                        ; lpm_mult             ; work         ;
;          |multcore:mult_core|                  ; 12 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core                                                                                     ; multcore             ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add             ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub          ; work         ;
;                   |add_sub_jgh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                     ; add_sub_jgh          ; work         ;
;    |VARIAVEIS_AMBIENTE:Vars|                   ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |YouseiOS|VARIAVEIS_AMBIENTE:Vars                                                                                                                       ; VARIAVEIS_AMBIENTE   ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                       ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; HDSimulado:HD|altsyncram:ram_rtl_0|altsyncram_o1a1:auto_generated|ALTSYNCRAM                       ; AUTO ; Single Port      ; 512          ; 32           ; --           ; --           ; 16384 ; db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif         ;
; MemoriaInstrucoes:MI|altsyncram:ram_rtl_0|altsyncram_rua1:auto_generated|ALTSYNCRAM                ; AUTO ; Single Port      ; 512          ; 32           ; --           ; --           ; 16384 ; db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif ;
; ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0|altsyncram_lrd1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 11           ; 32           ; 11           ; 32           ; 352   ; None                                                      ;
; Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0|altsyncram_ksd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                      ;
; SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0|altsyncram_lrd1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 11           ; 32           ; 11           ; 32           ; 352   ; None                                                      ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |YouseiOS|BIOS:BIOSSystem|state ;
+---------+---------+---------+---------+---------+
; Name    ; state.D ; state.C ; state.B ; state.A ;
+---------+---------+---------+---------+---------+
; state.A ; 0       ; 0       ; 0       ; 0       ;
; state.B ; 0       ; 0       ; 1       ; 1       ;
; state.C ; 0       ; 1       ; 0       ; 1       ;
; state.D ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; BIOS:BIOSSystem|state~4               ; Lost fanout        ;
; BIOS:BIOSSystem|state~5               ; Lost fanout        ;
; SistemaDeArquivos:Pages|PID_Add[4]    ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1191  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1104  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; BIOS:BIOSSystem|BiosSign               ; 119     ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                           ;
+-------------------------------------------------+-----------------------------------------------+------+
; Register Name                                   ; Megafunction                                  ; Type ;
+-------------------------------------------------+-----------------------------------------------+------+
; HDSimulado:HD|addr_reg[0..8]                    ; HDSimulado:HD|ram_rtl_0                       ; RAM  ;
; MemoriaInstrucoes:MI|addr_reg[0..8]             ; MemoriaInstrucoes:MI|ram_rtl_0                ; RAM  ;
; Processador:CPU|MemoriaDados:MD|ReadData[0..31] ; Processador:CPU|MemoriaDados:MD|Memoria_rtl_0 ; RAM  ;
+-------------------------------------------------+-----------------------------------------------+------+


+----------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                         ;
+-------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; RAM Name                                   ;
+-------------------------------------------------------+--------------------------------------------+
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[0]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[1]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[2]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[3]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[4]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[5]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[6]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[7]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[8]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[9]       ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[10]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[11]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[12]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[13]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[14]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[15]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[16]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[17]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[18]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[19]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[20]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[21]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[22]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[23]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[24]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[25]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[26]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[27]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[28]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[29]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[30]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[31]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[32]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[33]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[34]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[35]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[36]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[37]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[38]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[39]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; SistemaDeArquivos:Pages|Paginas_rtl_0_bypass[40]      ; SistemaDeArquivos:Pages|Paginas_rtl_0      ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[0]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[1]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[2]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[3]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[4]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[5]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[6]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[7]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[8]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[9]  ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[10] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[11] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[12] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[13] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[14] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[15] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[16] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[17] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[18] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[19] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[20] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[21] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[22] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[23] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[24] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[25] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[26] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[27] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[28] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[29] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[30] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[31] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[32] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[33] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[34] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[35] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[36] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[37] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[38] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[39] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
; ProccessControlBlock:BCP|Contexto_PC_rtl_0_bypass[40] ; ProccessControlBlock:BCP|Contexto_PC_rtl_0 ;
+-------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |YouseiOS|BIOS:BIOSSystem|BIOS_Instr[12]             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |YouseiOS|Processador:CPU|Mux_4:Mux_4|M2R[6]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |YouseiOS|Processador:CPU|Mux_PCSrc:MPCS|InputPC[31] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |YouseiOS|BIOS:BIOSSystem|Selector4                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |YouseiOS|BIOS:BIOSSystem|Selector2                  ;
; 190:1              ; 31 bits   ; 3906 LEs      ; 310 LEs              ; 3596 LEs               ; No         ; |YouseiOS|Processador:CPU|ULA:ULA|Mux24              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for HDSimulado:HD|altsyncram:ram_rtl_0|altsyncram_o1a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for MemoriaInstrucoes:MI|altsyncram:ram_rtl_0|altsyncram_rua1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0|altsyncram_lrd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0|altsyncram_lrd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0|altsyncram_ksd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoriaInstrucoes:MI ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
; ADDR_WIDTH     ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:CPU|ModuloIO:ModuloIO ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; A              ; 0     ; Unsigned Binary                                       ;
; B              ; 1     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BIOS:BIOSSystem ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; A              ; 0      ; Signed Integer                     ;
; B              ; 1      ; Signed Integer                     ;
; C              ; 2      ; Signed Integer                     ;
; D              ; 3      ; Signed Integer                     ;
; BEGIN_FILE     ; 010101 ; Unsigned Binary                    ;
; END_FILE       ; 010110 ; Unsigned Binary                    ;
; HD_HEAD        ; 010111 ; Unsigned Binary                    ;
; HD_END         ; 011000 ; Unsigned Binary                    ;
; HALT           ; 011001 ; Unsigned Binary                    ;
; CREATE_FILE    ; 011101 ; Unsigned Binary                    ;
; CLOSE_FILE     ; 100000 ; Unsigned Binary                    ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BIOS:BIOSSystem|POST:PostFirware ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDSimulado:HD ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                    ;
; ADDR_WIDTH     ; 9     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VARIAVEIS_AMBIENTE:Vars ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; EMIT_MSG       ; 011010 ; Unsigned Binary                            ;
; ROUND_ROBIN    ; 011011 ; Unsigned Binary                            ;
; SET_PID        ; 011100 ; Unsigned Binary                            ;
; CREATE_FILE    ; 011101 ; Unsigned Binary                            ;
; KERNEL_SWAP    ; 100001 ; Unsigned Binary                            ;
; INPUT          ; 001000 ; Unsigned Binary                            ;
; HD_READ        ; 011111 ; Unsigned Binary                            ;
; END_FILE       ; 010110 ; Unsigned Binary                            ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VARIAVEIS_AMBIENTE:Vars|TemporizadorRoundRobin:TRR ;
+----------------+--------+-----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                  ;
+----------------+--------+-----------------------------------------------------------------------+
; Quantum        ; 010100 ; Unsigned Binary                                                       ;
; S0             ; 0      ; Unsigned Binary                                                       ;
; S1             ; 1      ; Unsigned Binary                                                       ;
+----------------+--------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HDSimulado:HD|altsyncram:ram_rtl_0                     ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                       ; Untyped        ;
; WIDTH_A                            ; 32                                                ; Untyped        ;
; WIDTHAD_A                          ; 9                                                 ; Untyped        ;
; NUMWORDS_A                         ; 512                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_o1a1                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoriaInstrucoes:MI|altsyncram:ram_rtl_0                      ;
+------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                     ; Type           ;
+------------------------------------+-----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                               ; Untyped        ;
; WIDTH_A                            ; 32                                                        ; Untyped        ;
; WIDTHAD_A                          ; 9                                                         ; Untyped        ;
; NUMWORDS_A                         ; 512                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; INIT_FILE                          ; db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rua1                                           ; Untyped        ;
+------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Untyped                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                               ;
; NUMWORDS_A                         ; 11                   ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 32                   ; Untyped                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                               ;
; NUMWORDS_B                         ; 11                   ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_lrd1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                    ;
; NUMWORDS_A                         ; 11                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                    ;
; NUMWORDS_B                         ; 11                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_lrd1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 7                    ; Untyped                                       ;
; NUMWORDS_A                         ; 128                  ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 7                    ; Untyped                                       ;
; NUMWORDS_B                         ; 128                  ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ksd1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processador:CPU|ULA:ULA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                 ;
; LPM_WIDTHB                                     ; 32           ; Untyped                 ;
; LPM_WIDTHP                                     ; 64           ; Untyped                 ;
; LPM_WIDTHR                                     ; 64           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processador:CPU|ULA:ULA|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SistemaDeArquivos:Pages|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 6            ; Untyped                 ;
; LPM_WIDTHB                                     ; 5            ; Untyped                 ;
; LPM_WIDTHP                                     ; 11           ; Untyped                 ;
; LPM_WIDTHR                                     ; 11           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 5                                                        ;
; Entity Instance                           ; HDSimulado:HD|altsyncram:ram_rtl_0                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 512                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; MemoriaInstrucoes:MI|altsyncram:ram_rtl_0                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 512                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 11                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 11                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 11                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 11                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 128                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 2                                      ;
; Entity Instance                       ; Processador:CPU|ULA:ULA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                     ;
;     -- LPM_WIDTHB                     ; 32                                     ;
;     -- LPM_WIDTHP                     ; 64                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; SistemaDeArquivos:Pages|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                      ;
;     -- LPM_WIDTHB                     ; 5                                      ;
;     -- LPM_WIDTHP                     ; 11                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VARIAVEIS_AMBIENTE:Vars|TemporizadorRoundRobin:TRR"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SO_Kernel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VARIAVEIS_AMBIENTE:Vars"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; MSG_OUT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MSG_Sign ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDSimulado:HD"                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIOS:BIOSSystem|POST:PostFirware"                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processador:CPU|ModuloIO:ModuloIO"                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; detector_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Processador:CPU|ADD_Offset:AO" ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; Offset[31..1] ; Input ; Info     ; Stuck at GND           ;
; Offset[0]     ; Input ; Info     ; Stuck at VCC           ;
+---------------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoriaInstrucoes:MI"                                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Endereco ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 357                         ;
; cycloneiii_ff         ; 1191                        ;
;     CLR               ; 4                           ;
;     ENA               ; 1104                        ;
;     plain             ; 83                          ;
; cycloneiii_lcell_comb ; 3651                        ;
;     arith             ; 873                         ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 762                         ;
;     normal            ; 2778                        ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 301                         ;
;         4 data inputs ; 2354                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 142.60                      ;
; Average LUT depth     ; 98.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 16 17:17:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorAOC -c ProcessadorAOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ShiftLeft2.v
    Info (12023): Found entity 1: ShiftLeft2 File: /home/jimmy/YouseiOS/ShiftLeft2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Display7Segmentos.v
    Info (12023): Found entity 1: Display7Segmentos File: /home/jimmy/YouseiOS/Display7Segmentos.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Interface.v
    Info (12023): Found entity 1: Interface File: /home/jimmy/YouseiOS/Interface.v Line: 1
Warning (12019): Can't analyze file -- file ProcessadorAOC.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ULA.v
    Info (12023): Found entity 1: ULA File: /home/jimmy/YouseiOS/ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Registradores.v
    Info (12023): Found entity 1: Registradores File: /home/jimmy/YouseiOS/Registradores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter File: /home/jimmy/YouseiOS/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MUX_Reg2ALU.v
    Info (12023): Found entity 1: MUX_Reg2ALU File: /home/jimmy/YouseiOS/MUX_Reg2ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mux_PCSrc.v
    Info (12023): Found entity 1: Mux_PCSrc File: /home/jimmy/YouseiOS/Mux_PCSrc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MUX_Mem2Reg.v
    Info (12023): Found entity 1: MUX_Mem2Reg File: /home/jimmy/YouseiOS/MUX_Mem2Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mux_4.v
    Info (12023): Found entity 1: Mux_4 File: /home/jimmy/YouseiOS/Mux_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ModuloIO.v
    Info (12023): Found entity 1: ModuloIO File: /home/jimmy/YouseiOS/ModuloIO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoriaInstrucoes.v
    Info (12023): Found entity 1: MemoriaInstrucoes File: /home/jimmy/YouseiOS/MemoriaInstrucoes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ExtensorDeSinal.v
    Info (12023): Found entity 1: ExtensorDeSinal File: /home/jimmy/YouseiOS/ExtensorDeSinal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ControleULA.v
    Info (12023): Found entity 1: ControleULA File: /home/jimmy/YouseiOS/ControleULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADD_Offset.v
    Info (12023): Found entity 1: ADD_Offset File: /home/jimmy/YouseiOS/ADD_Offset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADD.v
    Info (12023): Found entity 1: ADD File: /home/jimmy/YouseiOS/ADD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file UnidadedeControle.v
    Info (12023): Found entity 1: UnidadedeControle File: /home/jimmy/YouseiOS/UnidadedeControle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoriaDados.v
    Info (12023): Found entity 1: MemoriaDados File: /home/jimmy/YouseiOS/MemoriaDados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Esquematico.bdf
    Info (12023): Found entity 1: Esquematico
Info (12021): Found 1 design units, including 1 entities, in source file DeBounce.v
    Info (12023): Found entity 1: DeBounce File: /home/jimmy/YouseiOS/DeBounce.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Temporizador.v
    Info (12023): Found entity 1: Temporizador File: /home/jimmy/YouseiOS/Temporizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Bin2BCD.v
    Info (12023): Found entity 1: Bin2BCD File: /home/jimmy/YouseiOS/Bin2BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file YouseiOS.v
    Info (12023): Found entity 1: YouseiOS File: /home/jimmy/YouseiOS/YouseiOS.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file HDSimulado.v
    Info (12023): Found entity 1: HDSimulado File: /home/jimmy/YouseiOS/HDSimulado.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BIOS.v
    Info (12023): Found entity 1: BIOS File: /home/jimmy/YouseiOS/BIOS.v Line: 1
Warning (12019): Can't analyze file -- file Paginacao.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file POST.v
    Info (12023): Found entity 1: POST File: /home/jimmy/YouseiOS/POST.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file MultiplexeMe.v
    Info (12023): Found entity 1: MultiplexeMe File: /home/jimmy/YouseiOS/MultiplexeMe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProccessControlBlock.v
    Info (12023): Found entity 1: ProccessControlBlock File: /home/jimmy/YouseiOS/ProccessControlBlock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VARIAVEIS_AMBIENTE.v
    Info (12023): Found entity 1: VARIAVEIS_AMBIENTE File: /home/jimmy/YouseiOS/VARIAVEIS_AMBIENTE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file TemporizadorRoundRobin.v
    Info (12023): Found entity 1: TemporizadorRoundRobin File: /home/jimmy/YouseiOS/TemporizadorRoundRobin.v Line: 1
Warning (12019): Can't analyze file -- file CreatePage.v is missing
Warning (12019): Can't analyze file -- file IndexInstructionsMemory.v is missing
Info (12127): Elaborating entity "YouseiOS" for the top level hierarchy
Warning (10034): Output port "FisicalData" at YouseiOS.v(7) has no driver File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
Info (12128): Elaborating entity "MemoriaInstrucoes" for hierarchy "MemoriaInstrucoes:MI" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 18
Warning (12125): Using design file Processador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Processador File: /home/jimmy/YouseiOS/Processador.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Processador.v(41): created implicit net for "Set" File: /home/jimmy/YouseiOS/Processador.v Line: 41
Info (12128): Elaborating entity "Processador" for hierarchy "Processador:CPU" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 21
Info (12128): Elaborating entity "ADD_Offset" for hierarchy "Processador:CPU|ADD_Offset:AO" File: /home/jimmy/YouseiOS/Processador.v Line: 27
Info (12128): Elaborating entity "MUX_Mem2Reg" for hierarchy "Processador:CPU|MUX_Mem2Reg:MM2R" File: /home/jimmy/YouseiOS/Processador.v Line: 28
Info (12128): Elaborating entity "Registradores" for hierarchy "Processador:CPU|Registradores:Reg" File: /home/jimmy/YouseiOS/Processador.v Line: 30
Info (12128): Elaborating entity "MUX_Reg2ALU" for hierarchy "Processador:CPU|MUX_Reg2ALU:MR2A" File: /home/jimmy/YouseiOS/Processador.v Line: 31
Info (12128): Elaborating entity "ExtensorDeSinal" for hierarchy "Processador:CPU|ExtensorDeSinal:ES" File: /home/jimmy/YouseiOS/Processador.v Line: 32
Info (12128): Elaborating entity "ADD" for hierarchy "Processador:CPU|ADD:A" File: /home/jimmy/YouseiOS/Processador.v Line: 33
Info (12128): Elaborating entity "ULA" for hierarchy "Processador:CPU|ULA:ULA" File: /home/jimmy/YouseiOS/Processador.v Line: 34
Info (12128): Elaborating entity "MemoriaDados" for hierarchy "Processador:CPU|MemoriaDados:MD" File: /home/jimmy/YouseiOS/Processador.v Line: 36
Info (12128): Elaborating entity "Mux_PCSrc" for hierarchy "Processador:CPU|Mux_PCSrc:MPCS" File: /home/jimmy/YouseiOS/Processador.v Line: 37
Info (12128): Elaborating entity "Mux_4" for hierarchy "Processador:CPU|Mux_4:Mux_4" File: /home/jimmy/YouseiOS/Processador.v Line: 38
Info (12128): Elaborating entity "UnidadedeControle" for hierarchy "Processador:CPU|UnidadedeControle:UC" File: /home/jimmy/YouseiOS/Processador.v Line: 40
Info (12128): Elaborating entity "ModuloIO" for hierarchy "Processador:CPU|ModuloIO:ModuloIO" File: /home/jimmy/YouseiOS/Processador.v Line: 41
Info (12128): Elaborating entity "ProccessControlBlock" for hierarchy "ProccessControlBlock:BCP" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 23
Info (12128): Elaborating entity "MultiplexeMe" for hierarchy "MultiplexeMe:MuxBIOS" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 26
Info (12128): Elaborating entity "BIOS" for hierarchy "BIOS:BIOSSystem" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 29
Info (12128): Elaborating entity "POST" for hierarchy "BIOS:BIOSSystem|POST:PostFirware" File: /home/jimmy/YouseiOS/BIOS.v Line: 29
Warning (10030): Net "ram.data_a" at POST.v(14) has no driver or initial value, using a default initial value '0' File: /home/jimmy/YouseiOS/POST.v Line: 14
Warning (10030): Net "ram.waddr_a" at POST.v(14) has no driver or initial value, using a default initial value '0' File: /home/jimmy/YouseiOS/POST.v Line: 14
Warning (10030): Net "ram.we_a" at POST.v(14) has no driver or initial value, using a default initial value '0' File: /home/jimmy/YouseiOS/POST.v Line: 14
Info (12128): Elaborating entity "HDSimulado" for hierarchy "HDSimulado:HD" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 31
Warning (12125): Using design file SistemaDeArquivos.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SistemaDeArquivos File: /home/jimmy/YouseiOS/SistemaDeArquivos.v Line: 1
Info (12128): Elaborating entity "SistemaDeArquivos" for hierarchy "SistemaDeArquivos:Pages" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 33
Warning (12125): Using design file MemoryManagementUnit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MemoryManagementUnit File: /home/jimmy/YouseiOS/MemoryManagementUnit.v Line: 1
Info (12128): Elaborating entity "MemoryManagementUnit" for hierarchy "MemoryManagementUnit:MMU" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 35
Info (12128): Elaborating entity "VARIAVEIS_AMBIENTE" for hierarchy "VARIAVEIS_AMBIENTE:Vars" File: /home/jimmy/YouseiOS/YouseiOS.v Line: 38
Info (12128): Elaborating entity "TemporizadorRoundRobin" for hierarchy "VARIAVEIS_AMBIENTE:Vars|TemporizadorRoundRobin:TRR" File: /home/jimmy/YouseiOS/VARIAVEIS_AMBIENTE.v Line: 113
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/jimmy/YouseiOS/db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "HDSimulado:HD|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/jimmy/YouseiOS/HDSimulado.v Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/jimmy/YouseiOS/db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "MemoriaInstrucoes:MI|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/jimmy/YouseiOS/MemoriaInstrucoes.v Line: 10
Warning (276020): Inferred RAM node "SistemaDeArquivos:Pages|Paginas_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "ProccessControlBlock:BCP|Contexto_PC_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Processador:CPU|MemoriaDados:MD|Memoria_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Processador:CPU|Registradores:Reg|Registros" is uninferred due to asynchronous read logic File: /home/jimmy/YouseiOS/Registradores.v Line: 8
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/jimmy/YouseiOS/db/ProcessadorAOC.ram0_POST_29f19b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HDSimulado:HD|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoriaInstrucoes:MI|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SistemaDeArquivos:Pages|Paginas_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 11
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 11
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ProccessControlBlock:BCP|Contexto_PC_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 11
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 11
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Processador:CPU|MemoriaDados:MD|Memoria_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processador:CPU|ULA:ULA|Mult0" File: /home/jimmy/YouseiOS/ULA.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Processador:CPU|ULA:ULA|Div0" File: /home/jimmy/YouseiOS/ULA.v Line: 18
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SistemaDeArquivos:Pages|Mult0" File: /home/jimmy/YouseiOS/SistemaDeArquivos.v Line: 16
Info (12130): Elaborated megafunction instantiation "HDSimulado:HD|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "HDSimulado:HD|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ProcessadorAOC.ram0_HDSimulado_ff99326.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1a1.tdf
    Info (12023): Found entity 1: altsyncram_o1a1 File: /home/jimmy/YouseiOS/db/altsyncram_o1a1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MemoriaInstrucoes:MI|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "MemoriaInstrucoes:MI|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ProcessadorAOC.ram0_MemoriaInstrucoes_a9e79ff2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rua1.tdf
    Info (12023): Found entity 1: altsyncram_rua1 File: /home/jimmy/YouseiOS/db/altsyncram_rua1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0"
Info (12133): Instantiated megafunction "SistemaDeArquivos:Pages|altsyncram:Paginas_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "11"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "11"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrd1.tdf
    Info (12023): Found entity 1: altsyncram_lrd1 File: /home/jimmy/YouseiOS/db/altsyncram_lrd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0"
Info (12133): Instantiated megafunction "ProccessControlBlock:BCP|altsyncram:Contexto_PC_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "11"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "11"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0"
Info (12133): Instantiated megafunction "Processador:CPU|MemoriaDados:MD|altsyncram:Memoria_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ksd1.tdf
    Info (12023): Found entity 1: altsyncram_ksd1 File: /home/jimmy/YouseiOS/db/altsyncram_ksd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Processador:CPU|ULA:ULA|lpm_mult:Mult0" File: /home/jimmy/YouseiOS/ULA.v Line: 17
Info (12133): Instantiated megafunction "Processador:CPU|ULA:ULA|lpm_mult:Mult0" with the following parameter: File: /home/jimmy/YouseiOS/ULA.v Line: 17
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/jimmy/YouseiOS/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Processador:CPU|ULA:ULA|lpm_divide:Div0" File: /home/jimmy/YouseiOS/ULA.v Line: 18
Info (12133): Instantiated megafunction "Processador:CPU|ULA:ULA|lpm_divide:Div0" with the following parameter: File: /home/jimmy/YouseiOS/ULA.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/jimmy/YouseiOS/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/jimmy/YouseiOS/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/jimmy/YouseiOS/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/jimmy/YouseiOS/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/jimmy/YouseiOS/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0" File: /home/jimmy/YouseiOS/SistemaDeArquivos.v Line: 16
Info (12133): Instantiated megafunction "SistemaDeArquivos:Pages|lpm_mult:Mult0" with the following parameter: File: /home/jimmy/YouseiOS/SistemaDeArquivos.v Line: 16
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0" File: /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0" File: /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0" File: /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: /home/jimmy/YouseiOS/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "SistemaDeArquivos:Pages|lpm_mult:Mult0" File: /home/jimmy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Processador:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/jimmy/YouseiOS/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "Processador:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/jimmy/YouseiOS/db/mult_7dt.tdf Line: 90
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BIOS_Instruction[6]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[7]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[8]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[9]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[10]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[11]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[13]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[15]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "BIOS_Instruction[31]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[0]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[11]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[12]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[13]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[14]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[15]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[16]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[17]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[18]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[19]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[20]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[21]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[22]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[23]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[24]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[25]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[26]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[27]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[28]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[29]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[30]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "LocalData[31]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[0]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[1]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[2]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[3]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[4]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[5]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[6]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[7]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[8]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[9]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[10]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[11]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[12]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[13]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[14]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[15]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[16]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[17]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[18]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[19]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[20]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[21]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[22]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[23]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[24]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[25]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[26]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[27]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[28]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[29]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[30]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
    Warning (13410): Pin "FisicalData[31]" is stuck at GND File: /home/jimmy/YouseiOS/YouseiOS.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5352 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 355 output pins
    Info (21061): Implemented 4829 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 1073 megabytes
    Info: Processing ended: Sat Nov 16 17:17:51 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:36


