Determining the location of the ModelSim executable...

Using: C:/altera/13.0sp1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ej_a -c ej_a --vector_source="//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/Waveform.vwf" --testbench_file="//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/Waveform.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Oct 22 18:51:34 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ej_a -c ej_a --vector_source="//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/Waveform.vwf" --testbench_file="//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/Waveform.vwf.vht"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/" ej_a -c ej_a

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Oct 22 18:51:35 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/" ej_a -c ej_a
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ej_a_7_1200mv_85c_slow.vho in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a_7_1200mv_0c_slow.vho in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a_min_1200mv_0c_fast.vho in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a.vho in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a_7_1200mv_85c_vhd_slow.sdo in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a_7_1200mv_0c_vhd_slow.sdo in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a_min_1200mv_0c_vhd_fast.sdo in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file ej_a_vhd.sdo in folder "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 13065 megabytes
    Info: Processing ended: Tue Oct 22 18:51:36 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/ej_a.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/altera/13.0sp1/modelsim_ase/win32aloem/vsim -c -do ej_a.do

Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 


# 10.1d


# do ej_a.do 

# ** Warning: (vlib-34) Library already exists at "work".

# 

# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack

# -- Loading package cycloneive_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Compiling entity ej_a

# -- Compiling architecture structure of ej_a

# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity ej_a_vhd_vec_tst

# -- Compiling architecture ej_a_arch of ej_a_vhd_vec_tst

# vsim -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim -c -sdfmax ej_a_vhd_vec_tst/i1=ej_a_vhd.sdo -t 1ps -novopt work.ej_a_vhd_vec_tst 

'\\Mac\Home\Desktop\lab_fpga_CYCLONE_IV\PARTE A\simulation\qsim'
CMD.EXE was started with the above path as the current directory.
UNC paths are not supported.  Defaulting to Windows directory.

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ej_a_vhd_vec_tst(ej_a_arch)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# ** Error: (sdfcomp-7) Failed to open SDF file "ej_a_vhd.sdo" in read mode.
# 
# 
# No such file or directory. (errno = ENOENT)
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.ej_a(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ej_a_vhd_vec_tst File: Waveform.vwf.vht

# after#26

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading //Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/Waveform.vwf...

Reading //Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/ej_a.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to //Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE A/simulation/qsim/ej_a_20241022185138.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.