{
 "builder": {
  "_version": "1.0.0",
  "_logger": "hdl_checker.builders.ghdl",
  "_work_folder": "/home/chortic/Documents/Projects/UPSAMPLER/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "src",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vendors",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [],
  "__class__": "GHDL"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid13402.json",
   "__class__": "Path"
  },
  1631868918.4675052,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_coefcnt.sv",
     "__class__": "Path"
    },
    "mtime": 1631881097.6744652,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv.sv",
     "__class__": "Path"
    },
    "mtime": 1631636481.1372738,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_ramdrv_header.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_ramdrv_coefcnt.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_ramdrv_ringbuf.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpo7fcc5y8.svh",
     "__class__": "TemporaryPath"
    },
    "mtime": 1631883005.6911376,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/top_Upsampler.sv",
     "__class__": "Path"
    },
    "mtime": 1631622186.1715138,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_pc.sv",
     "__class__": "Path"
    },
    "mtime": 1631621417.2518861,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_pc.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        34
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_pc.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/include/ctrl.svh",
     "__class__": "Path"
    },
    "mtime": 1631697482.9990978,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
     "__class__": "Path"
    },
    "mtime": 1631695879.6716912,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "./hdl/include/CtrlUnit.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "./hdl/src/ControllerUnit.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        34
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "CtrlUnit",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_olut.sv",
     "__class__": "Path"
    },
    "mtime": 1631621187.6148045,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
     "__class__": "Path"
    },
    "mtime": 1631869009.3599682,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_pc.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_olut.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_regfdrv.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        5,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_ramdrv.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        4,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_fsm.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_ifetch.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        3,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
     "__class__": "Path"
    },
    "mtime": 1631873852.2024016,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        35
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        27,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        35
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_header.sv",
     "__class__": "Path"
    },
    "mtime": 1631882268.0638006,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
     "__class__": "Path"
    },
    "mtime": 1631695847.1275423,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        18,
        10
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        24
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        8,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
     "__class__": "Path"
    },
    "mtime": 1631695879.6716912,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        46,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        44,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        59,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        42
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        45,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        66,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        45,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        46,
        52
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        42,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        42,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        17,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        44,
        53
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        44,
        42
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        61,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        8,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        53
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        48,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        64,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        35,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        2
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        46,
        41
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        65,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        63,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        62,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        48,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ctrl",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        60,
        6
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/simulation/tb_Controller.v",
     "__class__": "Path"
    },
    "mtime": 1631608147.6523364,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/simulation/tb_Controller.v",
       "__class__": "Path"
      },
      "name": {
       "name": "global_define.vh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/chortic/Documents/Projects/UPSAMPLER/simulation/tb_Controller.v",
       "__class__": "Path"
      },
      "name": {
       "name": "controller/ctrl_top.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_regfdrv.sv",
     "__class__": "Path"
    },
    "mtime": 1631635645.7054553,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpo7fcc5y8.svh",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_pc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7pearum1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9r636qhf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxvtz29co.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpct78y8ik.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_coefcnt.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7iz13sww.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpywakptme.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpige28im8.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/include/ctrl.svh",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcfrzg0uz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpobet5in4.svh",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_header.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwjkqun2q.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr8t9a3ne.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_fsm.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_fsm",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/test/tb_Upsampler.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_Upsampler",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_coefcnt.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_ramdrv_coefcnt",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_olut.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_olut",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/include/ctrl.svh",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ctrl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_ringbuf.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_ramdrv_ringbuf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv_header.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_ramdrv_header",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ramdrv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_ramdrv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_pc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_pc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpo7fcc5y8.svh",
     "__class__": "TemporaryPath"
    },
    "type_": "package",
    "name": {
     "name": "ctrl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/simulation/tb_Controller.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_Controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_regfdrv.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_regfdrv",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/chortic/Documents/Projects/UPSAMPLER/hdl/src/controller/ctrl_ifetch.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl_ifetch",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}