vhdl xil_defaultlib  \
"../../../../cordic_processor_final.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" \

nosort
