library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity karim_elgammal_clock_divider is 
port( enable : in std_logic;
		reset  : in std_logic; 
		clk    : in std_logic; 
		en_out : in std_logic);