set_min_delay 30 -from clk1 -fall_from port* -through and1 -rise_to * -ignore_clock_latency -probe -reset_path
