#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  6 23:34:18 2019
# Process ID: 44732
# Current directory: C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51140 C:\Users\Mert Akin\Desktop\enes 245\ENES247_Yakin-master\lab1-mux\lab1_2_mux2-1-tristate\lab1_2_mux2-1-tristate.xpr
# Log file: C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/vivado.log
# Journal file: C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_2_mux2-1-tristate' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.ip_user_files', nor could it be found using path 'C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/ENES247-master/ENES247_Yakin/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 680.594 ; gain = 98.133
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: m2x1Mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 813.805 ; gain = 49.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/sources_1/imports/lab1_2_mux2-1-tristate/m2x1mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (1#1) [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/sources_1/imports/lab1_2_mux2-1-tristate/m2x1mux.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 852.484 ; gain = 88.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 852.484 ; gain = 88.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 852.484 ; gain = 88.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1224.527 ; gain = 460.422
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1224.527 ; gain = 460.422
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb  6 23:35:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb  6 23:36:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1256.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1748.961 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1748.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design impl_1
current_design synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: m2x1Mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.613 ; gain = 0.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/sources_1/imports/lab1_2_mux2-1-tristate/m2x1mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (1#1) [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/sources_1/imports/lab1_2_mux2-1-tristate/m2x1mux.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2212.664 ; gain = 30.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2212.723 ; gain = 30.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2212.723 ; gain = 30.320
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Desktop/enes 245/ENES247_Yakin-master/lab1-mux/lab1_2_mux2-1-tristate/lab1_2_mux2-1-tristate.srcs/constrs_1/imports/lab1_2_mux2-1-tristate/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2325.031 ; gain = 142.629
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2325.031 ; gain = 142.629
current_design impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  6 23:55:21 2019...
