// Seed: 180185051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
  logic id_6;
  always @(posedge 1) if (1 == 1) id_6 = -1'h0;
endmodule
module module_1 (
    output tri1  id_0
    , id_10,
    output tri   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri   id_4,
    output tri0  id_5,
    output wand  id_6,
    output uwire id_7,
    output tri0  id_8
);
  assign id_2 = 1'b0 ? id_4 : -1 - id_3;
  logic [-1 : -1 'b0] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
