
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//recode-sr-latin_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d90 <.init>:
  400d90:	stp	x29, x30, [sp, #-16]!
  400d94:	mov	x29, sp
  400d98:	bl	401020 <ferror@plt+0x60>
  400d9c:	ldp	x29, x30, [sp], #16
  400da0:	ret

Disassembly of section .plt:

0000000000400db0 <exit@plt-0x20>:
  400db0:	stp	x16, x30, [sp, #-16]!
  400db4:	adrp	x16, 412000 <ferror@plt+0x11040>
  400db8:	ldr	x17, [x16, #4088]
  400dbc:	add	x16, x16, #0xff8
  400dc0:	br	x17
  400dc4:	nop
  400dc8:	nop
  400dcc:	nop

0000000000400dd0 <exit@plt>:
  400dd0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400dd4:	ldr	x17, [x16]
  400dd8:	add	x16, x16, #0x0
  400ddc:	br	x17

0000000000400de0 <error@plt>:
  400de0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400de4:	ldr	x17, [x16, #8]
  400de8:	add	x16, x16, #0x8
  400dec:	br	x17

0000000000400df0 <iconv_close@plt>:
  400df0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400df4:	ldr	x17, [x16, #16]
  400df8:	add	x16, x16, #0x10
  400dfc:	br	x17

0000000000400e00 <set_program_name@plt>:
  400e00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e04:	ldr	x17, [x16, #24]
  400e08:	add	x16, x16, #0x18
  400e0c:	br	x17

0000000000400e10 <__cxa_atexit@plt>:
  400e10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e14:	ldr	x17, [x16, #32]
  400e18:	add	x16, x16, #0x20
  400e1c:	br	x17

0000000000400e20 <xrealloc@plt>:
  400e20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e24:	ldr	x17, [x16, #40]
  400e28:	add	x16, x16, #0x28
  400e2c:	br	x17

0000000000400e30 <bindtextdomain@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e34:	ldr	x17, [x16, #48]
  400e38:	add	x16, x16, #0x30
  400e3c:	br	x17

0000000000400e40 <__libc_start_main@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e44:	ldr	x17, [x16, #56]
  400e48:	add	x16, x16, #0x38
  400e4c:	br	x17

0000000000400e50 <xmalloc@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e54:	ldr	x17, [x16, #64]
  400e58:	add	x16, x16, #0x40
  400e5c:	br	x17

0000000000400e60 <close_stdout@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e64:	ldr	x17, [x16, #72]
  400e68:	add	x16, x16, #0x48
  400e6c:	br	x17

0000000000400e70 <proper_name_utf8@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e74:	ldr	x17, [x16, #80]
  400e78:	add	x16, x16, #0x50
  400e7c:	br	x17

0000000000400e80 <getc@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e84:	ldr	x17, [x16, #88]
  400e88:	add	x16, x16, #0x58
  400e8c:	br	x17

0000000000400e90 <__gmon_start__@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e94:	ldr	x17, [x16, #96]
  400e98:	add	x16, x16, #0x60
  400e9c:	br	x17

0000000000400ea0 <abort@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ea4:	ldr	x17, [x16, #104]
  400ea8:	add	x16, x16, #0x68
  400eac:	br	x17

0000000000400eb0 <feof@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400eb4:	ldr	x17, [x16, #112]
  400eb8:	add	x16, x16, #0x70
  400ebc:	br	x17

0000000000400ec0 <textdomain@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ec4:	ldr	x17, [x16, #120]
  400ec8:	add	x16, x16, #0x78
  400ecc:	br	x17

0000000000400ed0 <getopt_long@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ed4:	ldr	x17, [x16, #128]
  400ed8:	add	x16, x16, #0x80
  400edc:	br	x17

0000000000400ee0 <basename@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ee4:	ldr	x17, [x16, #136]
  400ee8:	add	x16, x16, #0x88
  400eec:	br	x17

0000000000400ef0 <xmem_cd_iconv@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ef4:	ldr	x17, [x16, #144]
  400ef8:	add	x16, x16, #0x90
  400efc:	br	x17

0000000000400f00 <proper_name@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f04:	ldr	x17, [x16, #152]
  400f08:	add	x16, x16, #0x98
  400f0c:	br	x17

0000000000400f10 <free@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f14:	ldr	x17, [x16, #160]
  400f18:	add	x16, x16, #0xa0
  400f1c:	br	x17

0000000000400f20 <fwrite@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f24:	ldr	x17, [x16, #168]
  400f28:	add	x16, x16, #0xa8
  400f2c:	br	x17

0000000000400f30 <iconv_open@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f34:	ldr	x17, [x16, #176]
  400f38:	add	x16, x16, #0xb0
  400f3c:	br	x17

0000000000400f40 <dcgettext@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f44:	ldr	x17, [x16, #184]
  400f48:	add	x16, x16, #0xb8
  400f4c:	br	x17

0000000000400f50 <c_strcasecmp@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f54:	ldr	x17, [x16, #192]
  400f58:	add	x16, x16, #0xc0
  400f5c:	br	x17

0000000000400f60 <printf@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f64:	ldr	x17, [x16, #200]
  400f68:	add	x16, x16, #0xc8
  400f6c:	br	x17

0000000000400f70 <__errno_location@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f74:	ldr	x17, [x16, #208]
  400f78:	add	x16, x16, #0xd0
  400f7c:	br	x17

0000000000400f80 <locale_charset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f84:	ldr	x17, [x16, #216]
  400f88:	add	x16, x16, #0xd8
  400f8c:	br	x17

0000000000400f90 <putchar@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f94:	ldr	x17, [x16, #224]
  400f98:	add	x16, x16, #0xe0
  400f9c:	br	x17

0000000000400fa0 <fprintf@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fa4:	ldr	x17, [x16, #232]
  400fa8:	add	x16, x16, #0xe8
  400fac:	br	x17

0000000000400fb0 <setlocale@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fb4:	ldr	x17, [x16, #240]
  400fb8:	add	x16, x16, #0xf0
  400fbc:	br	x17

0000000000400fc0 <ferror@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fc4:	ldr	x17, [x16, #248]
  400fc8:	add	x16, x16, #0xf8
  400fcc:	br	x17

Disassembly of section .text:

0000000000400fd0 <.text>:
  400fd0:	mov	x29, #0x0                   	// #0
  400fd4:	mov	x30, #0x0                   	// #0
  400fd8:	mov	x5, x0
  400fdc:	ldr	x1, [sp]
  400fe0:	add	x2, sp, #0x8
  400fe4:	mov	x6, sp
  400fe8:	movz	x0, #0x0, lsl #48
  400fec:	movk	x0, #0x0, lsl #32
  400ff0:	movk	x0, #0x40, lsl #16
  400ff4:	movk	x0, #0x10dc
  400ff8:	movz	x3, #0x0, lsl #48
  400ffc:	movk	x3, #0x0, lsl #32
  401000:	movk	x3, #0x40, lsl #16
  401004:	movk	x3, #0x19f0
  401008:	movz	x4, #0x0, lsl #48
  40100c:	movk	x4, #0x0, lsl #32
  401010:	movk	x4, #0x40, lsl #16
  401014:	movk	x4, #0x1a70
  401018:	bl	400e40 <__libc_start_main@plt>
  40101c:	bl	400ea0 <abort@plt>
  401020:	adrp	x0, 412000 <ferror@plt+0x11040>
  401024:	ldr	x0, [x0, #4064]
  401028:	cbz	x0, 401030 <ferror@plt+0x70>
  40102c:	b	400e90 <__gmon_start__@plt>
  401030:	ret
  401034:	nop
  401038:	adrp	x0, 413000 <ferror@plt+0x12040>
  40103c:	add	x0, x0, #0x110
  401040:	adrp	x1, 413000 <ferror@plt+0x12040>
  401044:	add	x1, x1, #0x110
  401048:	cmp	x1, x0
  40104c:	b.eq	401064 <ferror@plt+0xa4>  // b.none
  401050:	adrp	x1, 401000 <ferror@plt+0x40>
  401054:	ldr	x1, [x1, #2720]
  401058:	cbz	x1, 401064 <ferror@plt+0xa4>
  40105c:	mov	x16, x1
  401060:	br	x16
  401064:	ret
  401068:	adrp	x0, 413000 <ferror@plt+0x12040>
  40106c:	add	x0, x0, #0x110
  401070:	adrp	x1, 413000 <ferror@plt+0x12040>
  401074:	add	x1, x1, #0x110
  401078:	sub	x1, x1, x0
  40107c:	lsr	x2, x1, #63
  401080:	add	x1, x2, x1, asr #3
  401084:	cmp	xzr, x1, asr #1
  401088:	asr	x1, x1, #1
  40108c:	b.eq	4010a4 <ferror@plt+0xe4>  // b.none
  401090:	adrp	x2, 401000 <ferror@plt+0x40>
  401094:	ldr	x2, [x2, #2728]
  401098:	cbz	x2, 4010a4 <ferror@plt+0xe4>
  40109c:	mov	x16, x2
  4010a0:	br	x16
  4010a4:	ret
  4010a8:	stp	x29, x30, [sp, #-32]!
  4010ac:	mov	x29, sp
  4010b0:	str	x19, [sp, #16]
  4010b4:	adrp	x19, 413000 <ferror@plt+0x12040>
  4010b8:	ldrb	w0, [x19, #312]
  4010bc:	cbnz	w0, 4010cc <ferror@plt+0x10c>
  4010c0:	bl	401038 <ferror@plt+0x78>
  4010c4:	mov	w0, #0x1                   	// #1
  4010c8:	strb	w0, [x19, #312]
  4010cc:	ldr	x19, [sp, #16]
  4010d0:	ldp	x29, x30, [sp], #32
  4010d4:	ret
  4010d8:	b	401068 <ferror@plt+0xa8>
  4010dc:	stp	x29, x30, [sp, #-64]!
  4010e0:	stp	x24, x23, [sp, #16]
  4010e4:	stp	x22, x21, [sp, #32]
  4010e8:	stp	x20, x19, [sp, #48]
  4010ec:	ldr	x8, [x1]
  4010f0:	mov	w19, w0
  4010f4:	mov	x29, sp
  4010f8:	mov	x20, x1
  4010fc:	mov	x0, x8
  401100:	bl	400e00 <set_program_name@plt>
  401104:	adrp	x1, 401000 <ferror@plt+0x40>
  401108:	add	x1, x1, #0xdeb
  40110c:	mov	w0, #0x6                   	// #6
  401110:	bl	400fb0 <setlocale@plt>
  401114:	adrp	x21, 401000 <ferror@plt+0x40>
  401118:	add	x21, x21, #0xab0
  40111c:	adrp	x1, 401000 <ferror@plt+0x40>
  401120:	add	x1, x1, #0xabe
  401124:	mov	x0, x21
  401128:	bl	400e30 <bindtextdomain@plt>
  40112c:	mov	x0, x21
  401130:	bl	400ec0 <textdomain@plt>
  401134:	adrp	x0, 400000 <exit@plt-0xdd0>
  401138:	add	x0, x0, #0xe60
  40113c:	bl	401a78 <ferror@plt+0xab8>
  401140:	adrp	x21, 401000 <ferror@plt+0x40>
  401144:	adrp	x22, 401000 <ferror@plt+0x40>
  401148:	mov	w23, wzr
  40114c:	mov	w24, wzr
  401150:	add	x21, x21, #0xad0
  401154:	add	x22, x22, #0xef8
  401158:	b	401160 <ferror@plt+0x1a0>
  40115c:	mov	w23, #0x1                   	// #1
  401160:	mov	w0, w19
  401164:	mov	x1, x20
  401168:	mov	x2, x21
  40116c:	mov	x3, x22
  401170:	mov	x4, xzr
  401174:	bl	400ed0 <getopt_long@plt>
  401178:	cmp	w0, #0x55
  40117c:	b.le	401198 <ferror@plt+0x1d8>
  401180:	cmp	w0, #0x56
  401184:	b.eq	40115c <ferror@plt+0x19c>  // b.none
  401188:	cmp	w0, #0x68
  40118c:	b.ne	40125c <ferror@plt+0x29c>  // b.any
  401190:	mov	w24, #0x1                   	// #1
  401194:	b	401160 <ferror@plt+0x1a0>
  401198:	cbz	w0, 401160 <ferror@plt+0x1a0>
  40119c:	cmn	w0, #0x1
  4011a0:	b.ne	40125c <ferror@plt+0x29c>  // b.any
  4011a4:	tbz	w23, #0, 401250 <ferror@plt+0x290>
  4011a8:	adrp	x8, 413000 <ferror@plt+0x12040>
  4011ac:	ldr	x0, [x8, #304]
  4011b0:	bl	400ee0 <basename@plt>
  4011b4:	mov	x1, x0
  4011b8:	adrp	x0, 401000 <ferror@plt+0x40>
  4011bc:	adrp	x2, 401000 <ferror@plt+0x40>
  4011c0:	adrp	x3, 401000 <ferror@plt+0x40>
  4011c4:	add	x0, x0, #0xad3
  4011c8:	add	x2, x2, #0xab0
  4011cc:	add	x3, x3, #0xae3
  4011d0:	bl	400f60 <printf@plt>
  4011d4:	adrp	x1, 401000 <ferror@plt+0x40>
  4011d8:	add	x1, x1, #0xaea
  4011dc:	mov	w2, #0x5                   	// #5
  4011e0:	mov	x0, xzr
  4011e4:	bl	400f40 <dcgettext@plt>
  4011e8:	adrp	x1, 401000 <ferror@plt+0x40>
  4011ec:	adrp	x2, 401000 <ferror@plt+0x40>
  4011f0:	add	x1, x1, #0xbc4
  4011f4:	add	x2, x2, #0xbce
  4011f8:	bl	400f60 <printf@plt>
  4011fc:	adrp	x1, 401000 <ferror@plt+0x40>
  401200:	add	x1, x1, #0xbf0
  401204:	mov	w2, #0x5                   	// #5
  401208:	mov	x0, xzr
  40120c:	bl	400f40 <dcgettext@plt>
  401210:	mov	x19, x0
  401214:	adrp	x0, 401000 <ferror@plt+0x40>
  401218:	adrp	x1, 401000 <ferror@plt+0x40>
  40121c:	add	x0, x0, #0xc07
  401220:	add	x1, x1, #0xc14
  401224:	bl	400e70 <proper_name_utf8@plt>
  401228:	mov	x20, x0
  40122c:	adrp	x0, 401000 <ferror@plt+0x40>
  401230:	add	x0, x0, #0xc22
  401234:	bl	400f00 <proper_name@plt>
  401238:	mov	x2, x0
  40123c:	mov	x0, x19
  401240:	mov	x1, x20
  401244:	bl	400f60 <printf@plt>
  401248:	mov	w0, wzr
  40124c:	bl	400dd0 <exit@plt>
  401250:	tbz	w24, #0, 401264 <ferror@plt+0x2a4>
  401254:	mov	w0, wzr
  401258:	bl	4012ac <ferror@plt+0x2ec>
  40125c:	mov	w0, #0x1                   	// #1
  401260:	bl	4012ac <ferror@plt+0x2ec>
  401264:	adrp	x8, 413000 <ferror@plt+0x12040>
  401268:	ldr	w8, [x8, #280]
  40126c:	cmp	w8, w19
  401270:	b.ge	401298 <ferror@plt+0x2d8>  // b.tcont
  401274:	adrp	x1, 401000 <ferror@plt+0x40>
  401278:	add	x1, x1, #0xc2f
  40127c:	mov	w2, #0x5                   	// #5
  401280:	mov	x0, xzr
  401284:	bl	400f40 <dcgettext@plt>
  401288:	mov	x2, x0
  40128c:	mov	w0, #0x1                   	// #1
  401290:	mov	w1, wzr
  401294:	bl	400de0 <error@plt>
  401298:	adrp	x8, 413000 <ferror@plt+0x12040>
  40129c:	ldr	x0, [x8, #296]
  4012a0:	bl	4013d8 <ferror@plt+0x418>
  4012a4:	mov	w0, wzr
  4012a8:	bl	400dd0 <exit@plt>
  4012ac:	stp	x29, x30, [sp, #-32]!
  4012b0:	stp	x20, x19, [sp, #16]
  4012b4:	mov	w19, w0
  4012b8:	mov	x29, sp
  4012bc:	cbnz	w0, 4013a0 <ferror@plt+0x3e0>
  4012c0:	adrp	x1, 401000 <ferror@plt+0x40>
  4012c4:	add	x1, x1, #0xc76
  4012c8:	mov	w2, #0x5                   	// #5
  4012cc:	mov	x0, xzr
  4012d0:	bl	400f40 <dcgettext@plt>
  4012d4:	adrp	x8, 413000 <ferror@plt+0x12040>
  4012d8:	ldr	x1, [x8, #304]
  4012dc:	bl	400f60 <printf@plt>
  4012e0:	mov	w0, #0xa                   	// #10
  4012e4:	bl	400f90 <putchar@plt>
  4012e8:	adrp	x1, 401000 <ferror@plt+0x40>
  4012ec:	add	x1, x1, #0xc8a
  4012f0:	mov	w2, #0x5                   	// #5
  4012f4:	mov	x0, xzr
  4012f8:	bl	400f40 <dcgettext@plt>
  4012fc:	bl	400f60 <printf@plt>
  401300:	adrp	x1, 401000 <ferror@plt+0x40>
  401304:	add	x1, x1, #0xcbe
  401308:	mov	w2, #0x5                   	// #5
  40130c:	mov	x0, xzr
  401310:	bl	400f40 <dcgettext@plt>
  401314:	bl	400f60 <printf@plt>
  401318:	mov	w0, #0xa                   	// #10
  40131c:	bl	400f90 <putchar@plt>
  401320:	adrp	x1, 401000 <ferror@plt+0x40>
  401324:	add	x1, x1, #0xd1d
  401328:	mov	w2, #0x5                   	// #5
  40132c:	mov	x0, xzr
  401330:	bl	400f40 <dcgettext@plt>
  401334:	bl	400f60 <printf@plt>
  401338:	adrp	x1, 401000 <ferror@plt+0x40>
  40133c:	add	x1, x1, #0xd32
  401340:	mov	w2, #0x5                   	// #5
  401344:	mov	x0, xzr
  401348:	bl	400f40 <dcgettext@plt>
  40134c:	bl	400f60 <printf@plt>
  401350:	adrp	x1, 401000 <ferror@plt+0x40>
  401354:	add	x1, x1, #0xd6c
  401358:	mov	w2, #0x5                   	// #5
  40135c:	mov	x0, xzr
  401360:	bl	400f40 <dcgettext@plt>
  401364:	bl	400f60 <printf@plt>
  401368:	mov	w0, #0xa                   	// #10
  40136c:	bl	400f90 <putchar@plt>
  401370:	adrp	x1, 401000 <ferror@plt+0x40>
  401374:	add	x1, x1, #0xdaf
  401378:	mov	w2, #0x5                   	// #5
  40137c:	mov	x0, xzr
  401380:	bl	400f40 <dcgettext@plt>
  401384:	adrp	x1, 401000 <ferror@plt+0x40>
  401388:	adrp	x2, 401000 <ferror@plt+0x40>
  40138c:	add	x1, x1, #0xdec
  401390:	add	x2, x2, #0xe16
  401394:	bl	400f60 <printf@plt>
  401398:	mov	w0, w19
  40139c:	bl	400dd0 <exit@plt>
  4013a0:	adrp	x8, 413000 <ferror@plt+0x12040>
  4013a4:	ldr	x20, [x8, #272]
  4013a8:	adrp	x1, 401000 <ferror@plt+0x40>
  4013ac:	add	x1, x1, #0xc4f
  4013b0:	mov	w2, #0x5                   	// #5
  4013b4:	mov	x0, xzr
  4013b8:	bl	400f40 <dcgettext@plt>
  4013bc:	adrp	x8, 413000 <ferror@plt+0x12040>
  4013c0:	ldr	x2, [x8, #304]
  4013c4:	mov	x1, x0
  4013c8:	mov	x0, x20
  4013cc:	bl	400fa0 <fprintf@plt>
  4013d0:	mov	w0, w19
  4013d4:	bl	400dd0 <exit@plt>
  4013d8:	sub	sp, sp, #0xb0
  4013dc:	stp	x29, x30, [sp, #80]
  4013e0:	stp	x28, x27, [sp, #96]
  4013e4:	stp	x26, x25, [sp, #112]
  4013e8:	stp	x24, x23, [sp, #128]
  4013ec:	stp	x22, x21, [sp, #144]
  4013f0:	stp	x20, x19, [sp, #160]
  4013f4:	add	x29, sp, #0x50
  4013f8:	mov	x20, x0
  4013fc:	bl	400f80 <locale_charset@plt>
  401400:	adrp	x1, 401000 <ferror@plt+0x40>
  401404:	add	x1, x1, #0xe2a
  401408:	mov	x21, x0
  40140c:	bl	400f50 <c_strcasecmp@plt>
  401410:	mov	w19, w0
  401414:	stp	xzr, xzr, [x29, #-16]
  401418:	stur	xzr, [x29, #-24]
  40141c:	cbz	w0, 401460 <ferror@plt+0x4a0>
  401420:	adrp	x23, 401000 <ferror@plt+0x40>
  401424:	add	x23, x23, #0xe2a
  401428:	mov	x0, x23
  40142c:	mov	x1, x21
  401430:	bl	400f30 <iconv_open@plt>
  401434:	mov	x22, x0
  401438:	mov	x0, x21
  40143c:	mov	x1, x23
  401440:	bl	400f30 <iconv_open@plt>
  401444:	str	x22, [sp, #16]
  401448:	cmn	x22, #0x1
  40144c:	mov	x22, x0
  401450:	b.eq	401470 <ferror@plt+0x4b0>  // b.none
  401454:	cmn	x22, #0x1
  401458:	b.ne	401508 <ferror@plt+0x548>  // b.any
  40145c:	b	4014c0 <ferror@plt+0x500>
  401460:	mov	x8, #0xffffffffffffffff    	// #-1
  401464:	str	x8, [sp, #16]
  401468:	mov	x22, #0xffffffffffffffff    	// #-1
  40146c:	b	401508 <ferror@plt+0x548>
  401470:	adrp	x1, 401000 <ferror@plt+0x40>
  401474:	add	x1, x1, #0xe30
  401478:	mov	w2, #0x5                   	// #5
  40147c:	mov	x0, xzr
  401480:	bl	400f40 <dcgettext@plt>
  401484:	adrp	x8, 413000 <ferror@plt+0x12040>
  401488:	ldr	x8, [x8, #304]
  40148c:	mov	x24, x0
  401490:	mov	x0, x8
  401494:	bl	400ee0 <basename@plt>
  401498:	adrp	x4, 401000 <ferror@plt+0x40>
  40149c:	mov	x5, x0
  4014a0:	add	x4, x4, #0xe2a
  4014a4:	mov	w0, #0x1                   	// #1
  4014a8:	mov	w1, wzr
  4014ac:	mov	x2, x24
  4014b0:	mov	x3, x21
  4014b4:	bl	400de0 <error@plt>
  4014b8:	cmn	x22, #0x1
  4014bc:	b.ne	401508 <ferror@plt+0x548>  // b.any
  4014c0:	adrp	x1, 401000 <ferror@plt+0x40>
  4014c4:	add	x1, x1, #0xe30
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	mov	x0, xzr
  4014d0:	bl	400f40 <dcgettext@plt>
  4014d4:	adrp	x8, 413000 <ferror@plt+0x12040>
  4014d8:	ldr	x8, [x8, #304]
  4014dc:	mov	x23, x0
  4014e0:	mov	x0, x8
  4014e4:	bl	400ee0 <basename@plt>
  4014e8:	adrp	x3, 401000 <ferror@plt+0x40>
  4014ec:	mov	x5, x0
  4014f0:	add	x3, x3, #0xe2a
  4014f4:	mov	w0, #0x1                   	// #1
  4014f8:	mov	w1, wzr
  4014fc:	mov	x2, x23
  401500:	mov	x4, x21
  401504:	bl	400de0 <error@plt>
  401508:	mov	x0, x20
  40150c:	str	x22, [sp, #8]
  401510:	bl	400eb0 <feof@plt>
  401514:	cbz	w0, 40155c <ferror@plt+0x59c>
  401518:	mov	x26, xzr
  40151c:	cbz	w19, 401530 <ferror@plt+0x570>
  401520:	ldr	x0, [sp, #8]
  401524:	bl	400df0 <iconv_close@plt>
  401528:	ldr	x0, [sp, #16]
  40152c:	bl	400df0 <iconv_close@plt>
  401530:	cbz	x26, 40153c <ferror@plt+0x57c>
  401534:	mov	x0, x26
  401538:	bl	400f10 <free@plt>
  40153c:	ldp	x20, x19, [sp, #160]
  401540:	ldp	x22, x21, [sp, #144]
  401544:	ldp	x24, x23, [sp, #128]
  401548:	ldp	x26, x25, [sp, #112]
  40154c:	ldp	x28, x27, [sp, #96]
  401550:	ldp	x29, x30, [sp, #80]
  401554:	add	sp, sp, #0xb0
  401558:	ret
  40155c:	mov	x8, xzr
  401560:	mov	x26, xzr
  401564:	mov	x28, xzr
  401568:	mov	x24, xzr
  40156c:	mov	x22, xzr
  401570:	mov	x25, xzr
  401574:	add	x27, x26, x8
  401578:	mov	x23, x26
  40157c:	b	40158c <ferror@plt+0x5cc>
  401580:	cmp	w26, #0xa
  401584:	strb	w26, [x23], #1
  401588:	b.eq	4015f0 <ferror@plt+0x630>  // b.none
  40158c:	mov	x0, x20
  401590:	bl	400e80 <getc@plt>
  401594:	cmn	w0, #0x1
  401598:	b.eq	4015d4 <ferror@plt+0x614>  // b.none
  40159c:	mov	w26, w0
  4015a0:	cmp	x23, x27
  4015a4:	b.ne	401580 <ferror@plt+0x5c0>  // b.any
  4015a8:	ldur	x23, [x29, #-24]
  4015ac:	ldur	x0, [x29, #-8]
  4015b0:	lsl	x8, x23, #1
  4015b4:	add	x27, x8, #0x28
  4015b8:	mov	x1, x27
  4015bc:	bl	400e20 <xrealloc@plt>
  4015c0:	stur	x27, [x29, #-24]
  4015c4:	add	x23, x0, x23
  4015c8:	add	x27, x0, x27
  4015cc:	stur	x0, [x29, #-8]
  4015d0:	b	401580 <ferror@plt+0x5c0>
  4015d4:	ldur	x26, [x29, #-8]
  4015d8:	cmp	x23, x26
  4015dc:	b.eq	40177c <ferror@plt+0x7bc>  // b.none
  4015e0:	mov	x0, x20
  4015e4:	bl	400fc0 <ferror@plt>
  4015e8:	cbz	w0, 4015f4 <ferror@plt+0x634>
  4015ec:	b	40151c <ferror@plt+0x55c>
  4015f0:	ldur	x26, [x29, #-8]
  4015f4:	subs	x1, x23, x26
  4015f8:	stur	x1, [x29, #-16]
  4015fc:	b.eq	401784 <ferror@plt+0x7c4>  // b.none
  401600:	cbz	w19, 401674 <ferror@plt+0x6b4>
  401604:	ldr	x2, [sp, #16]
  401608:	add	x3, sp, #0x20
  40160c:	add	x4, sp, #0x18
  401610:	mov	x0, x26
  401614:	stp	x22, x25, [sp, #24]
  401618:	bl	400ef0 <xmem_cd_iconv@plt>
  40161c:	cbz	w0, 401650 <ferror@plt+0x690>
  401620:	bl	400f70 <__errno_location@plt>
  401624:	ldr	w27, [x0]
  401628:	adrp	x1, 401000 <ferror@plt+0x40>
  40162c:	mov	w2, #0x5                   	// #5
  401630:	mov	x0, xzr
  401634:	add	x1, x1, #0xe96
  401638:	bl	400f40 <dcgettext@plt>
  40163c:	mov	x2, x0
  401640:	mov	w0, #0x1                   	// #1
  401644:	mov	w1, w27
  401648:	mov	x3, x21
  40164c:	bl	400de0 <error@plt>
  401650:	ldr	x8, [sp, #32]
  401654:	ldr	x23, [sp, #8]
  401658:	cmp	x8, x25
  40165c:	b.eq	40169c <ferror@plt+0x6dc>  // b.none
  401660:	cbz	x25, 4016a4 <ferror@plt+0x6e4>
  401664:	mov	x0, x25
  401668:	bl	400f10 <free@plt>
  40166c:	ldr	x25, [sp, #32]
  401670:	b	4016a8 <ferror@plt+0x6e8>
  401674:	sub	x2, x29, #0x20
  401678:	add	x3, sp, #0x28
  40167c:	mov	x0, x26
  401680:	bl	401788 <ferror@plt+0x7c8>
  401684:	adrp	x8, 413000 <ferror@plt+0x12040>
  401688:	ldur	x0, [x29, #-32]
  40168c:	ldr	x2, [sp, #40]
  401690:	ldr	x3, [x8, #288]
  401694:	mov	w1, #0x1                   	// #1
  401698:	b	40175c <ferror@plt+0x79c>
  40169c:	ldr	x1, [sp, #24]
  4016a0:	b	4016b0 <ferror@plt+0x6f0>
  4016a4:	mov	x25, x8
  4016a8:	ldr	x1, [sp, #24]
  4016ac:	mov	x22, x1
  4016b0:	sub	x2, x29, #0x20
  4016b4:	add	x3, sp, #0x28
  4016b8:	mov	x0, x25
  4016bc:	bl	401788 <ferror@plt+0x7c8>
  4016c0:	ldur	x0, [x29, #-32]
  4016c4:	ldr	x1, [sp, #40]
  4016c8:	add	x3, sp, #0x20
  4016cc:	add	x4, sp, #0x18
  4016d0:	mov	x2, x23
  4016d4:	stp	x28, x24, [sp, #24]
  4016d8:	bl	400ef0 <xmem_cd_iconv@plt>
  4016dc:	cbz	w0, 401718 <ferror@plt+0x758>
  4016e0:	bl	400f70 <__errno_location@plt>
  4016e4:	ldr	w27, [x0]
  4016e8:	adrp	x1, 401000 <ferror@plt+0x40>
  4016ec:	mov	w2, #0x5                   	// #5
  4016f0:	mov	x0, xzr
  4016f4:	add	x1, x1, #0xeba
  4016f8:	bl	400f40 <dcgettext@plt>
  4016fc:	adrp	x3, 401000 <ferror@plt+0x40>
  401700:	mov	x2, x0
  401704:	mov	w0, #0x1                   	// #1
  401708:	mov	w1, w27
  40170c:	add	x3, x3, #0xe2a
  401710:	mov	x4, x21
  401714:	bl	400de0 <error@plt>
  401718:	ldr	x8, [sp, #32]
  40171c:	cmp	x8, x24
  401720:	b.eq	401738 <ferror@plt+0x778>  // b.none
  401724:	cbz	x24, 401740 <ferror@plt+0x780>
  401728:	mov	x0, x24
  40172c:	bl	400f10 <free@plt>
  401730:	ldr	x24, [sp, #32]
  401734:	b	401744 <ferror@plt+0x784>
  401738:	ldr	x2, [sp, #24]
  40173c:	b	40174c <ferror@plt+0x78c>
  401740:	mov	x24, x8
  401744:	ldr	x2, [sp, #24]
  401748:	mov	x28, x2
  40174c:	adrp	x8, 413000 <ferror@plt+0x12040>
  401750:	ldr	x3, [x8, #288]
  401754:	mov	w1, #0x1                   	// #1
  401758:	mov	x0, x24
  40175c:	bl	400f20 <fwrite@plt>
  401760:	ldur	x0, [x29, #-32]
  401764:	bl	400f10 <free@plt>
  401768:	mov	x0, x20
  40176c:	bl	400eb0 <feof@plt>
  401770:	cbnz	w0, 40151c <ferror@plt+0x55c>
  401774:	ldur	x8, [x29, #-24]
  401778:	b	401574 <ferror@plt+0x5b4>
  40177c:	mov	x26, x23
  401780:	b	40151c <ferror@plt+0x55c>
  401784:	bl	400ea0 <abort@plt>
  401788:	stp	x29, x30, [sp, #-64]!
  40178c:	stp	x22, x21, [sp, #32]
  401790:	add	x21, x1, x1, lsr #1
  401794:	str	x23, [sp, #16]
  401798:	mov	x23, x0
  40179c:	mov	x0, x21
  4017a0:	stp	x20, x19, [sp, #48]
  4017a4:	mov	x29, sp
  4017a8:	mov	x19, x3
  4017ac:	mov	x20, x2
  4017b0:	mov	x22, x1
  4017b4:	bl	400e50 <xmalloc@plt>
  4017b8:	cmp	x22, #0x1
  4017bc:	mov	x16, x0
  4017c0:	b.lt	4019b8 <ferror@plt+0x9f8>  // b.tstop
  4017c4:	adrp	x9, 401000 <ferror@plt+0x40>
  4017c8:	adrp	x12, 402000 <ferror@plt+0x1040>
  4017cc:	adrp	x13, 402000 <ferror@plt+0x1040>
  4017d0:	adrp	x14, 402000 <ferror@plt+0x1040>
  4017d4:	mov	x17, xzr
  4017d8:	add	x8, x23, x22
  4017dc:	add	x9, x9, #0xf58
  4017e0:	mov	w10, #0x1                   	// #1
  4017e4:	mov	w11, #0x43                  	// #67
  4017e8:	add	x12, x12, #0x318
  4017ec:	add	x13, x13, #0x31e
  4017f0:	add	x14, x14, #0x31b
  4017f4:	mov	w15, #0xffffffb0            	// #-80
  4017f8:	mov	x1, x23
  4017fc:	mov	x16, x0
  401800:	ldrb	w18, [x23, x17]
  401804:	and	w2, w18, #0xfc
  401808:	cmp	w2, #0xd0
  40180c:	b.ne	4018b8 <ferror@plt+0x8f8>  // b.any
  401810:	add	x2, x1, #0x1
  401814:	cmp	x2, x8
  401818:	b.cs	4018b8 <ferror@plt+0x8f8>  // b.hs, b.nlast
  40181c:	ldrsb	w2, [x2]
  401820:	tbz	w2, #31, 4018b8 <ferror@plt+0x8f8>
  401824:	and	w2, w2, #0xff
  401828:	cmp	w2, #0xbf
  40182c:	b.hi	4018b8 <ferror@plt+0x8f8>  // b.pmore
  401830:	and	w18, w18, #0x1f
  401834:	and	w2, w2, #0x3f
  401838:	bfi	w2, w18, #6, #5
  40183c:	sub	w18, w2, #0x400
  401840:	cmp	w18, #0xef
  401844:	b.hi	4018b8 <ferror@plt+0x8f8>  // b.pmore
  401848:	add	x18, x9, w18, uxtw #2
  40184c:	ldrb	w3, [x18]
  401850:	cbz	w3, 4018b8 <ferror@plt+0x8f8>
  401854:	sub	w3, w2, #0x409
  401858:	cmp	w3, #0x6
  40185c:	b.hi	401968 <ferror@plt+0x9a8>  // b.pmore
  401860:	lsl	w3, w10, w3
  401864:	tst	w3, w11
  401868:	b.eq	401968 <ferror@plt+0x9a8>  // b.none
  40186c:	add	x3, x1, #0x2
  401870:	cmp	x3, x8
  401874:	b.cs	401888 <ferror@plt+0x8c8>  // b.hs, b.nlast
  401878:	ldrb	w4, [x3]
  40187c:	sub	w4, w4, #0x41
  401880:	cmp	w4, #0x1a
  401884:	b.cc	401900 <ferror@plt+0x940>  // b.lo, b.ul, b.last
  401888:	add	x4, x1, #0x3
  40188c:	cmp	x4, x8
  401890:	b.cs	4018e8 <ferror@plt+0x928>  // b.hs, b.nlast
  401894:	ldrb	w3, [x3]
  401898:	cmp	w3, #0xd3
  40189c:	b.eq	4018d4 <ferror@plt+0x914>  // b.none
  4018a0:	cmp	w3, #0xd0
  4018a4:	b.ne	4018e8 <ferror@plt+0x928>  // b.any
  4018a8:	ldrsb	w3, [x4]
  4018ac:	cmn	w3, #0x50
  4018b0:	b.ge	4018e8 <ferror@plt+0x928>  // b.tcont
  4018b4:	b	401900 <ferror@plt+0x940>
  4018b8:	ldrb	w18, [x23, x17]
  4018bc:	add	x17, x17, #0x1
  4018c0:	strb	w18, [x16], #1
  4018c4:	cmp	x17, x22
  4018c8:	add	x1, x23, x17
  4018cc:	b.lt	401800 <ferror@plt+0x840>  // b.tstop
  4018d0:	b	4019b8 <ferror@plt+0x9f8>
  4018d4:	ldrb	w3, [x4]
  4018d8:	cmp	w3, #0xa2
  4018dc:	b.eq	401900 <ferror@plt+0x940>  // b.none
  4018e0:	cmp	w3, #0xae
  4018e4:	b.eq	401900 <ferror@plt+0x940>  // b.none
  4018e8:	cmp	x17, #0x1
  4018ec:	b.lt	401968 <ferror@plt+0x9a8>  // b.tstop
  4018f0:	ldurb	w3, [x1, #-1]
  4018f4:	sub	w4, w3, #0x41
  4018f8:	cmp	w4, #0x1a
  4018fc:	b.cs	401930 <ferror@plt+0x970>  // b.hs, b.nlast
  401900:	cmp	w2, #0x409
  401904:	b.eq	401928 <ferror@plt+0x968>  // b.none
  401908:	cmp	w2, #0x40f
  40190c:	b.eq	401920 <ferror@plt+0x960>  // b.none
  401910:	cmp	w2, #0x40a
  401914:	b.ne	4019ec <ferror@plt+0xa2c>  // b.any
  401918:	mov	x18, x14
  40191c:	b	401968 <ferror@plt+0x9a8>
  401920:	mov	x18, x13
  401924:	b	401968 <ferror@plt+0x9a8>
  401928:	mov	x18, x12
  40192c:	b	401968 <ferror@plt+0x9a8>
  401930:	cmp	x17, #0x2
  401934:	b.lt	401968 <ferror@plt+0x9a8>  // b.tstop
  401938:	ldurb	w1, [x1, #-2]
  40193c:	cmp	w1, #0xd3
  401940:	b.eq	401958 <ferror@plt+0x998>  // b.none
  401944:	cmp	w1, #0xd0
  401948:	b.ne	401968 <ferror@plt+0x9a8>  // b.any
  40194c:	cmp	w15, w3, sxtb
  401950:	b.gt	401900 <ferror@plt+0x940>
  401954:	b	401968 <ferror@plt+0x9a8>
  401958:	cmp	w3, #0xae
  40195c:	b.eq	401900 <ferror@plt+0x940>  // b.none
  401960:	cmp	w3, #0xa2
  401964:	b.eq	401900 <ferror@plt+0x940>  // b.none
  401968:	ldrb	w2, [x18]
  40196c:	mov	x1, x16
  401970:	strb	w2, [x1], #1
  401974:	ldrb	w2, [x18, #1]
  401978:	cbz	w2, 4019a0 <ferror@plt+0x9e0>
  40197c:	strb	w2, [x16, #1]
  401980:	ldrb	w1, [x18, #2]
  401984:	cbz	w1, 4019ac <ferror@plt+0x9ec>
  401988:	strb	w1, [x16, #2]
  40198c:	ldrb	w18, [x18, #3]
  401990:	cbnz	w18, 4019ec <ferror@plt+0xa2c>
  401994:	add	x16, x16, #0x3
  401998:	add	x17, x17, #0x2
  40199c:	b	4018c4 <ferror@plt+0x904>
  4019a0:	mov	x16, x1
  4019a4:	add	x17, x17, #0x2
  4019a8:	b	4018c4 <ferror@plt+0x904>
  4019ac:	add	x16, x16, #0x2
  4019b0:	add	x17, x17, #0x2
  4019b4:	b	4018c4 <ferror@plt+0x904>
  4019b8:	sub	x22, x16, x0
  4019bc:	cmp	x22, x21
  4019c0:	b.hi	4019ec <ferror@plt+0xa2c>  // b.pmore
  4019c4:	b.cs	4019d0 <ferror@plt+0xa10>  // b.hs, b.nlast
  4019c8:	mov	x1, x22
  4019cc:	bl	400e20 <xrealloc@plt>
  4019d0:	str	x0, [x20]
  4019d4:	str	x22, [x19]
  4019d8:	ldp	x20, x19, [sp, #48]
  4019dc:	ldp	x22, x21, [sp, #32]
  4019e0:	ldr	x23, [sp, #16]
  4019e4:	ldp	x29, x30, [sp], #64
  4019e8:	ret
  4019ec:	bl	400ea0 <abort@plt>
  4019f0:	stp	x29, x30, [sp, #-64]!
  4019f4:	mov	x29, sp
  4019f8:	stp	x19, x20, [sp, #16]
  4019fc:	adrp	x20, 412000 <ferror@plt+0x11040>
  401a00:	add	x20, x20, #0xdb0
  401a04:	stp	x21, x22, [sp, #32]
  401a08:	adrp	x21, 412000 <ferror@plt+0x11040>
  401a0c:	add	x21, x21, #0xda8
  401a10:	sub	x20, x20, x21
  401a14:	mov	w22, w0
  401a18:	stp	x23, x24, [sp, #48]
  401a1c:	mov	x23, x1
  401a20:	mov	x24, x2
  401a24:	bl	400d90 <exit@plt-0x40>
  401a28:	cmp	xzr, x20, asr #3
  401a2c:	b.eq	401a58 <ferror@plt+0xa98>  // b.none
  401a30:	asr	x20, x20, #3
  401a34:	mov	x19, #0x0                   	// #0
  401a38:	ldr	x3, [x21, x19, lsl #3]
  401a3c:	mov	x2, x24
  401a40:	add	x19, x19, #0x1
  401a44:	mov	x1, x23
  401a48:	mov	w0, w22
  401a4c:	blr	x3
  401a50:	cmp	x20, x19
  401a54:	b.ne	401a38 <ferror@plt+0xa78>  // b.any
  401a58:	ldp	x19, x20, [sp, #16]
  401a5c:	ldp	x21, x22, [sp, #32]
  401a60:	ldp	x23, x24, [sp, #48]
  401a64:	ldp	x29, x30, [sp], #64
  401a68:	ret
  401a6c:	nop
  401a70:	ret
  401a74:	nop
  401a78:	adrp	x2, 413000 <ferror@plt+0x12040>
  401a7c:	mov	x1, #0x0                   	// #0
  401a80:	ldr	x2, [x2, #264]
  401a84:	b	400e10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401a88 <.fini>:
  401a88:	stp	x29, x30, [sp, #-16]!
  401a8c:	mov	x29, sp
  401a90:	ldp	x29, x30, [sp], #16
  401a94:	ret
