# 2x1-Multiplexer
A 2x1 MUX design using SystemVerilog with the testbench
