#pragma once
#define GLC_TEST 0x0
#define GLC_GLOBAL_RESET 0x4
#define GLC_SOFT_RESET 0x8
#define GLC_STALL 0xc
#define GLC_STREAM_START_PULSE 0x10
#define GLC_PC_START_PULSE 0x14
#define GLC_STRM_F2G_IER 0x18
#define GLC_STRM_G2F_IER 0x1c
#define GLC_PAR_CFG_G2F_IER 0x20
#define GLC_GLOBAL_IER 0x24
#define GLC_STRM_F2G_ISR 0x28
#define GLC_STRM_G2F_ISR 0x2c
#define GLC_PAR_CFG_G2F_ISR 0x30
#define GLC_GLOBAL_ISR 0x34
#define GLC_CGRA_CONFIG 0x38
#define GLC_CGRA_CONFIG_ADDR 0x38
#define GLC_CGRA_CONFIG_WR_DATA 0x3c
#define GLC_CGRA_CONFIG_WRITE 0x40
#define GLC_CGRA_CONFIG_READ 0x44
#define GLC_CGRA_CONFIG_RD_DATA 0x48
#define GLB_TILE0_TILE_CTRL 0x0
#define GLB_TILE0_LATENCY 0x4
#define GLB_TILE0_ST_DMA_HEADER_0 0x8
#define GLB_TILE0_ST_DMA_HEADER_0_VALIDATE 0x8
#define GLB_TILE0_ST_DMA_HEADER_0_START_ADDR 0xc
#define GLB_TILE0_ST_DMA_HEADER_0_NUM_WORDS 0x10
#define GLB_TILE0_ST_DMA_HEADER_1 0x14
#define GLB_TILE0_ST_DMA_HEADER_1_VALIDATE 0x14
#define GLB_TILE0_ST_DMA_HEADER_1_START_ADDR 0x18
#define GLB_TILE0_ST_DMA_HEADER_1_NUM_WORDS 0x1c
#define GLB_TILE0_ST_DMA_HEADER_2 0x20
#define GLB_TILE0_ST_DMA_HEADER_2_VALIDATE 0x20
#define GLB_TILE0_ST_DMA_HEADER_2_START_ADDR 0x24
#define GLB_TILE0_ST_DMA_HEADER_2_NUM_WORDS 0x28
#define GLB_TILE0_ST_DMA_HEADER_3 0x2c
#define GLB_TILE0_ST_DMA_HEADER_3_VALIDATE 0x2c
#define GLB_TILE0_ST_DMA_HEADER_3_START_ADDR 0x30
#define GLB_TILE0_ST_DMA_HEADER_3_NUM_WORDS 0x34
#define GLB_TILE0_LD_DMA_HEADER_0 0x38
#define GLB_TILE0_LD_DMA_HEADER_0_VALIDATE 0x38
#define GLB_TILE0_LD_DMA_HEADER_0_START_ADDR 0x3c
#define GLB_TILE0_LD_DMA_HEADER_0_ACTIVE_CTRL 0x40
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_0 0x44
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_1 0x48
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_2 0x4c
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_3 0x50
#define GLB_TILE0_LD_DMA_HEADER_1 0x54
#define GLB_TILE0_LD_DMA_HEADER_1_VALIDATE 0x54
#define GLB_TILE0_LD_DMA_HEADER_1_START_ADDR 0x58
#define GLB_TILE0_LD_DMA_HEADER_1_ACTIVE_CTRL 0x5c
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_0 0x60
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_1 0x64
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_2 0x68
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_3 0x6c
#define GLB_TILE0_LD_DMA_HEADER_2 0x70
#define GLB_TILE0_LD_DMA_HEADER_2_VALIDATE 0x70
#define GLB_TILE0_LD_DMA_HEADER_2_START_ADDR 0x74
#define GLB_TILE0_LD_DMA_HEADER_2_ACTIVE_CTRL 0x78
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_0 0x7c
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_1 0x80
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_2 0x84
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_3 0x88
#define GLB_TILE0_LD_DMA_HEADER_3 0x8c
#define GLB_TILE0_LD_DMA_HEADER_3_VALIDATE 0x8c
#define GLB_TILE0_LD_DMA_HEADER_3_START_ADDR 0x90
#define GLB_TILE0_LD_DMA_HEADER_3_ACTIVE_CTRL 0x94
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_0 0x98
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_1 0x9c
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_2 0xa0
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_3 0xa4
#define GLB_TILE0_PC_DMA_HEADER 0xa8
#define GLB_TILE0_PC_DMA_HEADER_START_ADDR 0xa8
#define GLB_TILE0_PC_DMA_HEADER_NUM_CFG 0xac
#define GLB_TILE1_TILE_CTRL 0x100
#define GLB_TILE1_LATENCY 0x104
#define GLB_TILE1_ST_DMA_HEADER_0 0x108
#define GLB_TILE1_ST_DMA_HEADER_0_VALIDATE 0x108
#define GLB_TILE1_ST_DMA_HEADER_0_START_ADDR 0x10c
#define GLB_TILE1_ST_DMA_HEADER_0_NUM_WORDS 0x110
#define GLB_TILE1_ST_DMA_HEADER_1 0x114
#define GLB_TILE1_ST_DMA_HEADER_1_VALIDATE 0x114
#define GLB_TILE1_ST_DMA_HEADER_1_START_ADDR 0x118
#define GLB_TILE1_ST_DMA_HEADER_1_NUM_WORDS 0x11c
#define GLB_TILE1_ST_DMA_HEADER_2 0x120
#define GLB_TILE1_ST_DMA_HEADER_2_VALIDATE 0x120
#define GLB_TILE1_ST_DMA_HEADER_2_START_ADDR 0x124
#define GLB_TILE1_ST_DMA_HEADER_2_NUM_WORDS 0x128
#define GLB_TILE1_ST_DMA_HEADER_3 0x12c
#define GLB_TILE1_ST_DMA_HEADER_3_VALIDATE 0x12c
#define GLB_TILE1_ST_DMA_HEADER_3_START_ADDR 0x130
#define GLB_TILE1_ST_DMA_HEADER_3_NUM_WORDS 0x134
#define GLB_TILE1_LD_DMA_HEADER_0 0x138
#define GLB_TILE1_LD_DMA_HEADER_0_VALIDATE 0x138
#define GLB_TILE1_LD_DMA_HEADER_0_START_ADDR 0x13c
#define GLB_TILE1_LD_DMA_HEADER_0_ACTIVE_CTRL 0x140
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_0 0x144
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_1 0x148
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_2 0x14c
#define GLB_TILE1_LD_DMA_HEADER_0_ITER_CTRL_3 0x150
#define GLB_TILE1_LD_DMA_HEADER_1 0x154
#define GLB_TILE1_LD_DMA_HEADER_1_VALIDATE 0x154
#define GLB_TILE1_LD_DMA_HEADER_1_START_ADDR 0x158
#define GLB_TILE1_LD_DMA_HEADER_1_ACTIVE_CTRL 0x15c
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_0 0x160
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_1 0x164
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_2 0x168
#define GLB_TILE1_LD_DMA_HEADER_1_ITER_CTRL_3 0x16c
#define GLB_TILE1_LD_DMA_HEADER_2 0x170
#define GLB_TILE1_LD_DMA_HEADER_2_VALIDATE 0x170
#define GLB_TILE1_LD_DMA_HEADER_2_START_ADDR 0x174
#define GLB_TILE1_LD_DMA_HEADER_2_ACTIVE_CTRL 0x178
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_0 0x17c
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_1 0x180
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_2 0x184
#define GLB_TILE1_LD_DMA_HEADER_2_ITER_CTRL_3 0x188
#define GLB_TILE1_LD_DMA_HEADER_3 0x18c
#define GLB_TILE1_LD_DMA_HEADER_3_VALIDATE 0x18c
#define GLB_TILE1_LD_DMA_HEADER_3_START_ADDR 0x190
#define GLB_TILE1_LD_DMA_HEADER_3_ACTIVE_CTRL 0x194
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_0 0x198
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_1 0x19c
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_2 0x1a0
#define GLB_TILE1_LD_DMA_HEADER_3_ITER_CTRL_3 0x1a4
#define GLB_TILE1_PC_DMA_HEADER 0x1a8
#define GLB_TILE1_PC_DMA_HEADER_START_ADDR 0x1a8
#define GLB_TILE1_PC_DMA_HEADER_NUM_CFG 0x1ac
#define GLB_TILE2_TILE_CTRL 0x200
#define GLB_TILE2_LATENCY 0x204
#define GLB_TILE2_ST_DMA_HEADER_0 0x208
#define GLB_TILE2_ST_DMA_HEADER_0_VALIDATE 0x208
#define GLB_TILE2_ST_DMA_HEADER_0_START_ADDR 0x20c
#define GLB_TILE2_ST_DMA_HEADER_0_NUM_WORDS 0x210
#define GLB_TILE2_ST_DMA_HEADER_1 0x214
#define GLB_TILE2_ST_DMA_HEADER_1_VALIDATE 0x214
#define GLB_TILE2_ST_DMA_HEADER_1_START_ADDR 0x218
#define GLB_TILE2_ST_DMA_HEADER_1_NUM_WORDS 0x21c
#define GLB_TILE2_ST_DMA_HEADER_2 0x220
#define GLB_TILE2_ST_DMA_HEADER_2_VALIDATE 0x220
#define GLB_TILE2_ST_DMA_HEADER_2_START_ADDR 0x224
#define GLB_TILE2_ST_DMA_HEADER_2_NUM_WORDS 0x228
#define GLB_TILE2_ST_DMA_HEADER_3 0x22c
#define GLB_TILE2_ST_DMA_HEADER_3_VALIDATE 0x22c
#define GLB_TILE2_ST_DMA_HEADER_3_START_ADDR 0x230
#define GLB_TILE2_ST_DMA_HEADER_3_NUM_WORDS 0x234
#define GLB_TILE2_LD_DMA_HEADER_0 0x238
#define GLB_TILE2_LD_DMA_HEADER_0_VALIDATE 0x238
#define GLB_TILE2_LD_DMA_HEADER_0_START_ADDR 0x23c
#define GLB_TILE2_LD_DMA_HEADER_0_ACTIVE_CTRL 0x240
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_0 0x244
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_1 0x248
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_2 0x24c
#define GLB_TILE2_LD_DMA_HEADER_0_ITER_CTRL_3 0x250
#define GLB_TILE2_LD_DMA_HEADER_1 0x254
#define GLB_TILE2_LD_DMA_HEADER_1_VALIDATE 0x254
#define GLB_TILE2_LD_DMA_HEADER_1_START_ADDR 0x258
#define GLB_TILE2_LD_DMA_HEADER_1_ACTIVE_CTRL 0x25c
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_0 0x260
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_1 0x264
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_2 0x268
#define GLB_TILE2_LD_DMA_HEADER_1_ITER_CTRL_3 0x26c
#define GLB_TILE2_LD_DMA_HEADER_2 0x270
#define GLB_TILE2_LD_DMA_HEADER_2_VALIDATE 0x270
#define GLB_TILE2_LD_DMA_HEADER_2_START_ADDR 0x274
#define GLB_TILE2_LD_DMA_HEADER_2_ACTIVE_CTRL 0x278
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_0 0x27c
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_1 0x280
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_2 0x284
#define GLB_TILE2_LD_DMA_HEADER_2_ITER_CTRL_3 0x288
#define GLB_TILE2_LD_DMA_HEADER_3 0x28c
#define GLB_TILE2_LD_DMA_HEADER_3_VALIDATE 0x28c
#define GLB_TILE2_LD_DMA_HEADER_3_START_ADDR 0x290
#define GLB_TILE2_LD_DMA_HEADER_3_ACTIVE_CTRL 0x294
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_0 0x298
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_1 0x29c
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_2 0x2a0
#define GLB_TILE2_LD_DMA_HEADER_3_ITER_CTRL_3 0x2a4
#define GLB_TILE2_PC_DMA_HEADER 0x2a8
#define GLB_TILE2_PC_DMA_HEADER_START_ADDR 0x2a8
#define GLB_TILE2_PC_DMA_HEADER_NUM_CFG 0x2ac
#define GLB_TILE3_TILE_CTRL 0x300
#define GLB_TILE3_LATENCY 0x304
#define GLB_TILE3_ST_DMA_HEADER_0 0x308
#define GLB_TILE3_ST_DMA_HEADER_0_VALIDATE 0x308
#define GLB_TILE3_ST_DMA_HEADER_0_START_ADDR 0x30c
#define GLB_TILE3_ST_DMA_HEADER_0_NUM_WORDS 0x310
#define GLB_TILE3_ST_DMA_HEADER_1 0x314
#define GLB_TILE3_ST_DMA_HEADER_1_VALIDATE 0x314
#define GLB_TILE3_ST_DMA_HEADER_1_START_ADDR 0x318
#define GLB_TILE3_ST_DMA_HEADER_1_NUM_WORDS 0x31c
#define GLB_TILE3_ST_DMA_HEADER_2 0x320
#define GLB_TILE3_ST_DMA_HEADER_2_VALIDATE 0x320
#define GLB_TILE3_ST_DMA_HEADER_2_START_ADDR 0x324
#define GLB_TILE3_ST_DMA_HEADER_2_NUM_WORDS 0x328
#define GLB_TILE3_ST_DMA_HEADER_3 0x32c
#define GLB_TILE3_ST_DMA_HEADER_3_VALIDATE 0x32c
#define GLB_TILE3_ST_DMA_HEADER_3_START_ADDR 0x330
#define GLB_TILE3_ST_DMA_HEADER_3_NUM_WORDS 0x334
#define GLB_TILE3_LD_DMA_HEADER_0 0x338
#define GLB_TILE3_LD_DMA_HEADER_0_VALIDATE 0x338
#define GLB_TILE3_LD_DMA_HEADER_0_START_ADDR 0x33c
#define GLB_TILE3_LD_DMA_HEADER_0_ACTIVE_CTRL 0x340
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_0 0x344
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_1 0x348
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_2 0x34c
#define GLB_TILE3_LD_DMA_HEADER_0_ITER_CTRL_3 0x350
#define GLB_TILE3_LD_DMA_HEADER_1 0x354
#define GLB_TILE3_LD_DMA_HEADER_1_VALIDATE 0x354
#define GLB_TILE3_LD_DMA_HEADER_1_START_ADDR 0x358
#define GLB_TILE3_LD_DMA_HEADER_1_ACTIVE_CTRL 0x35c
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_0 0x360
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_1 0x364
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_2 0x368
#define GLB_TILE3_LD_DMA_HEADER_1_ITER_CTRL_3 0x36c
#define GLB_TILE3_LD_DMA_HEADER_2 0x370
#define GLB_TILE3_LD_DMA_HEADER_2_VALIDATE 0x370
#define GLB_TILE3_LD_DMA_HEADER_2_START_ADDR 0x374
#define GLB_TILE3_LD_DMA_HEADER_2_ACTIVE_CTRL 0x378
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_0 0x37c
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_1 0x380
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_2 0x384
#define GLB_TILE3_LD_DMA_HEADER_2_ITER_CTRL_3 0x388
#define GLB_TILE3_LD_DMA_HEADER_3 0x38c
#define GLB_TILE3_LD_DMA_HEADER_3_VALIDATE 0x38c
#define GLB_TILE3_LD_DMA_HEADER_3_START_ADDR 0x390
#define GLB_TILE3_LD_DMA_HEADER_3_ACTIVE_CTRL 0x394
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_0 0x398
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_1 0x39c
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_2 0x3a0
#define GLB_TILE3_LD_DMA_HEADER_3_ITER_CTRL_3 0x3a4
#define GLB_TILE3_PC_DMA_HEADER 0x3a8
#define GLB_TILE3_PC_DMA_HEADER_START_ADDR 0x3a8
#define GLB_TILE3_PC_DMA_HEADER_NUM_CFG 0x3ac
#define GLB_TILE4_TILE_CTRL 0x400
#define GLB_TILE4_LATENCY 0x404
#define GLB_TILE4_ST_DMA_HEADER_0 0x408
#define GLB_TILE4_ST_DMA_HEADER_0_VALIDATE 0x408
#define GLB_TILE4_ST_DMA_HEADER_0_START_ADDR 0x40c
#define GLB_TILE4_ST_DMA_HEADER_0_NUM_WORDS 0x410
#define GLB_TILE4_ST_DMA_HEADER_1 0x414
#define GLB_TILE4_ST_DMA_HEADER_1_VALIDATE 0x414
#define GLB_TILE4_ST_DMA_HEADER_1_START_ADDR 0x418
#define GLB_TILE4_ST_DMA_HEADER_1_NUM_WORDS 0x41c
#define GLB_TILE4_ST_DMA_HEADER_2 0x420
#define GLB_TILE4_ST_DMA_HEADER_2_VALIDATE 0x420
#define GLB_TILE4_ST_DMA_HEADER_2_START_ADDR 0x424
#define GLB_TILE4_ST_DMA_HEADER_2_NUM_WORDS 0x428
#define GLB_TILE4_ST_DMA_HEADER_3 0x42c
#define GLB_TILE4_ST_DMA_HEADER_3_VALIDATE 0x42c
#define GLB_TILE4_ST_DMA_HEADER_3_START_ADDR 0x430
#define GLB_TILE4_ST_DMA_HEADER_3_NUM_WORDS 0x434
#define GLB_TILE4_LD_DMA_HEADER_0 0x438
#define GLB_TILE4_LD_DMA_HEADER_0_VALIDATE 0x438
#define GLB_TILE4_LD_DMA_HEADER_0_START_ADDR 0x43c
#define GLB_TILE4_LD_DMA_HEADER_0_ACTIVE_CTRL 0x440
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_0 0x444
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_1 0x448
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_2 0x44c
#define GLB_TILE4_LD_DMA_HEADER_0_ITER_CTRL_3 0x450
#define GLB_TILE4_LD_DMA_HEADER_1 0x454
#define GLB_TILE4_LD_DMA_HEADER_1_VALIDATE 0x454
#define GLB_TILE4_LD_DMA_HEADER_1_START_ADDR 0x458
#define GLB_TILE4_LD_DMA_HEADER_1_ACTIVE_CTRL 0x45c
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_0 0x460
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_1 0x464
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_2 0x468
#define GLB_TILE4_LD_DMA_HEADER_1_ITER_CTRL_3 0x46c
#define GLB_TILE4_LD_DMA_HEADER_2 0x470
#define GLB_TILE4_LD_DMA_HEADER_2_VALIDATE 0x470
#define GLB_TILE4_LD_DMA_HEADER_2_START_ADDR 0x474
#define GLB_TILE4_LD_DMA_HEADER_2_ACTIVE_CTRL 0x478
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_0 0x47c
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_1 0x480
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_2 0x484
#define GLB_TILE4_LD_DMA_HEADER_2_ITER_CTRL_3 0x488
#define GLB_TILE4_LD_DMA_HEADER_3 0x48c
#define GLB_TILE4_LD_DMA_HEADER_3_VALIDATE 0x48c
#define GLB_TILE4_LD_DMA_HEADER_3_START_ADDR 0x490
#define GLB_TILE4_LD_DMA_HEADER_3_ACTIVE_CTRL 0x494
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_0 0x498
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_1 0x49c
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_2 0x4a0
#define GLB_TILE4_LD_DMA_HEADER_3_ITER_CTRL_3 0x4a4
#define GLB_TILE4_PC_DMA_HEADER 0x4a8
#define GLB_TILE4_PC_DMA_HEADER_START_ADDR 0x4a8
#define GLB_TILE4_PC_DMA_HEADER_NUM_CFG 0x4ac
#define GLB_TILE5_TILE_CTRL 0x500
#define GLB_TILE5_LATENCY 0x504
#define GLB_TILE5_ST_DMA_HEADER_0 0x508
#define GLB_TILE5_ST_DMA_HEADER_0_VALIDATE 0x508
#define GLB_TILE5_ST_DMA_HEADER_0_START_ADDR 0x50c
#define GLB_TILE5_ST_DMA_HEADER_0_NUM_WORDS 0x510
#define GLB_TILE5_ST_DMA_HEADER_1 0x514
#define GLB_TILE5_ST_DMA_HEADER_1_VALIDATE 0x514
#define GLB_TILE5_ST_DMA_HEADER_1_START_ADDR 0x518
#define GLB_TILE5_ST_DMA_HEADER_1_NUM_WORDS 0x51c
#define GLB_TILE5_ST_DMA_HEADER_2 0x520
#define GLB_TILE5_ST_DMA_HEADER_2_VALIDATE 0x520
#define GLB_TILE5_ST_DMA_HEADER_2_START_ADDR 0x524
#define GLB_TILE5_ST_DMA_HEADER_2_NUM_WORDS 0x528
#define GLB_TILE5_ST_DMA_HEADER_3 0x52c
#define GLB_TILE5_ST_DMA_HEADER_3_VALIDATE 0x52c
#define GLB_TILE5_ST_DMA_HEADER_3_START_ADDR 0x530
#define GLB_TILE5_ST_DMA_HEADER_3_NUM_WORDS 0x534
#define GLB_TILE5_LD_DMA_HEADER_0 0x538
#define GLB_TILE5_LD_DMA_HEADER_0_VALIDATE 0x538
#define GLB_TILE5_LD_DMA_HEADER_0_START_ADDR 0x53c
#define GLB_TILE5_LD_DMA_HEADER_0_ACTIVE_CTRL 0x540
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_0 0x544
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_1 0x548
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_2 0x54c
#define GLB_TILE5_LD_DMA_HEADER_0_ITER_CTRL_3 0x550
#define GLB_TILE5_LD_DMA_HEADER_1 0x554
#define GLB_TILE5_LD_DMA_HEADER_1_VALIDATE 0x554
#define GLB_TILE5_LD_DMA_HEADER_1_START_ADDR 0x558
#define GLB_TILE5_LD_DMA_HEADER_1_ACTIVE_CTRL 0x55c
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_0 0x560
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_1 0x564
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_2 0x568
#define GLB_TILE5_LD_DMA_HEADER_1_ITER_CTRL_3 0x56c
#define GLB_TILE5_LD_DMA_HEADER_2 0x570
#define GLB_TILE5_LD_DMA_HEADER_2_VALIDATE 0x570
#define GLB_TILE5_LD_DMA_HEADER_2_START_ADDR 0x574
#define GLB_TILE5_LD_DMA_HEADER_2_ACTIVE_CTRL 0x578
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_0 0x57c
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_1 0x580
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_2 0x584
#define GLB_TILE5_LD_DMA_HEADER_2_ITER_CTRL_3 0x588
#define GLB_TILE5_LD_DMA_HEADER_3 0x58c
#define GLB_TILE5_LD_DMA_HEADER_3_VALIDATE 0x58c
#define GLB_TILE5_LD_DMA_HEADER_3_START_ADDR 0x590
#define GLB_TILE5_LD_DMA_HEADER_3_ACTIVE_CTRL 0x594
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_0 0x598
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_1 0x59c
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_2 0x5a0
#define GLB_TILE5_LD_DMA_HEADER_3_ITER_CTRL_3 0x5a4
#define GLB_TILE5_PC_DMA_HEADER 0x5a8
#define GLB_TILE5_PC_DMA_HEADER_START_ADDR 0x5a8
#define GLB_TILE5_PC_DMA_HEADER_NUM_CFG 0x5ac
#define GLB_TILE6_TILE_CTRL 0x600
#define GLB_TILE6_LATENCY 0x604
#define GLB_TILE6_ST_DMA_HEADER_0 0x608
#define GLB_TILE6_ST_DMA_HEADER_0_VALIDATE 0x608
#define GLB_TILE6_ST_DMA_HEADER_0_START_ADDR 0x60c
#define GLB_TILE6_ST_DMA_HEADER_0_NUM_WORDS 0x610
#define GLB_TILE6_ST_DMA_HEADER_1 0x614
#define GLB_TILE6_ST_DMA_HEADER_1_VALIDATE 0x614
#define GLB_TILE6_ST_DMA_HEADER_1_START_ADDR 0x618
#define GLB_TILE6_ST_DMA_HEADER_1_NUM_WORDS 0x61c
#define GLB_TILE6_ST_DMA_HEADER_2 0x620
#define GLB_TILE6_ST_DMA_HEADER_2_VALIDATE 0x620
#define GLB_TILE6_ST_DMA_HEADER_2_START_ADDR 0x624
#define GLB_TILE6_ST_DMA_HEADER_2_NUM_WORDS 0x628
#define GLB_TILE6_ST_DMA_HEADER_3 0x62c
#define GLB_TILE6_ST_DMA_HEADER_3_VALIDATE 0x62c
#define GLB_TILE6_ST_DMA_HEADER_3_START_ADDR 0x630
#define GLB_TILE6_ST_DMA_HEADER_3_NUM_WORDS 0x634
#define GLB_TILE6_LD_DMA_HEADER_0 0x638
#define GLB_TILE6_LD_DMA_HEADER_0_VALIDATE 0x638
#define GLB_TILE6_LD_DMA_HEADER_0_START_ADDR 0x63c
#define GLB_TILE6_LD_DMA_HEADER_0_ACTIVE_CTRL 0x640
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_0 0x644
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_1 0x648
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_2 0x64c
#define GLB_TILE6_LD_DMA_HEADER_0_ITER_CTRL_3 0x650
#define GLB_TILE6_LD_DMA_HEADER_1 0x654
#define GLB_TILE6_LD_DMA_HEADER_1_VALIDATE 0x654
#define GLB_TILE6_LD_DMA_HEADER_1_START_ADDR 0x658
#define GLB_TILE6_LD_DMA_HEADER_1_ACTIVE_CTRL 0x65c
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_0 0x660
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_1 0x664
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_2 0x668
#define GLB_TILE6_LD_DMA_HEADER_1_ITER_CTRL_3 0x66c
#define GLB_TILE6_LD_DMA_HEADER_2 0x670
#define GLB_TILE6_LD_DMA_HEADER_2_VALIDATE 0x670
#define GLB_TILE6_LD_DMA_HEADER_2_START_ADDR 0x674
#define GLB_TILE6_LD_DMA_HEADER_2_ACTIVE_CTRL 0x678
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_0 0x67c
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_1 0x680
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_2 0x684
#define GLB_TILE6_LD_DMA_HEADER_2_ITER_CTRL_3 0x688
#define GLB_TILE6_LD_DMA_HEADER_3 0x68c
#define GLB_TILE6_LD_DMA_HEADER_3_VALIDATE 0x68c
#define GLB_TILE6_LD_DMA_HEADER_3_START_ADDR 0x690
#define GLB_TILE6_LD_DMA_HEADER_3_ACTIVE_CTRL 0x694
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_0 0x698
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_1 0x69c
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_2 0x6a0
#define GLB_TILE6_LD_DMA_HEADER_3_ITER_CTRL_3 0x6a4
#define GLB_TILE6_PC_DMA_HEADER 0x6a8
#define GLB_TILE6_PC_DMA_HEADER_START_ADDR 0x6a8
#define GLB_TILE6_PC_DMA_HEADER_NUM_CFG 0x6ac
#define GLB_TILE7_TILE_CTRL 0x700
#define GLB_TILE7_LATENCY 0x704
#define GLB_TILE7_ST_DMA_HEADER_0 0x708
#define GLB_TILE7_ST_DMA_HEADER_0_VALIDATE 0x708
#define GLB_TILE7_ST_DMA_HEADER_0_START_ADDR 0x70c
#define GLB_TILE7_ST_DMA_HEADER_0_NUM_WORDS 0x710
#define GLB_TILE7_ST_DMA_HEADER_1 0x714
#define GLB_TILE7_ST_DMA_HEADER_1_VALIDATE 0x714
#define GLB_TILE7_ST_DMA_HEADER_1_START_ADDR 0x718
#define GLB_TILE7_ST_DMA_HEADER_1_NUM_WORDS 0x71c
#define GLB_TILE7_ST_DMA_HEADER_2 0x720
#define GLB_TILE7_ST_DMA_HEADER_2_VALIDATE 0x720
#define GLB_TILE7_ST_DMA_HEADER_2_START_ADDR 0x724
#define GLB_TILE7_ST_DMA_HEADER_2_NUM_WORDS 0x728
#define GLB_TILE7_ST_DMA_HEADER_3 0x72c
#define GLB_TILE7_ST_DMA_HEADER_3_VALIDATE 0x72c
#define GLB_TILE7_ST_DMA_HEADER_3_START_ADDR 0x730
#define GLB_TILE7_ST_DMA_HEADER_3_NUM_WORDS 0x734
#define GLB_TILE7_LD_DMA_HEADER_0 0x738
#define GLB_TILE7_LD_DMA_HEADER_0_VALIDATE 0x738
#define GLB_TILE7_LD_DMA_HEADER_0_START_ADDR 0x73c
#define GLB_TILE7_LD_DMA_HEADER_0_ACTIVE_CTRL 0x740
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_0 0x744
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_1 0x748
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_2 0x74c
#define GLB_TILE7_LD_DMA_HEADER_0_ITER_CTRL_3 0x750
#define GLB_TILE7_LD_DMA_HEADER_1 0x754
#define GLB_TILE7_LD_DMA_HEADER_1_VALIDATE 0x754
#define GLB_TILE7_LD_DMA_HEADER_1_START_ADDR 0x758
#define GLB_TILE7_LD_DMA_HEADER_1_ACTIVE_CTRL 0x75c
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_0 0x760
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_1 0x764
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_2 0x768
#define GLB_TILE7_LD_DMA_HEADER_1_ITER_CTRL_3 0x76c
#define GLB_TILE7_LD_DMA_HEADER_2 0x770
#define GLB_TILE7_LD_DMA_HEADER_2_VALIDATE 0x770
#define GLB_TILE7_LD_DMA_HEADER_2_START_ADDR 0x774
#define GLB_TILE7_LD_DMA_HEADER_2_ACTIVE_CTRL 0x778
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_0 0x77c
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_1 0x780
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_2 0x784
#define GLB_TILE7_LD_DMA_HEADER_2_ITER_CTRL_3 0x788
#define GLB_TILE7_LD_DMA_HEADER_3 0x78c
#define GLB_TILE7_LD_DMA_HEADER_3_VALIDATE 0x78c
#define GLB_TILE7_LD_DMA_HEADER_3_START_ADDR 0x790
#define GLB_TILE7_LD_DMA_HEADER_3_ACTIVE_CTRL 0x794
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_0 0x798
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_1 0x79c
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_2 0x7a0
#define GLB_TILE7_LD_DMA_HEADER_3_ITER_CTRL_3 0x7a4
#define GLB_TILE7_PC_DMA_HEADER 0x7a8
#define GLB_TILE7_PC_DMA_HEADER_START_ADDR 0x7a8
#define GLB_TILE7_PC_DMA_HEADER_NUM_CFG 0x7ac
#define GLB_TILE8_TILE_CTRL 0x800
#define GLB_TILE8_LATENCY 0x804
#define GLB_TILE8_ST_DMA_HEADER_0 0x808
#define GLB_TILE8_ST_DMA_HEADER_0_VALIDATE 0x808
#define GLB_TILE8_ST_DMA_HEADER_0_START_ADDR 0x80c
#define GLB_TILE8_ST_DMA_HEADER_0_NUM_WORDS 0x810
#define GLB_TILE8_ST_DMA_HEADER_1 0x814
#define GLB_TILE8_ST_DMA_HEADER_1_VALIDATE 0x814
#define GLB_TILE8_ST_DMA_HEADER_1_START_ADDR 0x818
#define GLB_TILE8_ST_DMA_HEADER_1_NUM_WORDS 0x81c
#define GLB_TILE8_ST_DMA_HEADER_2 0x820
#define GLB_TILE8_ST_DMA_HEADER_2_VALIDATE 0x820
#define GLB_TILE8_ST_DMA_HEADER_2_START_ADDR 0x824
#define GLB_TILE8_ST_DMA_HEADER_2_NUM_WORDS 0x828
#define GLB_TILE8_ST_DMA_HEADER_3 0x82c
#define GLB_TILE8_ST_DMA_HEADER_3_VALIDATE 0x82c
#define GLB_TILE8_ST_DMA_HEADER_3_START_ADDR 0x830
#define GLB_TILE8_ST_DMA_HEADER_3_NUM_WORDS 0x834
#define GLB_TILE8_LD_DMA_HEADER_0 0x838
#define GLB_TILE8_LD_DMA_HEADER_0_VALIDATE 0x838
#define GLB_TILE8_LD_DMA_HEADER_0_START_ADDR 0x83c
#define GLB_TILE8_LD_DMA_HEADER_0_ACTIVE_CTRL 0x840
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_0 0x844
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_1 0x848
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_2 0x84c
#define GLB_TILE8_LD_DMA_HEADER_0_ITER_CTRL_3 0x850
#define GLB_TILE8_LD_DMA_HEADER_1 0x854
#define GLB_TILE8_LD_DMA_HEADER_1_VALIDATE 0x854
#define GLB_TILE8_LD_DMA_HEADER_1_START_ADDR 0x858
#define GLB_TILE8_LD_DMA_HEADER_1_ACTIVE_CTRL 0x85c
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_0 0x860
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_1 0x864
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_2 0x868
#define GLB_TILE8_LD_DMA_HEADER_1_ITER_CTRL_3 0x86c
#define GLB_TILE8_LD_DMA_HEADER_2 0x870
#define GLB_TILE8_LD_DMA_HEADER_2_VALIDATE 0x870
#define GLB_TILE8_LD_DMA_HEADER_2_START_ADDR 0x874
#define GLB_TILE8_LD_DMA_HEADER_2_ACTIVE_CTRL 0x878
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_0 0x87c
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_1 0x880
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_2 0x884
#define GLB_TILE8_LD_DMA_HEADER_2_ITER_CTRL_3 0x888
#define GLB_TILE8_LD_DMA_HEADER_3 0x88c
#define GLB_TILE8_LD_DMA_HEADER_3_VALIDATE 0x88c
#define GLB_TILE8_LD_DMA_HEADER_3_START_ADDR 0x890
#define GLB_TILE8_LD_DMA_HEADER_3_ACTIVE_CTRL 0x894
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_0 0x898
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_1 0x89c
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_2 0x8a0
#define GLB_TILE8_LD_DMA_HEADER_3_ITER_CTRL_3 0x8a4
#define GLB_TILE8_PC_DMA_HEADER 0x8a8
#define GLB_TILE8_PC_DMA_HEADER_START_ADDR 0x8a8
#define GLB_TILE8_PC_DMA_HEADER_NUM_CFG 0x8ac
#define GLB_TILE9_TILE_CTRL 0x900
#define GLB_TILE9_LATENCY 0x904
#define GLB_TILE9_ST_DMA_HEADER_0 0x908
#define GLB_TILE9_ST_DMA_HEADER_0_VALIDATE 0x908
#define GLB_TILE9_ST_DMA_HEADER_0_START_ADDR 0x90c
#define GLB_TILE9_ST_DMA_HEADER_0_NUM_WORDS 0x910
#define GLB_TILE9_ST_DMA_HEADER_1 0x914
#define GLB_TILE9_ST_DMA_HEADER_1_VALIDATE 0x914
#define GLB_TILE9_ST_DMA_HEADER_1_START_ADDR 0x918
#define GLB_TILE9_ST_DMA_HEADER_1_NUM_WORDS 0x91c
#define GLB_TILE9_ST_DMA_HEADER_2 0x920
#define GLB_TILE9_ST_DMA_HEADER_2_VALIDATE 0x920
#define GLB_TILE9_ST_DMA_HEADER_2_START_ADDR 0x924
#define GLB_TILE9_ST_DMA_HEADER_2_NUM_WORDS 0x928
#define GLB_TILE9_ST_DMA_HEADER_3 0x92c
#define GLB_TILE9_ST_DMA_HEADER_3_VALIDATE 0x92c
#define GLB_TILE9_ST_DMA_HEADER_3_START_ADDR 0x930
#define GLB_TILE9_ST_DMA_HEADER_3_NUM_WORDS 0x934
#define GLB_TILE9_LD_DMA_HEADER_0 0x938
#define GLB_TILE9_LD_DMA_HEADER_0_VALIDATE 0x938
#define GLB_TILE9_LD_DMA_HEADER_0_START_ADDR 0x93c
#define GLB_TILE9_LD_DMA_HEADER_0_ACTIVE_CTRL 0x940
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_0 0x944
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_1 0x948
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_2 0x94c
#define GLB_TILE9_LD_DMA_HEADER_0_ITER_CTRL_3 0x950
#define GLB_TILE9_LD_DMA_HEADER_1 0x954
#define GLB_TILE9_LD_DMA_HEADER_1_VALIDATE 0x954
#define GLB_TILE9_LD_DMA_HEADER_1_START_ADDR 0x958
#define GLB_TILE9_LD_DMA_HEADER_1_ACTIVE_CTRL 0x95c
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_0 0x960
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_1 0x964
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_2 0x968
#define GLB_TILE9_LD_DMA_HEADER_1_ITER_CTRL_3 0x96c
#define GLB_TILE9_LD_DMA_HEADER_2 0x970
#define GLB_TILE9_LD_DMA_HEADER_2_VALIDATE 0x970
#define GLB_TILE9_LD_DMA_HEADER_2_START_ADDR 0x974
#define GLB_TILE9_LD_DMA_HEADER_2_ACTIVE_CTRL 0x978
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_0 0x97c
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_1 0x980
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_2 0x984
#define GLB_TILE9_LD_DMA_HEADER_2_ITER_CTRL_3 0x988
#define GLB_TILE9_LD_DMA_HEADER_3 0x98c
#define GLB_TILE9_LD_DMA_HEADER_3_VALIDATE 0x98c
#define GLB_TILE9_LD_DMA_HEADER_3_START_ADDR 0x990
#define GLB_TILE9_LD_DMA_HEADER_3_ACTIVE_CTRL 0x994
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_0 0x998
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_1 0x99c
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_2 0x9a0
#define GLB_TILE9_LD_DMA_HEADER_3_ITER_CTRL_3 0x9a4
#define GLB_TILE9_PC_DMA_HEADER 0x9a8
#define GLB_TILE9_PC_DMA_HEADER_START_ADDR 0x9a8
#define GLB_TILE9_PC_DMA_HEADER_NUM_CFG 0x9ac
#define GLB_TILE10_TILE_CTRL 0xa00
#define GLB_TILE10_LATENCY 0xa04
#define GLB_TILE10_ST_DMA_HEADER_0 0xa08
#define GLB_TILE10_ST_DMA_HEADER_0_VALIDATE 0xa08
#define GLB_TILE10_ST_DMA_HEADER_0_START_ADDR 0xa0c
#define GLB_TILE10_ST_DMA_HEADER_0_NUM_WORDS 0xa10
#define GLB_TILE10_ST_DMA_HEADER_1 0xa14
#define GLB_TILE10_ST_DMA_HEADER_1_VALIDATE 0xa14
#define GLB_TILE10_ST_DMA_HEADER_1_START_ADDR 0xa18
#define GLB_TILE10_ST_DMA_HEADER_1_NUM_WORDS 0xa1c
#define GLB_TILE10_ST_DMA_HEADER_2 0xa20
#define GLB_TILE10_ST_DMA_HEADER_2_VALIDATE 0xa20
#define GLB_TILE10_ST_DMA_HEADER_2_START_ADDR 0xa24
#define GLB_TILE10_ST_DMA_HEADER_2_NUM_WORDS 0xa28
#define GLB_TILE10_ST_DMA_HEADER_3 0xa2c
#define GLB_TILE10_ST_DMA_HEADER_3_VALIDATE 0xa2c
#define GLB_TILE10_ST_DMA_HEADER_3_START_ADDR 0xa30
#define GLB_TILE10_ST_DMA_HEADER_3_NUM_WORDS 0xa34
#define GLB_TILE10_LD_DMA_HEADER_0 0xa38
#define GLB_TILE10_LD_DMA_HEADER_0_VALIDATE 0xa38
#define GLB_TILE10_LD_DMA_HEADER_0_START_ADDR 0xa3c
#define GLB_TILE10_LD_DMA_HEADER_0_ACTIVE_CTRL 0xa40
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_0 0xa44
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_1 0xa48
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_2 0xa4c
#define GLB_TILE10_LD_DMA_HEADER_0_ITER_CTRL_3 0xa50
#define GLB_TILE10_LD_DMA_HEADER_1 0xa54
#define GLB_TILE10_LD_DMA_HEADER_1_VALIDATE 0xa54
#define GLB_TILE10_LD_DMA_HEADER_1_START_ADDR 0xa58
#define GLB_TILE10_LD_DMA_HEADER_1_ACTIVE_CTRL 0xa5c
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_0 0xa60
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_1 0xa64
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_2 0xa68
#define GLB_TILE10_LD_DMA_HEADER_1_ITER_CTRL_3 0xa6c
#define GLB_TILE10_LD_DMA_HEADER_2 0xa70
#define GLB_TILE10_LD_DMA_HEADER_2_VALIDATE 0xa70
#define GLB_TILE10_LD_DMA_HEADER_2_START_ADDR 0xa74
#define GLB_TILE10_LD_DMA_HEADER_2_ACTIVE_CTRL 0xa78
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_0 0xa7c
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_1 0xa80
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_2 0xa84
#define GLB_TILE10_LD_DMA_HEADER_2_ITER_CTRL_3 0xa88
#define GLB_TILE10_LD_DMA_HEADER_3 0xa8c
#define GLB_TILE10_LD_DMA_HEADER_3_VALIDATE 0xa8c
#define GLB_TILE10_LD_DMA_HEADER_3_START_ADDR 0xa90
#define GLB_TILE10_LD_DMA_HEADER_3_ACTIVE_CTRL 0xa94
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_0 0xa98
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_1 0xa9c
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_2 0xaa0
#define GLB_TILE10_LD_DMA_HEADER_3_ITER_CTRL_3 0xaa4
#define GLB_TILE10_PC_DMA_HEADER 0xaa8
#define GLB_TILE10_PC_DMA_HEADER_START_ADDR 0xaa8
#define GLB_TILE10_PC_DMA_HEADER_NUM_CFG 0xaac
#define GLB_TILE11_TILE_CTRL 0xb00
#define GLB_TILE11_LATENCY 0xb04
#define GLB_TILE11_ST_DMA_HEADER_0 0xb08
#define GLB_TILE11_ST_DMA_HEADER_0_VALIDATE 0xb08
#define GLB_TILE11_ST_DMA_HEADER_0_START_ADDR 0xb0c
#define GLB_TILE11_ST_DMA_HEADER_0_NUM_WORDS 0xb10
#define GLB_TILE11_ST_DMA_HEADER_1 0xb14
#define GLB_TILE11_ST_DMA_HEADER_1_VALIDATE 0xb14
#define GLB_TILE11_ST_DMA_HEADER_1_START_ADDR 0xb18
#define GLB_TILE11_ST_DMA_HEADER_1_NUM_WORDS 0xb1c
#define GLB_TILE11_ST_DMA_HEADER_2 0xb20
#define GLB_TILE11_ST_DMA_HEADER_2_VALIDATE 0xb20
#define GLB_TILE11_ST_DMA_HEADER_2_START_ADDR 0xb24
#define GLB_TILE11_ST_DMA_HEADER_2_NUM_WORDS 0xb28
#define GLB_TILE11_ST_DMA_HEADER_3 0xb2c
#define GLB_TILE11_ST_DMA_HEADER_3_VALIDATE 0xb2c
#define GLB_TILE11_ST_DMA_HEADER_3_START_ADDR 0xb30
#define GLB_TILE11_ST_DMA_HEADER_3_NUM_WORDS 0xb34
#define GLB_TILE11_LD_DMA_HEADER_0 0xb38
#define GLB_TILE11_LD_DMA_HEADER_0_VALIDATE 0xb38
#define GLB_TILE11_LD_DMA_HEADER_0_START_ADDR 0xb3c
#define GLB_TILE11_LD_DMA_HEADER_0_ACTIVE_CTRL 0xb40
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_0 0xb44
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_1 0xb48
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_2 0xb4c
#define GLB_TILE11_LD_DMA_HEADER_0_ITER_CTRL_3 0xb50
#define GLB_TILE11_LD_DMA_HEADER_1 0xb54
#define GLB_TILE11_LD_DMA_HEADER_1_VALIDATE 0xb54
#define GLB_TILE11_LD_DMA_HEADER_1_START_ADDR 0xb58
#define GLB_TILE11_LD_DMA_HEADER_1_ACTIVE_CTRL 0xb5c
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_0 0xb60
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_1 0xb64
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_2 0xb68
#define GLB_TILE11_LD_DMA_HEADER_1_ITER_CTRL_3 0xb6c
#define GLB_TILE11_LD_DMA_HEADER_2 0xb70
#define GLB_TILE11_LD_DMA_HEADER_2_VALIDATE 0xb70
#define GLB_TILE11_LD_DMA_HEADER_2_START_ADDR 0xb74
#define GLB_TILE11_LD_DMA_HEADER_2_ACTIVE_CTRL 0xb78
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_0 0xb7c
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_1 0xb80
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_2 0xb84
#define GLB_TILE11_LD_DMA_HEADER_2_ITER_CTRL_3 0xb88
#define GLB_TILE11_LD_DMA_HEADER_3 0xb8c
#define GLB_TILE11_LD_DMA_HEADER_3_VALIDATE 0xb8c
#define GLB_TILE11_LD_DMA_HEADER_3_START_ADDR 0xb90
#define GLB_TILE11_LD_DMA_HEADER_3_ACTIVE_CTRL 0xb94
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_0 0xb98
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_1 0xb9c
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_2 0xba0
#define GLB_TILE11_LD_DMA_HEADER_3_ITER_CTRL_3 0xba4
#define GLB_TILE11_PC_DMA_HEADER 0xba8
#define GLB_TILE11_PC_DMA_HEADER_START_ADDR 0xba8
#define GLB_TILE11_PC_DMA_HEADER_NUM_CFG 0xbac
#define GLB_TILE12_TILE_CTRL 0xc00
#define GLB_TILE12_LATENCY 0xc04
#define GLB_TILE12_ST_DMA_HEADER_0 0xc08
#define GLB_TILE12_ST_DMA_HEADER_0_VALIDATE 0xc08
#define GLB_TILE12_ST_DMA_HEADER_0_START_ADDR 0xc0c
#define GLB_TILE12_ST_DMA_HEADER_0_NUM_WORDS 0xc10
#define GLB_TILE12_ST_DMA_HEADER_1 0xc14
#define GLB_TILE12_ST_DMA_HEADER_1_VALIDATE 0xc14
#define GLB_TILE12_ST_DMA_HEADER_1_START_ADDR 0xc18
#define GLB_TILE12_ST_DMA_HEADER_1_NUM_WORDS 0xc1c
#define GLB_TILE12_ST_DMA_HEADER_2 0xc20
#define GLB_TILE12_ST_DMA_HEADER_2_VALIDATE 0xc20
#define GLB_TILE12_ST_DMA_HEADER_2_START_ADDR 0xc24
#define GLB_TILE12_ST_DMA_HEADER_2_NUM_WORDS 0xc28
#define GLB_TILE12_ST_DMA_HEADER_3 0xc2c
#define GLB_TILE12_ST_DMA_HEADER_3_VALIDATE 0xc2c
#define GLB_TILE12_ST_DMA_HEADER_3_START_ADDR 0xc30
#define GLB_TILE12_ST_DMA_HEADER_3_NUM_WORDS 0xc34
#define GLB_TILE12_LD_DMA_HEADER_0 0xc38
#define GLB_TILE12_LD_DMA_HEADER_0_VALIDATE 0xc38
#define GLB_TILE12_LD_DMA_HEADER_0_START_ADDR 0xc3c
#define GLB_TILE12_LD_DMA_HEADER_0_ACTIVE_CTRL 0xc40
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_0 0xc44
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_1 0xc48
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_2 0xc4c
#define GLB_TILE12_LD_DMA_HEADER_0_ITER_CTRL_3 0xc50
#define GLB_TILE12_LD_DMA_HEADER_1 0xc54
#define GLB_TILE12_LD_DMA_HEADER_1_VALIDATE 0xc54
#define GLB_TILE12_LD_DMA_HEADER_1_START_ADDR 0xc58
#define GLB_TILE12_LD_DMA_HEADER_1_ACTIVE_CTRL 0xc5c
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_0 0xc60
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_1 0xc64
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_2 0xc68
#define GLB_TILE12_LD_DMA_HEADER_1_ITER_CTRL_3 0xc6c
#define GLB_TILE12_LD_DMA_HEADER_2 0xc70
#define GLB_TILE12_LD_DMA_HEADER_2_VALIDATE 0xc70
#define GLB_TILE12_LD_DMA_HEADER_2_START_ADDR 0xc74
#define GLB_TILE12_LD_DMA_HEADER_2_ACTIVE_CTRL 0xc78
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_0 0xc7c
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_1 0xc80
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_2 0xc84
#define GLB_TILE12_LD_DMA_HEADER_2_ITER_CTRL_3 0xc88
#define GLB_TILE12_LD_DMA_HEADER_3 0xc8c
#define GLB_TILE12_LD_DMA_HEADER_3_VALIDATE 0xc8c
#define GLB_TILE12_LD_DMA_HEADER_3_START_ADDR 0xc90
#define GLB_TILE12_LD_DMA_HEADER_3_ACTIVE_CTRL 0xc94
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_0 0xc98
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_1 0xc9c
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_2 0xca0
#define GLB_TILE12_LD_DMA_HEADER_3_ITER_CTRL_3 0xca4
#define GLB_TILE12_PC_DMA_HEADER 0xca8
#define GLB_TILE12_PC_DMA_HEADER_START_ADDR 0xca8
#define GLB_TILE12_PC_DMA_HEADER_NUM_CFG 0xcac
#define GLB_TILE13_TILE_CTRL 0xd00
#define GLB_TILE13_LATENCY 0xd04
#define GLB_TILE13_ST_DMA_HEADER_0 0xd08
#define GLB_TILE13_ST_DMA_HEADER_0_VALIDATE 0xd08
#define GLB_TILE13_ST_DMA_HEADER_0_START_ADDR 0xd0c
#define GLB_TILE13_ST_DMA_HEADER_0_NUM_WORDS 0xd10
#define GLB_TILE13_ST_DMA_HEADER_1 0xd14
#define GLB_TILE13_ST_DMA_HEADER_1_VALIDATE 0xd14
#define GLB_TILE13_ST_DMA_HEADER_1_START_ADDR 0xd18
#define GLB_TILE13_ST_DMA_HEADER_1_NUM_WORDS 0xd1c
#define GLB_TILE13_ST_DMA_HEADER_2 0xd20
#define GLB_TILE13_ST_DMA_HEADER_2_VALIDATE 0xd20
#define GLB_TILE13_ST_DMA_HEADER_2_START_ADDR 0xd24
#define GLB_TILE13_ST_DMA_HEADER_2_NUM_WORDS 0xd28
#define GLB_TILE13_ST_DMA_HEADER_3 0xd2c
#define GLB_TILE13_ST_DMA_HEADER_3_VALIDATE 0xd2c
#define GLB_TILE13_ST_DMA_HEADER_3_START_ADDR 0xd30
#define GLB_TILE13_ST_DMA_HEADER_3_NUM_WORDS 0xd34
#define GLB_TILE13_LD_DMA_HEADER_0 0xd38
#define GLB_TILE13_LD_DMA_HEADER_0_VALIDATE 0xd38
#define GLB_TILE13_LD_DMA_HEADER_0_START_ADDR 0xd3c
#define GLB_TILE13_LD_DMA_HEADER_0_ACTIVE_CTRL 0xd40
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_0 0xd44
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_1 0xd48
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_2 0xd4c
#define GLB_TILE13_LD_DMA_HEADER_0_ITER_CTRL_3 0xd50
#define GLB_TILE13_LD_DMA_HEADER_1 0xd54
#define GLB_TILE13_LD_DMA_HEADER_1_VALIDATE 0xd54
#define GLB_TILE13_LD_DMA_HEADER_1_START_ADDR 0xd58
#define GLB_TILE13_LD_DMA_HEADER_1_ACTIVE_CTRL 0xd5c
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_0 0xd60
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_1 0xd64
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_2 0xd68
#define GLB_TILE13_LD_DMA_HEADER_1_ITER_CTRL_3 0xd6c
#define GLB_TILE13_LD_DMA_HEADER_2 0xd70
#define GLB_TILE13_LD_DMA_HEADER_2_VALIDATE 0xd70
#define GLB_TILE13_LD_DMA_HEADER_2_START_ADDR 0xd74
#define GLB_TILE13_LD_DMA_HEADER_2_ACTIVE_CTRL 0xd78
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_0 0xd7c
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_1 0xd80
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_2 0xd84
#define GLB_TILE13_LD_DMA_HEADER_2_ITER_CTRL_3 0xd88
#define GLB_TILE13_LD_DMA_HEADER_3 0xd8c
#define GLB_TILE13_LD_DMA_HEADER_3_VALIDATE 0xd8c
#define GLB_TILE13_LD_DMA_HEADER_3_START_ADDR 0xd90
#define GLB_TILE13_LD_DMA_HEADER_3_ACTIVE_CTRL 0xd94
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_0 0xd98
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_1 0xd9c
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_2 0xda0
#define GLB_TILE13_LD_DMA_HEADER_3_ITER_CTRL_3 0xda4
#define GLB_TILE13_PC_DMA_HEADER 0xda8
#define GLB_TILE13_PC_DMA_HEADER_START_ADDR 0xda8
#define GLB_TILE13_PC_DMA_HEADER_NUM_CFG 0xdac
#define GLB_TILE14_TILE_CTRL 0xe00
#define GLB_TILE14_LATENCY 0xe04
#define GLB_TILE14_ST_DMA_HEADER_0 0xe08
#define GLB_TILE14_ST_DMA_HEADER_0_VALIDATE 0xe08
#define GLB_TILE14_ST_DMA_HEADER_0_START_ADDR 0xe0c
#define GLB_TILE14_ST_DMA_HEADER_0_NUM_WORDS 0xe10
#define GLB_TILE14_ST_DMA_HEADER_1 0xe14
#define GLB_TILE14_ST_DMA_HEADER_1_VALIDATE 0xe14
#define GLB_TILE14_ST_DMA_HEADER_1_START_ADDR 0xe18
#define GLB_TILE14_ST_DMA_HEADER_1_NUM_WORDS 0xe1c
#define GLB_TILE14_ST_DMA_HEADER_2 0xe20
#define GLB_TILE14_ST_DMA_HEADER_2_VALIDATE 0xe20
#define GLB_TILE14_ST_DMA_HEADER_2_START_ADDR 0xe24
#define GLB_TILE14_ST_DMA_HEADER_2_NUM_WORDS 0xe28
#define GLB_TILE14_ST_DMA_HEADER_3 0xe2c
#define GLB_TILE14_ST_DMA_HEADER_3_VALIDATE 0xe2c
#define GLB_TILE14_ST_DMA_HEADER_3_START_ADDR 0xe30
#define GLB_TILE14_ST_DMA_HEADER_3_NUM_WORDS 0xe34
#define GLB_TILE14_LD_DMA_HEADER_0 0xe38
#define GLB_TILE14_LD_DMA_HEADER_0_VALIDATE 0xe38
#define GLB_TILE14_LD_DMA_HEADER_0_START_ADDR 0xe3c
#define GLB_TILE14_LD_DMA_HEADER_0_ACTIVE_CTRL 0xe40
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_0 0xe44
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_1 0xe48
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_2 0xe4c
#define GLB_TILE14_LD_DMA_HEADER_0_ITER_CTRL_3 0xe50
#define GLB_TILE14_LD_DMA_HEADER_1 0xe54
#define GLB_TILE14_LD_DMA_HEADER_1_VALIDATE 0xe54
#define GLB_TILE14_LD_DMA_HEADER_1_START_ADDR 0xe58
#define GLB_TILE14_LD_DMA_HEADER_1_ACTIVE_CTRL 0xe5c
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_0 0xe60
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_1 0xe64
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_2 0xe68
#define GLB_TILE14_LD_DMA_HEADER_1_ITER_CTRL_3 0xe6c
#define GLB_TILE14_LD_DMA_HEADER_2 0xe70
#define GLB_TILE14_LD_DMA_HEADER_2_VALIDATE 0xe70
#define GLB_TILE14_LD_DMA_HEADER_2_START_ADDR 0xe74
#define GLB_TILE14_LD_DMA_HEADER_2_ACTIVE_CTRL 0xe78
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_0 0xe7c
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_1 0xe80
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_2 0xe84
#define GLB_TILE14_LD_DMA_HEADER_2_ITER_CTRL_3 0xe88
#define GLB_TILE14_LD_DMA_HEADER_3 0xe8c
#define GLB_TILE14_LD_DMA_HEADER_3_VALIDATE 0xe8c
#define GLB_TILE14_LD_DMA_HEADER_3_START_ADDR 0xe90
#define GLB_TILE14_LD_DMA_HEADER_3_ACTIVE_CTRL 0xe94
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_0 0xe98
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_1 0xe9c
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_2 0xea0
#define GLB_TILE14_LD_DMA_HEADER_3_ITER_CTRL_3 0xea4
#define GLB_TILE14_PC_DMA_HEADER 0xea8
#define GLB_TILE14_PC_DMA_HEADER_START_ADDR 0xea8
#define GLB_TILE14_PC_DMA_HEADER_NUM_CFG 0xeac
#define GLB_TILE15_TILE_CTRL 0xf00
#define GLB_TILE15_LATENCY 0xf04
#define GLB_TILE15_ST_DMA_HEADER_0 0xf08
#define GLB_TILE15_ST_DMA_HEADER_0_VALIDATE 0xf08
#define GLB_TILE15_ST_DMA_HEADER_0_START_ADDR 0xf0c
#define GLB_TILE15_ST_DMA_HEADER_0_NUM_WORDS 0xf10
#define GLB_TILE15_ST_DMA_HEADER_1 0xf14
#define GLB_TILE15_ST_DMA_HEADER_1_VALIDATE 0xf14
#define GLB_TILE15_ST_DMA_HEADER_1_START_ADDR 0xf18
#define GLB_TILE15_ST_DMA_HEADER_1_NUM_WORDS 0xf1c
#define GLB_TILE15_ST_DMA_HEADER_2 0xf20
#define GLB_TILE15_ST_DMA_HEADER_2_VALIDATE 0xf20
#define GLB_TILE15_ST_DMA_HEADER_2_START_ADDR 0xf24
#define GLB_TILE15_ST_DMA_HEADER_2_NUM_WORDS 0xf28
#define GLB_TILE15_ST_DMA_HEADER_3 0xf2c
#define GLB_TILE15_ST_DMA_HEADER_3_VALIDATE 0xf2c
#define GLB_TILE15_ST_DMA_HEADER_3_START_ADDR 0xf30
#define GLB_TILE15_ST_DMA_HEADER_3_NUM_WORDS 0xf34
#define GLB_TILE15_LD_DMA_HEADER_0 0xf38
#define GLB_TILE15_LD_DMA_HEADER_0_VALIDATE 0xf38
#define GLB_TILE15_LD_DMA_HEADER_0_START_ADDR 0xf3c
#define GLB_TILE15_LD_DMA_HEADER_0_ACTIVE_CTRL 0xf40
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_0 0xf44
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_1 0xf48
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_2 0xf4c
#define GLB_TILE15_LD_DMA_HEADER_0_ITER_CTRL_3 0xf50
#define GLB_TILE15_LD_DMA_HEADER_1 0xf54
#define GLB_TILE15_LD_DMA_HEADER_1_VALIDATE 0xf54
#define GLB_TILE15_LD_DMA_HEADER_1_START_ADDR 0xf58
#define GLB_TILE15_LD_DMA_HEADER_1_ACTIVE_CTRL 0xf5c
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_0 0xf60
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_1 0xf64
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_2 0xf68
#define GLB_TILE15_LD_DMA_HEADER_1_ITER_CTRL_3 0xf6c
#define GLB_TILE15_LD_DMA_HEADER_2 0xf70
#define GLB_TILE15_LD_DMA_HEADER_2_VALIDATE 0xf70
#define GLB_TILE15_LD_DMA_HEADER_2_START_ADDR 0xf74
#define GLB_TILE15_LD_DMA_HEADER_2_ACTIVE_CTRL 0xf78
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_0 0xf7c
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_1 0xf80
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_2 0xf84
#define GLB_TILE15_LD_DMA_HEADER_2_ITER_CTRL_3 0xf88
#define GLB_TILE15_LD_DMA_HEADER_3 0xf8c
#define GLB_TILE15_LD_DMA_HEADER_3_VALIDATE 0xf8c
#define GLB_TILE15_LD_DMA_HEADER_3_START_ADDR 0xf90
#define GLB_TILE15_LD_DMA_HEADER_3_ACTIVE_CTRL 0xf94
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_0 0xf98
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_1 0xf9c
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_2 0xfa0
#define GLB_TILE15_LD_DMA_HEADER_3_ITER_CTRL_3 0xfa4
#define GLB_TILE15_PC_DMA_HEADER 0xfa8
#define GLB_TILE15_PC_DMA_HEADER_START_ADDR 0xfa8
#define GLB_TILE15_PC_DMA_HEADER_NUM_CFG 0xfac
