

================================================================
== Vivado HLS Report for 'testbench_pe'
================================================================
* Date:           Thu Jan 21 11:34:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-pe
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.112 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11| 55.000 ns | 55.000 ns |   11|   11|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i4* %weights_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"   --->   Operation 7 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26)"   --->   Operation 8 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_V_V), !map !97"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_V), !map !101"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %weights_V_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %reps), !map !109"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @testbench_pe_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%res_V = phi i8 [ 0, %0 ], [ %tmp_V, %hls_label_0_end ]"   --->   Operation 15 'phi' 'res_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sf_0_i = phi i4 [ 0, %0 ], [ %sf, %hls_label_0_end ]"   --->   Operation 16 'phi' 'sf_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%icmp_ln356 = icmp eq i4 %sf_0_i, -8" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 17 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 18 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%sf = add i4 %sf_0_i, 1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 19 'add' 'sf' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %"Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>.exit", label %hls_label_0_begin" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln382 = icmp eq i4 %sf_0_i, 7" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:382->pe_top.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln356)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln382, label %2, label %hls_label_0_end" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:382->pe_top.cpp:29]   --->   Operation 22 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 23 [1/1] (2.16ns)   --->   "%tmp_V_2 = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %in_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:359->pe_top.cpp:29]   --->   Operation 23 'read' 'tmp_V_2' <Predicate = (!icmp_ln356)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 24 [1/1] (2.16ns)   --->   "%tmp_V_3 = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %weights_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:365->pe_top.cpp:29]   --->   Operation 24 'read' 'tmp_V_3' <Predicate = (!icmp_ln356)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i4 %tmp_V_3 to i2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368->pe_top.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_i = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_V_3, i32 2, i32 3)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368->pe_top.cpp:29]   --->   Operation 26 'partselect' 'p_Result_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i4 %tmp_V_2 to i2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:215->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 27 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i2 %trunc_ln647 to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 28 'sext' 'sext_ln215' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i2 %trunc_ln647_1 to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 29 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.17ns)   --->   "%mul_ln1352 = mul i4 %sext_ln215_1, %sext_ln215" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 30 'mul' 'mul_ln1352' <Predicate = (!icmp_ln356)> <Delay = 0.17> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i4 %mul_ln1352, [1 x i8]* @p_str1, [8 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:116->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 31 'specfucore' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i4 %mul_ln1352 to i5" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:170->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 32 'sext' 'sext_ln170' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%arg_V_read_assign_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_V_2, i32 2, i32 3)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:215->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 33 'partselect' 'arg_V_read_assign_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i2 %p_Result_i to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 34 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i2 %arg_V_read_assign_1 to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 35 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.17ns)   --->   "%mul_ln1352_1 = mul i4 %sext_ln215_3, %sext_ln215_2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 36 'mul' 'mul_ln1352_1' <Predicate = (!icmp_ln356)> <Delay = 0.17> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i4 %mul_ln1352_1, [1 x i8]* @p_str1, [8 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:116->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 37 'specfucore' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i4 %mul_ln1352_1 to i5" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 38 'sext' 'sext_ln700' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.86ns)   --->   "%add_ln700 = add i5 %sext_ln170, %sext_ln700" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 39 'add' 'add_ln700' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i5 %add_ln700 to i8" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 40 'sext' 'sext_ln700_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.90ns)   --->   "%tmp_V = add i8 %sext_ln700_1, %res_V" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 41 'add' 'tmp_V' <Predicate = (!icmp_ln356)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 42 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:357->pe_top.cpp:29]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 44 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1_i)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:170->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 45 'specregionend' 'empty_8' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 46 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2_i)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:170->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 47 'specregionend' 'empty_9' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:384->pe_top.cpp:29]   --->   Operation 48 'write' <Predicate = (icmp_ln382)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:386->pe_top.cpp:29]   --->   Operation 49 'br' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:387->pe_top.cpp:29]   --->   Operation 50 'specregionend' 'empty_10' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 51 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [pe_top.cpp:30]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 000000]
empty_5             (specinterface    ) [ 000000]
empty_6             (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln356            (br               ) [ 011110]
res_V               (phi              ) [ 001100]
sf_0_i              (phi              ) [ 001000]
icmp_ln356          (icmp             ) [ 001110]
empty_7             (speclooptripcount) [ 000000]
sf                  (add              ) [ 011110]
br_ln356            (br               ) [ 000000]
icmp_ln382          (icmp             ) [ 001110]
br_ln382            (br               ) [ 000000]
tmp_V_2             (read             ) [ 000000]
tmp_V_3             (read             ) [ 000000]
trunc_ln647         (trunc            ) [ 000000]
p_Result_i          (partselect       ) [ 000000]
trunc_ln647_1       (trunc            ) [ 000000]
sext_ln215          (sext             ) [ 000000]
sext_ln215_1        (sext             ) [ 000000]
mul_ln1352          (mul              ) [ 000000]
specfucore_ln116    (specfucore       ) [ 000000]
sext_ln170          (sext             ) [ 000000]
arg_V_read_assign_1 (partselect       ) [ 000000]
sext_ln215_2        (sext             ) [ 000000]
sext_ln215_3        (sext             ) [ 000000]
mul_ln1352_1        (mul              ) [ 000000]
specfucore_ln116    (specfucore       ) [ 000000]
sext_ln700          (sext             ) [ 000000]
add_ln700           (add              ) [ 000000]
sext_ln700_1        (sext             ) [ 000000]
tmp_V               (add              ) [ 011010]
tmp_i               (specregionbegin  ) [ 000000]
specpipeline_ln357  (specpipeline     ) [ 000000]
tmp_1_i             (specregionbegin  ) [ 000000]
empty_8             (specregionend    ) [ 000000]
tmp_2_i             (specregionbegin  ) [ 000000]
empty_9             (specregionend    ) [ 000000]
write_ln384         (write            ) [ 000000]
br_ln386            (br               ) [ 000000]
empty_10            (specregionend    ) [ 000000]
br_ln356            (br               ) [ 011110]
ret_ln30            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="testbench_pe_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_V_3_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln384_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln384/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="res_V_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_V (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="res_V_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="8" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_V/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="sf_0_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sf_0_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="sf_0_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf_0_i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln356_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sf_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln382_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln647_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="3" slack="0"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln647_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln215_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln215_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mul_ln1352_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln170_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln170/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="arg_V_read_assign_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="3" slack="0"/>
<pin id="203" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arg_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln215_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln215_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul_ln1352_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln700_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln700_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln700_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln356_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln356 "/>
</bind>
</comp>

<comp id="246" class="1005" name="sf_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln382_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="2"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln382 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="100" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="137" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="137" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="137" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="108" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="108" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="102" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="162" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="102" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="166" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="198" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="194" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="121" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="150" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="254"><net_src comp="156" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="236" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {4 }
 - Input state : 
	Port: testbench_pe : in_V_V | {3 }
	Port: testbench_pe : weights_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln356 : 1
		sf : 1
		br_ln356 : 2
		icmp_ln382 : 1
		br_ln382 : 2
	State 3
		sext_ln215 : 1
		sext_ln215_1 : 1
		mul_ln1352 : 2
		specfucore_ln116 : 3
		sext_ln170 : 3
		sext_ln215_2 : 1
		sext_ln215_3 : 1
		mul_ln1352_1 : 2
		specfucore_ln116 : 3
		sext_ln700 : 3
		add_ln700 : 4
		sext_ln700_1 : 5
		tmp_V : 6
	State 4
		empty_8 : 1
		empty_9 : 1
		empty_10 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          sf_fu_150         |    0    |    0    |    12   |
|    add   |      add_ln700_fu_226      |    0    |    0    |    12   |
|          |        tmp_V_fu_236        |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln356_fu_144     |    0    |    0    |    9    |
|          |      icmp_ln382_fu_156     |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|    mul   |      mul_ln1352_fu_188     |    0    |    0    |    3    |
|          |     mul_ln1352_1_fu_216    |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|   read   |     tmp_V_2_read_fu_102    |    0    |    0    |    0    |
|          |     tmp_V_3_read_fu_108    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln384_write_fu_114  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln647_fu_162     |    0    |    0    |    0    |
|          |    trunc_ln647_1_fu_176    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|      p_Result_i_fu_166     |    0    |    0    |    0    |
|          | arg_V_read_assign_1_fu_198 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln215_fu_180     |    0    |    0    |    0    |
|          |     sext_ln215_1_fu_184    |    0    |    0    |    0    |
|          |      sext_ln170_fu_194     |    0    |    0    |    0    |
|   sext   |     sext_ln215_2_fu_208    |    0    |    0    |    0    |
|          |     sext_ln215_3_fu_212    |    0    |    0    |    0    |
|          |      sext_ln700_fu_222     |    0    |    0    |    0    |
|          |     sext_ln700_1_fu_232    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |    63   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln356_reg_242|    1   |
|icmp_ln382_reg_251|    1   |
|   res_V_reg_121  |    8   |
|  sf_0_i_reg_133  |    4   |
|    sf_reg_246    |    4   |
|   tmp_V_reg_255  |    8   |
+------------------+--------+
|       Total      |   26   |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| res_V_reg_121 |  p0  |   2  |   8  |   16   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   16   ||  0.755  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   26   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   26   |   72   |
+-----------+--------+--------+--------+--------+
