
NUCLEO-F401RE-Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  08008cb8  08008cb8  00018cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800923c  0800923c  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800923c  0800923c  0001923c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009244  08009244  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009244  08009244  00019244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009248  08009248  00019248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800924c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000244c  20000088  080092d4  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024d4  080092d4  000224d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001712c  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f95  00000000  00000000  000371e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001338  00000000  00000000  0003a180  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011c0  00000000  00000000  0003b4b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019d7e  00000000  00000000  0003c678  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010e29  00000000  00000000  000563f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009a22d  00000000  00000000  0006721f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010144c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005394  00000000  00000000  001014c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ca0 	.word	0x08008ca0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08008ca0 	.word	0x08008ca0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <SELECT>:
#define SD_CS_GPIO_Port GPIOC
#define SD_CS_Pin GPIO_PIN_4

/* SPI Chip Select */
static void SELECT(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	2110      	movs	r1, #16
 8000598:	4802      	ldr	r0, [pc, #8]	; (80005a4 <SELECT+0x14>)
 800059a:	f002 fa15 	bl	80029c8 <HAL_GPIO_WritePin>
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40020800 	.word	0x40020800

080005a8 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	2110      	movs	r1, #16
 80005b0:	4802      	ldr	r0, [pc, #8]	; (80005bc <DESELECT+0x14>)
 80005b2:	f002 fa09 	bl	80029c8 <HAL_GPIO_WritePin>
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40020800 	.word	0x40020800

080005c0 <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 80005ca:	bf00      	nop
 80005cc:	4808      	ldr	r0, [pc, #32]	; (80005f0 <SPI_TxByte+0x30>)
 80005ce:	f003 fdd1 	bl	8004174 <HAL_SPI_GetState>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d1f9      	bne.n	80005cc <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi2, &data, 1, SPI_TIMEOUT);
 80005d8:	1df9      	adds	r1, r7, #7
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	2201      	movs	r2, #1
 80005e0:	4803      	ldr	r0, [pc, #12]	; (80005f0 <SPI_TxByte+0x30>)
 80005e2:	f003 faf1 	bl	8003bc8 <HAL_SPI_Transmit>
}
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	20000308 	.word	0x20000308

080005f4 <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80005fa:	23ff      	movs	r3, #255	; 0xff
 80005fc:	71fb      	strb	r3, [r7, #7]
  data = 0;
 80005fe:	2300      	movs	r3, #0
 8000600:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY));
 8000602:	bf00      	nop
 8000604:	4809      	ldr	r0, [pc, #36]	; (800062c <SPI_RxByte+0x38>)
 8000606:	f003 fdb5 	bl	8004174 <HAL_SPI_GetState>
 800060a:	4603      	mov	r3, r0
 800060c:	2b01      	cmp	r3, #1
 800060e:	d1f9      	bne.n	8000604 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi2, &dummy, &data, 1, SPI_TIMEOUT);
 8000610:	1dba      	adds	r2, r7, #6
 8000612:	1df9      	adds	r1, r7, #7
 8000614:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2301      	movs	r3, #1
 800061c:	4803      	ldr	r0, [pc, #12]	; (800062c <SPI_RxByte+0x38>)
 800061e:	f003 fc07 	bl	8003e30 <HAL_SPI_TransmitReceive>

  return data;
 8000622:	79bb      	ldrb	r3, [r7, #6]
}
 8000624:	4618      	mov	r0, r3
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000308 	.word	0x20000308

08000630 <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000638:	f7ff ffdc 	bl	80005f4 <SPI_RxByte>
 800063c:	4603      	mov	r3, r0
 800063e:	461a      	mov	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	701a      	strb	r2, [r3, #0]
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms 카운터 준비 */
  Timer2 = 50;
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <SD_ReadyWait+0x34>)
 8000654:	2232      	movs	r2, #50	; 0x32
 8000656:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000658:	f7ff ffcc 	bl	80005f4 <SPI_RxByte>

  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 800065c:	f7ff ffca 	bl	80005f4 <SPI_RxByte>
 8000660:	4603      	mov	r3, r0
 8000662:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	2bff      	cmp	r3, #255	; 0xff
 8000668:	d004      	beq.n	8000674 <SD_ReadyWait+0x28>
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <SD_ReadyWait+0x34>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	2b00      	cmp	r3, #0
 8000672:	d1f3      	bne.n	800065c <SD_ReadyWait+0x10>

  return res;
 8000674:	79fb      	ldrb	r3, [r7, #7]
}
 8000676:	4618      	mov	r0, r3
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000458 	.word	0x20000458

08000684 <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 800068a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800068e:	617b      	str	r3, [r7, #20]

  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 8000690:	f7ff ff8a 	bl	80005a8 <DESELECT>

  for(int i = 0; i < 10; i++)
 8000694:	2300      	movs	r3, #0
 8000696:	613b      	str	r3, [r7, #16]
 8000698:	e005      	b.n	80006a6 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 800069a:	20ff      	movs	r0, #255	; 0xff
 800069c:	f7ff ff90 	bl	80005c0 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80006a0:	693b      	ldr	r3, [r7, #16]
 80006a2:	3301      	adds	r3, #1
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	2b09      	cmp	r3, #9
 80006aa:	ddf6      	ble.n	800069a <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 80006ac:	f7ff ff70 	bl	8000590 <SELECT>

  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 80006b0:	2340      	movs	r3, #64	; 0x40
 80006b2:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 80006b4:	2300      	movs	r3, #0
 80006b6:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 80006c4:	2395      	movs	r3, #149	; 0x95
 80006c6:	727b      	strb	r3, [r7, #9]

  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 80006c8:	2300      	movs	r3, #0
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	e009      	b.n	80006e2 <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 80006ce:	1d3a      	adds	r2, r7, #4
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff ff72 	bl	80005c0 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	3301      	adds	r3, #1
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	2b05      	cmp	r3, #5
 80006e6:	ddf2      	ble.n	80006ce <SD_PowerOn+0x4a>
  }

  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 80006e8:	e002      	b.n	80006f0 <SD_PowerOn+0x6c>
  {
    Count--;
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	3b01      	subs	r3, #1
 80006ee:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 80006f0:	f7ff ff80 	bl	80005f4 <SPI_RxByte>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d002      	beq.n	8000700 <SD_PowerOn+0x7c>
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d1f4      	bne.n	80006ea <SD_PowerOn+0x66>
  }

  DESELECT();
 8000700:	f7ff ff52 	bl	80005a8 <DESELECT>
  SPI_TxByte(0XFF);
 8000704:	20ff      	movs	r0, #255	; 0xff
 8000706:	f7ff ff5b 	bl	80005c0 <SPI_TxByte>

  PowerFlag = 1;
 800070a:	4b03      	ldr	r3, [pc, #12]	; (8000718 <SD_PowerOn+0x94>)
 800070c:	2201      	movs	r2, #1
 800070e:	701a      	strb	r2, [r3, #0]
}
 8000710:	bf00      	nop
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	200000a5 	.word	0x200000a5

0800071c <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000720:	4b03      	ldr	r3, [pc, #12]	; (8000730 <SD_PowerOff+0x14>)
 8000722:	2200      	movs	r2, #0
 8000724:	701a      	strb	r2, [r3, #0]
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr
 8000730:	200000a5 	.word	0x200000a5

08000734 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8000738:	4b03      	ldr	r3, [pc, #12]	; (8000748 <SD_CheckPower+0x14>)
 800073a:	781b      	ldrb	r3, [r3, #0]
}
 800073c:	4618      	mov	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	200000a5 	.word	0x200000a5

0800074c <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms 타이머 */
  Timer1 = 10;
 8000756:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <SD_RxDataBlock+0x68>)
 8000758:	220a      	movs	r2, #10
 800075a:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */
  do
  {
    token = SPI_RxByte();
 800075c:	f7ff ff4a 	bl	80005f4 <SPI_RxByte>
 8000760:	4603      	mov	r3, r0
 8000762:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000764:	7bfb      	ldrb	r3, [r7, #15]
 8000766:	2bff      	cmp	r3, #255	; 0xff
 8000768:	d104      	bne.n	8000774 <SD_RxDataBlock+0x28>
 800076a:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <SD_RxDataBlock+0x68>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	d1f3      	bne.n	800075c <SD_RxDataBlock+0x10>

  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 8000774:	7bfb      	ldrb	r3, [r7, #15]
 8000776:	2bfe      	cmp	r3, #254	; 0xfe
 8000778:	d001      	beq.n	800077e <SD_RxDataBlock+0x32>
    return FALSE;
 800077a:	2300      	movs	r3, #0
 800077c:	e016      	b.n	80007ac <SD_RxDataBlock+0x60>

  /* 버퍼에 데이터 수신 */
  do
  {
    SPI_RxBytePtr(buff++);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	1c5a      	adds	r2, r3, #1
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff53 	bl	8000630 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	1c5a      	adds	r2, r3, #1
 800078e:	607a      	str	r2, [r7, #4]
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff ff4d 	bl	8000630 <SPI_RxBytePtr>
  } while(btr -= 2);
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	3b02      	subs	r3, #2
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1ed      	bne.n	800077e <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC 무시 */
 80007a2:	f7ff ff27 	bl	80005f4 <SPI_RxByte>
  SPI_RxByte();
 80007a6:	f7ff ff25 	bl	80005f4 <SPI_RxByte>

  return TRUE;
 80007aa:	2301      	movs	r3, #1
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3710      	adds	r7, #16
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000459 	.word	0x20000459

080007b8 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	737b      	strb	r3, [r7, #13]

  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 80007c8:	f7ff ff40 	bl	800064c <SD_ReadyWait>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2bff      	cmp	r3, #255	; 0xff
 80007d0:	d001      	beq.n	80007d6 <SD_TxDataBlock+0x1e>
    return FALSE;
 80007d2:	2300      	movs	r3, #0
 80007d4:	e040      	b.n	8000858 <SD_TxDataBlock+0xa0>

  /* 토큰 전송 */
  SPI_TxByte(token);
 80007d6:	78fb      	ldrb	r3, [r7, #3]
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fef1 	bl	80005c0 <SPI_TxByte>

  /* 데이터 토큰인 경우 */
  if (token != 0xFD)
 80007de:	78fb      	ldrb	r3, [r7, #3]
 80007e0:	2bfd      	cmp	r3, #253	; 0xfd
 80007e2:	d031      	beq.n	8000848 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	73bb      	strb	r3, [r7, #14]

    /* 512 바이트 데이터 전송 */
    do
    {
      SPI_TxByte(*buff++);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	1c5a      	adds	r2, r3, #1
 80007ec:	607a      	str	r2, [r7, #4]
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff fee5 	bl	80005c0 <SPI_TxByte>
      SPI_TxByte(*buff++);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	1c5a      	adds	r2, r3, #1
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff fede 	bl	80005c0 <SPI_TxByte>
    } while (--wc);
 8000804:	7bbb      	ldrb	r3, [r7, #14]
 8000806:	3b01      	subs	r3, #1
 8000808:	73bb      	strb	r3, [r7, #14]
 800080a:	7bbb      	ldrb	r3, [r7, #14]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d1eb      	bne.n	80007e8 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC 무시 */
 8000810:	f7ff fef0 	bl	80005f4 <SPI_RxByte>
    SPI_RxByte();
 8000814:	f7ff feee 	bl	80005f4 <SPI_RxByte>

    /* 데이트 응답 수신 */
    while (i <= 64)
 8000818:	e00b      	b.n	8000832 <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 800081a:	f7ff feeb 	bl	80005f4 <SPI_RxByte>
 800081e:	4603      	mov	r3, r0
 8000820:	73fb      	strb	r3, [r7, #15]

      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05)
 8000822:	7bfb      	ldrb	r3, [r7, #15]
 8000824:	f003 031f 	and.w	r3, r3, #31
 8000828:	2b05      	cmp	r3, #5
 800082a:	d006      	beq.n	800083a <SD_TxDataBlock+0x82>
        break;

      i++;
 800082c:	7b7b      	ldrb	r3, [r7, #13]
 800082e:	3301      	adds	r3, #1
 8000830:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 8000832:	7b7b      	ldrb	r3, [r7, #13]
 8000834:	2b40      	cmp	r3, #64	; 0x40
 8000836:	d9f0      	bls.n	800081a <SD_TxDataBlock+0x62>
 8000838:	e000      	b.n	800083c <SD_TxDataBlock+0x84>
        break;
 800083a:	bf00      	nop
    }

    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 800083c:	bf00      	nop
 800083e:	f7ff fed9 	bl	80005f4 <SPI_RxByte>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d0fa      	beq.n	800083e <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8000848:	7bfb      	ldrb	r3, [r7, #15]
 800084a:	f003 031f 	and.w	r3, r3, #31
 800084e:	2b05      	cmp	r3, #5
 8000850:	d101      	bne.n	8000856 <SD_TxDataBlock+0x9e>
    return TRUE;
 8000852:	2301      	movs	r3, #1
 8000854:	e000      	b.n	8000858 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8000856:	2300      	movs	r3, #0
}
 8000858:	4618      	mov	r0, r3
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	6039      	str	r1, [r7, #0]
 800086a:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 800086c:	f7ff feee 	bl	800064c <SD_ReadyWait>
 8000870:	4603      	mov	r3, r0
 8000872:	2bff      	cmp	r3, #255	; 0xff
 8000874:	d001      	beq.n	800087a <SD_SendCmd+0x1a>
    return 0xFF;
 8000876:	23ff      	movs	r3, #255	; 0xff
 8000878:	e040      	b.n	80008fc <SD_SendCmd+0x9c>

  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fe9f 	bl	80005c0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	0e1b      	lsrs	r3, r3, #24
 8000886:	b2db      	uxtb	r3, r3
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff fe99 	bl	80005c0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	0c1b      	lsrs	r3, r3, #16
 8000892:	b2db      	uxtb	r3, r3
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff fe93 	bl	80005c0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fe8d 	bl	80005c0 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fe88 	bl	80005c0 <SPI_TxByte>

  /* 명령별 CRC 준비 */
  crc = 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2b40      	cmp	r3, #64	; 0x40
 80008b8:	d101      	bne.n	80008be <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 80008ba:	2395      	movs	r3, #149	; 0x95
 80008bc:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b48      	cmp	r3, #72	; 0x48
 80008c2:	d101      	bne.n	80008c8 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80008c4:	2387      	movs	r3, #135	; 0x87
 80008c6:	73fb      	strb	r3, [r7, #15]

  /* CRC 전송 */
  SPI_TxByte(crc);
 80008c8:	7bfb      	ldrb	r3, [r7, #15]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff fe78 	bl	80005c0 <SPI_TxByte>

  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	2b4c      	cmp	r3, #76	; 0x4c
 80008d4:	d101      	bne.n	80008da <SD_SendCmd+0x7a>
    SPI_RxByte();
 80008d6:	f7ff fe8d 	bl	80005f4 <SPI_RxByte>

  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10;
 80008da:	230a      	movs	r3, #10
 80008dc:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80008de:	f7ff fe89 	bl	80005f4 <SPI_RxByte>
 80008e2:	4603      	mov	r3, r0
 80008e4:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80008e6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	da05      	bge.n	80008fa <SD_SendCmd+0x9a>
 80008ee:	7bbb      	ldrb	r3, [r7, #14]
 80008f0:	3b01      	subs	r3, #1
 80008f2:	73bb      	strb	r3, [r7, #14]
 80008f4:	7bbb      	ldrb	r3, [r7, #14]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1f1      	bne.n	80008de <SD_SendCmd+0x7e>

  return res;
 80008fa:	7b7b      	ldrb	r3, [r7, #13]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3710      	adds	r7, #16
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000904:	b590      	push	{r4, r7, lr}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* 한종류의 드라이브만 지원 */
  if(drv)
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 8000914:	2301      	movs	r3, #1
 8000916:	e0d5      	b.n	8000ac4 <SD_disk_initialize+0x1c0>

  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8000918:	4b6c      	ldr	r3, [pc, #432]	; (8000acc <SD_disk_initialize+0x1c8>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	b2db      	uxtb	r3, r3
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	2b00      	cmp	r3, #0
 8000924:	d003      	beq.n	800092e <SD_disk_initialize+0x2a>
    return Stat;
 8000926:	4b69      	ldr	r3, [pc, #420]	; (8000acc <SD_disk_initialize+0x1c8>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	e0ca      	b.n	8000ac4 <SD_disk_initialize+0x1c0>

  /* SD카드 Power On */
  SD_PowerOn();
 800092e:	f7ff fea9 	bl	8000684 <SD_PowerOn>

  /* SPI 통신을 위해 Chip Select */
  SELECT();
 8000932:	f7ff fe2d 	bl	8000590 <SELECT>

  /* SD카드 타입변수 초기화 */
  type = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	73bb      	strb	r3, [r7, #14]

  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1)
 800093a:	2100      	movs	r1, #0
 800093c:	2040      	movs	r0, #64	; 0x40
 800093e:	f7ff ff8f 	bl	8000860 <SD_SendCmd>
 8000942:	4603      	mov	r3, r0
 8000944:	2b01      	cmp	r3, #1
 8000946:	f040 80a5 	bne.w	8000a94 <SD_disk_initialize+0x190>
  {
    /* 타이머 1초 설정 */
    Timer1 = 100;
 800094a:	4b61      	ldr	r3, [pc, #388]	; (8000ad0 <SD_disk_initialize+0x1cc>)
 800094c:	2264      	movs	r2, #100	; 0x64
 800094e:	701a      	strb	r2, [r3, #0]

    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000950:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000954:	2048      	movs	r0, #72	; 0x48
 8000956:	f7ff ff83 	bl	8000860 <SD_SendCmd>
 800095a:	4603      	mov	r3, r0
 800095c:	2b01      	cmp	r3, #1
 800095e:	d158      	bne.n	8000a12 <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8000960:	2300      	movs	r3, #0
 8000962:	73fb      	strb	r3, [r7, #15]
 8000964:	e00c      	b.n	8000980 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8000966:	7bfc      	ldrb	r4, [r7, #15]
 8000968:	f7ff fe44 	bl	80005f4 <SPI_RxByte>
 800096c:	4603      	mov	r3, r0
 800096e:	461a      	mov	r2, r3
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	4423      	add	r3, r4
 8000976:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 800097a:	7bfb      	ldrb	r3, [r7, #15]
 800097c:	3301      	adds	r3, #1
 800097e:	73fb      	strb	r3, [r7, #15]
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	2b03      	cmp	r3, #3
 8000984:	d9ef      	bls.n	8000966 <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000986:	7abb      	ldrb	r3, [r7, #10]
 8000988:	2b01      	cmp	r3, #1
 800098a:	f040 8083 	bne.w	8000a94 <SD_disk_initialize+0x190>
 800098e:	7afb      	ldrb	r3, [r7, #11]
 8000990:	2baa      	cmp	r3, #170	; 0xaa
 8000992:	d17f      	bne.n	8000a94 <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8000994:	2100      	movs	r1, #0
 8000996:	2077      	movs	r0, #119	; 0x77
 8000998:	f7ff ff62 	bl	8000860 <SD_SendCmd>
 800099c:	4603      	mov	r3, r0
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d807      	bhi.n	80009b2 <SD_disk_initialize+0xae>
 80009a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80009a6:	2069      	movs	r0, #105	; 0x69
 80009a8:	f7ff ff5a 	bl	8000860 <SD_SendCmd>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d005      	beq.n	80009be <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 80009b2:	4b47      	ldr	r3, [pc, #284]	; (8000ad0 <SD_disk_initialize+0x1cc>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d1eb      	bne.n	8000994 <SD_disk_initialize+0x90>
 80009bc:	e000      	b.n	80009c0 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 80009be:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80009c0:	4b43      	ldr	r3, [pc, #268]	; (8000ad0 <SD_disk_initialize+0x1cc>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d064      	beq.n	8000a94 <SD_disk_initialize+0x190>
 80009ca:	2100      	movs	r1, #0
 80009cc:	207a      	movs	r0, #122	; 0x7a
 80009ce:	f7ff ff47 	bl	8000860 <SD_SendCmd>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d15d      	bne.n	8000a94 <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80009d8:	2300      	movs	r3, #0
 80009da:	73fb      	strb	r3, [r7, #15]
 80009dc:	e00c      	b.n	80009f8 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80009de:	7bfc      	ldrb	r4, [r7, #15]
 80009e0:	f7ff fe08 	bl	80005f4 <SPI_RxByte>
 80009e4:	4603      	mov	r3, r0
 80009e6:	461a      	mov	r2, r3
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	4423      	add	r3, r4
 80009ee:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80009f2:	7bfb      	ldrb	r3, [r7, #15]
 80009f4:	3301      	adds	r3, #1
 80009f6:	73fb      	strb	r3, [r7, #15]
 80009f8:	7bfb      	ldrb	r3, [r7, #15]
 80009fa:	2b03      	cmp	r3, #3
 80009fc:	d9ef      	bls.n	80009de <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 80009fe:	7a3b      	ldrb	r3, [r7, #8]
 8000a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SD_disk_initialize+0x108>
 8000a08:	2306      	movs	r3, #6
 8000a0a:	e000      	b.n	8000a0e <SD_disk_initialize+0x10a>
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	73bb      	strb	r3, [r7, #14]
 8000a10:	e040      	b.n	8000a94 <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8000a12:	2100      	movs	r1, #0
 8000a14:	2077      	movs	r0, #119	; 0x77
 8000a16:	f7ff ff23 	bl	8000860 <SD_SendCmd>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d808      	bhi.n	8000a32 <SD_disk_initialize+0x12e>
 8000a20:	2100      	movs	r1, #0
 8000a22:	2069      	movs	r0, #105	; 0x69
 8000a24:	f7ff ff1c 	bl	8000860 <SD_SendCmd>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d801      	bhi.n	8000a32 <SD_disk_initialize+0x12e>
 8000a2e:	2302      	movs	r3, #2
 8000a30:	e000      	b.n	8000a34 <SD_disk_initialize+0x130>
 8000a32:	2301      	movs	r3, #1
 8000a34:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 8000a36:	7bbb      	ldrb	r3, [r7, #14]
 8000a38:	2b02      	cmp	r3, #2
 8000a3a:	d10e      	bne.n	8000a5a <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	2077      	movs	r0, #119	; 0x77
 8000a40:	f7ff ff0e 	bl	8000860 <SD_SendCmd>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d80e      	bhi.n	8000a68 <SD_disk_initialize+0x164>
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	2069      	movs	r0, #105	; 0x69
 8000a4e:	f7ff ff07 	bl	8000860 <SD_SendCmd>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d107      	bne.n	8000a68 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8000a58:	e00d      	b.n	8000a76 <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	2041      	movs	r0, #65	; 0x41
 8000a5e:	f7ff feff 	bl	8000860 <SD_SendCmd>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d005      	beq.n	8000a74 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8000a68:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <SD_disk_initialize+0x1cc>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1e1      	bne.n	8000a36 <SD_disk_initialize+0x132>
 8000a72:	e000      	b.n	8000a76 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8000a74:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8000a76:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <SD_disk_initialize+0x1cc>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d007      	beq.n	8000a90 <SD_disk_initialize+0x18c>
 8000a80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a84:	2050      	movs	r0, #80	; 0x50
 8000a86:	f7ff feeb 	bl	8000860 <SD_SendCmd>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 8000a90:	2300      	movs	r3, #0
 8000a92:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8000a94:	4a0f      	ldr	r2, [pc, #60]	; (8000ad4 <SD_disk_initialize+0x1d0>)
 8000a96:	7bbb      	ldrb	r3, [r7, #14]
 8000a98:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8000a9a:	f7ff fd85 	bl	80005a8 <DESELECT>

  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 8000a9e:	f7ff fda9 	bl	80005f4 <SPI_RxByte>

  if (type)
 8000aa2:	7bbb      	ldrb	r3, [r7, #14]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d008      	beq.n	8000aba <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <SD_disk_initialize+0x1c8>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	f023 0301 	bic.w	r3, r3, #1
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <SD_disk_initialize+0x1c8>)
 8000ab6:	701a      	strb	r2, [r3, #0]
 8000ab8:	e001      	b.n	8000abe <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8000aba:	f7ff fe2f 	bl	800071c <SD_PowerOff>
  }

  return Stat;
 8000abe:	4b03      	ldr	r3, [pc, #12]	; (8000acc <SD_disk_initialize+0x1c8>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	b2db      	uxtb	r3, r3
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3714      	adds	r7, #20
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd90      	pop	{r4, r7, pc}
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20000459 	.word	0x20000459
 8000ad4:	200000a4 	.word	0x200000a4

08000ad8 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SD_disk_status+0x14>
    return STA_NOINIT;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	e002      	b.n	8000af2 <SD_disk_status+0x1a>

  return Stat;
 8000aec:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <SD_disk_status+0x28>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b2db      	uxtb	r3, r3
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000000 	.word	0x20000000

08000b04 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60b9      	str	r1, [r7, #8]
 8000b0c:	607a      	str	r2, [r7, #4]
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	4603      	mov	r3, r0
 8000b12:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d102      	bne.n	8000b20 <SD_disk_read+0x1c>
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d101      	bne.n	8000b24 <SD_disk_read+0x20>
    return RES_PARERR;
 8000b20:	2304      	movs	r3, #4
 8000b22:	e051      	b.n	8000bc8 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 8000b24:	4b2a      	ldr	r3, [pc, #168]	; (8000bd0 <SD_disk_read+0xcc>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SD_disk_read+0x32>
    return RES_NOTRDY;
 8000b32:	2303      	movs	r3, #3
 8000b34:	e048      	b.n	8000bc8 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 8000b36:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <SD_disk_read+0xd0>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	f003 0304 	and.w	r3, r3, #4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d102      	bne.n	8000b48 <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	025b      	lsls	r3, r3, #9
 8000b46:	607b      	str	r3, [r7, #4]

  SELECT();
 8000b48:	f7ff fd22 	bl	8000590 <SELECT>

  if (count == 1)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d111      	bne.n	8000b76 <SD_disk_read+0x72>
  {
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	2051      	movs	r0, #81	; 0x51
 8000b56:	f7ff fe83 	bl	8000860 <SD_SendCmd>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d129      	bne.n	8000bb4 <SD_disk_read+0xb0>
 8000b60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b64:	68b8      	ldr	r0, [r7, #8]
 8000b66:	f7ff fdf1 	bl	800074c <SD_RxDataBlock>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d021      	beq.n	8000bb4 <SD_disk_read+0xb0>
      count = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	e01e      	b.n	8000bb4 <SD_disk_read+0xb0>
  }
  else
  {
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0)
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	2052      	movs	r0, #82	; 0x52
 8000b7a:	f7ff fe71 	bl	8000860 <SD_SendCmd>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d117      	bne.n	8000bb4 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8000b84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b88:	68b8      	ldr	r0, [r7, #8]
 8000b8a:	f7ff fddf 	bl	800074c <SD_RxDataBlock>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00a      	beq.n	8000baa <SD_disk_read+0xa6>
          break;

        buff += 512;
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b9a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	603b      	str	r3, [r7, #0]
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d1ed      	bne.n	8000b84 <SD_disk_read+0x80>
 8000ba8:	e000      	b.n	8000bac <SD_disk_read+0xa8>
          break;
 8000baa:	bf00      	nop

      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0);
 8000bac:	2100      	movs	r1, #0
 8000bae:	204c      	movs	r0, #76	; 0x4c
 8000bb0:	f7ff fe56 	bl	8000860 <SD_SendCmd>
    }
  }

  DESELECT();
 8000bb4:	f7ff fcf8 	bl	80005a8 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 8000bb8:	f7ff fd1c 	bl	80005f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	bf14      	ite	ne
 8000bc2:	2301      	movne	r3, #1
 8000bc4:	2300      	moveq	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000000 	.word	0x20000000
 8000bd4:	200000a4 	.word	0x200000a4

08000bd8 <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	4603      	mov	r3, r0
 8000be6:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d102      	bne.n	8000bf4 <SD_disk_write+0x1c>
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d101      	bne.n	8000bf8 <SD_disk_write+0x20>
    return RES_PARERR;
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	e06b      	b.n	8000cd0 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 8000bf8:	4b37      	ldr	r3, [pc, #220]	; (8000cd8 <SD_disk_write+0x100>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SD_disk_write+0x32>
    return RES_NOTRDY;
 8000c06:	2303      	movs	r3, #3
 8000c08:	e062      	b.n	8000cd0 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 8000c0a:	4b33      	ldr	r3, [pc, #204]	; (8000cd8 <SD_disk_write+0x100>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SD_disk_write+0x44>
    return RES_WRPRT;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	e059      	b.n	8000cd0 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8000c1c:	4b2f      	ldr	r3, [pc, #188]	; (8000cdc <SD_disk_write+0x104>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f003 0304 	and.w	r3, r3, #4
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d102      	bne.n	8000c2e <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	025b      	lsls	r3, r3, #9
 8000c2c:	607b      	str	r3, [r7, #4]

  SELECT();
 8000c2e:	f7ff fcaf 	bl	8000590 <SELECT>

  if (count == 1)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d110      	bne.n	8000c5a <SD_disk_write+0x82>
  {
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	2058      	movs	r0, #88	; 0x58
 8000c3c:	f7ff fe10 	bl	8000860 <SD_SendCmd>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d13a      	bne.n	8000cbc <SD_disk_write+0xe4>
 8000c46:	21fe      	movs	r1, #254	; 0xfe
 8000c48:	68b8      	ldr	r0, [r7, #8]
 8000c4a:	f7ff fdb5 	bl	80007b8 <SD_TxDataBlock>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d033      	beq.n	8000cbc <SD_disk_write+0xe4>
      count = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	e030      	b.n	8000cbc <SD_disk_write+0xe4>
  }
  else
  {
    /* 다중 블록 쓰기 */
    if (CardType & 2)
 8000c5a:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <SD_disk_write+0x104>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8000c66:	2100      	movs	r1, #0
 8000c68:	2077      	movs	r0, #119	; 0x77
 8000c6a:	f7ff fdf9 	bl	8000860 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c6e:	6839      	ldr	r1, [r7, #0]
 8000c70:	2057      	movs	r0, #87	; 0x57
 8000c72:	f7ff fdf5 	bl	8000860 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	2059      	movs	r0, #89	; 0x59
 8000c7a:	f7ff fdf1 	bl	8000860 <SD_SendCmd>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d11b      	bne.n	8000cbc <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8000c84:	21fc      	movs	r1, #252	; 0xfc
 8000c86:	68b8      	ldr	r0, [r7, #8]
 8000c88:	f7ff fd96 	bl	80007b8 <SD_TxDataBlock>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00a      	beq.n	8000ca8 <SD_disk_write+0xd0>
          break;

        buff += 512;
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c98:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1ee      	bne.n	8000c84 <SD_disk_write+0xac>
 8000ca6:	e000      	b.n	8000caa <SD_disk_write+0xd2>
          break;
 8000ca8:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8000caa:	21fd      	movs	r1, #253	; 0xfd
 8000cac:	2000      	movs	r0, #0
 8000cae:	f7ff fd83 	bl	80007b8 <SD_TxDataBlock>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d101      	bne.n	8000cbc <SD_disk_write+0xe4>
      {
        count = 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8000cbc:	f7ff fc74 	bl	80005a8 <DESELECT>
  SPI_RxByte();
 8000cc0:	f7ff fc98 	bl	80005f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	bf14      	ite	ne
 8000cca:	2301      	movne	r3, #1
 8000ccc:	2300      	moveq	r3, #0
 8000cce:	b2db      	uxtb	r3, r3
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	200000a4 	.word	0x200000a4

08000ce0 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b08b      	sub	sp, #44	; 0x2c
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	603a      	str	r2, [r7, #0]
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	460b      	mov	r3, r1
 8000cee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	e117      	b.n	8000f2e <SD_disk_ioctl+0x24e>

  res = RES_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d126      	bne.n	8000d58 <SD_disk_ioctl+0x78>
  {
    switch (*ptr)
 8000d0a:	6a3b      	ldr	r3, [r7, #32]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d00e      	beq.n	8000d30 <SD_disk_ioctl+0x50>
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	d012      	beq.n	8000d3c <SD_disk_ioctl+0x5c>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d11a      	bne.n	8000d50 <SD_disk_ioctl+0x70>
    {
    case 0:
      if (SD_CheckPower())
 8000d1a:	f7ff fd0b 	bl	8000734 <SD_CheckPower>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <SD_disk_ioctl+0x48>
        SD_PowerOff();          /* Power Off */
 8000d24:	f7ff fcfa 	bl	800071c <SD_PowerOff>
      res = RES_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000d2e:	e0fc      	b.n	8000f2a <SD_disk_ioctl+0x24a>
    case 1:
      SD_PowerOn();             /* Power On */
 8000d30:	f7ff fca8 	bl	8000684 <SD_PowerOn>
      res = RES_OK;
 8000d34:	2300      	movs	r3, #0
 8000d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000d3a:	e0f6      	b.n	8000f2a <SD_disk_ioctl+0x24a>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8000d3c:	6a3b      	ldr	r3, [r7, #32]
 8000d3e:	1c5c      	adds	r4, r3, #1
 8000d40:	f7ff fcf8 	bl	8000734 <SD_CheckPower>
 8000d44:	4603      	mov	r3, r0
 8000d46:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000d4e:	e0ec      	b.n	8000f2a <SD_disk_ioctl+0x24a>
    default:
      res = RES_PARERR;
 8000d50:	2304      	movs	r3, #4
 8000d52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d56:	e0e8      	b.n	8000f2a <SD_disk_ioctl+0x24a>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 8000d58:	4b77      	ldr	r3, [pc, #476]	; (8000f38 <SD_disk_ioctl+0x258>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <SD_disk_ioctl+0x8a>
      return RES_NOTRDY;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e0e1      	b.n	8000f2e <SD_disk_ioctl+0x24e>

    SELECT();
 8000d6a:	f7ff fc11 	bl	8000590 <SELECT>

    switch (ctrl)
 8000d6e:	79bb      	ldrb	r3, [r7, #6]
 8000d70:	2b0d      	cmp	r3, #13
 8000d72:	f200 80cb 	bhi.w	8000f0c <SD_disk_ioctl+0x22c>
 8000d76:	a201      	add	r2, pc, #4	; (adr r2, 8000d7c <SD_disk_ioctl+0x9c>)
 8000d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d7c:	08000e77 	.word	0x08000e77
 8000d80:	08000db5 	.word	0x08000db5
 8000d84:	08000e67 	.word	0x08000e67
 8000d88:	08000f0d 	.word	0x08000f0d
 8000d8c:	08000f0d 	.word	0x08000f0d
 8000d90:	08000f0d 	.word	0x08000f0d
 8000d94:	08000f0d 	.word	0x08000f0d
 8000d98:	08000f0d 	.word	0x08000f0d
 8000d9c:	08000f0d 	.word	0x08000f0d
 8000da0:	08000f0d 	.word	0x08000f0d
 8000da4:	08000f0d 	.word	0x08000f0d
 8000da8:	08000e89 	.word	0x08000e89
 8000dac:	08000ead 	.word	0x08000ead
 8000db0:	08000ed1 	.word	0x08000ed1
    {
    case GET_SECTOR_COUNT:
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000db4:	2100      	movs	r1, #0
 8000db6:	2049      	movs	r0, #73	; 0x49
 8000db8:	f7ff fd52 	bl	8000860 <SD_SendCmd>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f040 80a8 	bne.w	8000f14 <SD_disk_ioctl+0x234>
 8000dc4:	f107 030c 	add.w	r3, r7, #12
 8000dc8:	2110      	movs	r1, #16
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fcbe 	bl	800074c <SD_RxDataBlock>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f000 809e 	beq.w	8000f14 <SD_disk_ioctl+0x234>
      {
        if ((csd[0] >> 6) == 1)
 8000dd8:	7b3b      	ldrb	r3, [r7, #12]
 8000dda:	099b      	lsrs	r3, r3, #6
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d10e      	bne.n	8000e00 <SD_disk_ioctl+0x120>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000de2:	7d7b      	ldrb	r3, [r7, #21]
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	7d3b      	ldrb	r3, [r7, #20]
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	021b      	lsls	r3, r3, #8
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	4413      	add	r3, r2
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	3301      	adds	r3, #1
 8000df4:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8000df6:	8bfb      	ldrh	r3, [r7, #30]
 8000df8:	029a      	lsls	r2, r3, #10
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	e02e      	b.n	8000e5e <SD_disk_ioctl+0x17e>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e00:	7c7b      	ldrb	r3, [r7, #17]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	7dbb      	ldrb	r3, [r7, #22]
 8000e0a:	09db      	lsrs	r3, r3, #7
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	4413      	add	r3, r2
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	7d7b      	ldrb	r3, [r7, #21]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	f003 0306 	and.w	r3, r3, #6
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	4413      	add	r3, r2
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	3302      	adds	r3, #2
 8000e24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e28:	7d3b      	ldrb	r3, [r7, #20]
 8000e2a:	099b      	lsrs	r3, r3, #6
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	7cfb      	ldrb	r3, [r7, #19]
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	4413      	add	r3, r2
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	7cbb      	ldrb	r3, [r7, #18]
 8000e3e:	029b      	lsls	r3, r3, #10
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	4413      	add	r3, r2
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e50:	8bfa      	ldrh	r2, [r7, #30]
 8000e52:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e56:	3b09      	subs	r3, #9
 8000e58:	409a      	lsls	r2, r3
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8000e64:	e056      	b.n	8000f14 <SD_disk_ioctl+0x234>

    case GET_SECTOR_SIZE:
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e6c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000e74:	e055      	b.n	8000f22 <SD_disk_ioctl+0x242>

    case CTRL_SYNC:
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 8000e76:	f7ff fbe9 	bl	800064c <SD_ReadyWait>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2bff      	cmp	r3, #255	; 0xff
 8000e7e:	d14b      	bne.n	8000f18 <SD_disk_ioctl+0x238>
        res = RES_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000e86:	e047      	b.n	8000f18 <SD_disk_ioctl+0x238>

    case MMC_GET_CSD:
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8000e88:	2100      	movs	r1, #0
 8000e8a:	2049      	movs	r0, #73	; 0x49
 8000e8c:	f7ff fce8 	bl	8000860 <SD_SendCmd>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d142      	bne.n	8000f1c <SD_disk_ioctl+0x23c>
 8000e96:	2110      	movs	r1, #16
 8000e98:	6a38      	ldr	r0, [r7, #32]
 8000e9a:	f7ff fc57 	bl	800074c <SD_RxDataBlock>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d03b      	beq.n	8000f1c <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000eaa:	e037      	b.n	8000f1c <SD_disk_ioctl+0x23c>

    case MMC_GET_CID:
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8000eac:	2100      	movs	r1, #0
 8000eae:	204a      	movs	r0, #74	; 0x4a
 8000eb0:	f7ff fcd6 	bl	8000860 <SD_SendCmd>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d132      	bne.n	8000f20 <SD_disk_ioctl+0x240>
 8000eba:	2110      	movs	r1, #16
 8000ebc:	6a38      	ldr	r0, [r7, #32]
 8000ebe:	f7ff fc45 	bl	800074c <SD_RxDataBlock>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d02b      	beq.n	8000f20 <SD_disk_ioctl+0x240>
        res = RES_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000ece:	e027      	b.n	8000f20 <SD_disk_ioctl+0x240>

    case MMC_GET_OCR:
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	207a      	movs	r0, #122	; 0x7a
 8000ed4:	f7ff fcc4 	bl	8000860 <SD_SendCmd>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d116      	bne.n	8000f0c <SD_disk_ioctl+0x22c>
      {
        for (n = 0; n < 4; n++)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ee4:	e00b      	b.n	8000efe <SD_disk_ioctl+0x21e>
        {
          *ptr++ = SPI_RxByte();
 8000ee6:	6a3c      	ldr	r4, [r7, #32]
 8000ee8:	1c63      	adds	r3, r4, #1
 8000eea:	623b      	str	r3, [r7, #32]
 8000eec:	f7ff fb82 	bl	80005f4 <SPI_RxByte>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8000ef4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ef8:	3301      	adds	r3, #1
 8000efa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000efe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f02:	2b03      	cmp	r3, #3
 8000f04:	d9ef      	bls.n	8000ee6 <SD_disk_ioctl+0x206>
        }

        res = RES_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f12:	e006      	b.n	8000f22 <SD_disk_ioctl+0x242>
      break;
 8000f14:	bf00      	nop
 8000f16:	e004      	b.n	8000f22 <SD_disk_ioctl+0x242>
      break;
 8000f18:	bf00      	nop
 8000f1a:	e002      	b.n	8000f22 <SD_disk_ioctl+0x242>
      break;
 8000f1c:	bf00      	nop
 8000f1e:	e000      	b.n	8000f22 <SD_disk_ioctl+0x242>
      break;
 8000f20:	bf00      	nop
    }

    DESELECT();
 8000f22:	f7ff fb41 	bl	80005a8 <DESELECT>
    SPI_RxByte();
 8000f26:	f7ff fb65 	bl	80005f4 <SPI_RxByte>
  }

  return res;
 8000f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	372c      	adds	r7, #44	; 0x2c
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd90      	pop	{r4, r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000000 	.word	0x20000000

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f40:	f000 fea2 	bl	8001c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f44:	f000 f816 	bl	8000f74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f48:	f000 f9f4 	bl	8001334 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f4c:	f000 f896 	bl	800107c <MX_ADC1_Init>
  MX_SPI2_Init();
 8000f50:	f000 f93e 	bl	80011d0 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000f54:	f004 fa50 	bl	80053f8 <MX_FATFS_Init>
  MX_RTC_Init();
 8000f58:	f000 f8e2 	bl	8001120 <MX_RTC_Init>
  MX_TIM1_Init();
 8000f5c:	f000 f96e 	bl	800123c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000f60:	f000 f9be 	bl	80012e0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // TIM1 set to 30 seconds repeat

  // Inital date/time
  InitDateTime();
 8000f64:	f000 fa68 	bl	8001438 <InitDateTime>

  HAL_TIM_Base_Start_IT(&htim1);
 8000f68:	4801      	ldr	r0, [pc, #4]	; (8000f70 <main+0x34>)
 8000f6a:	f003 f9e8 	bl	800433e <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <main+0x32>
 8000f70:	200003d4 	.word	0x200003d4

08000f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b098      	sub	sp, #96	; 0x60
 8000f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f7e:	2230      	movs	r2, #48	; 0x30
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f007 fa6a 	bl	800845c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f98:	f107 0308 	add.w	r3, r7, #8
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa8:	2300      	movs	r3, #0
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	4b31      	ldr	r3, [pc, #196]	; (8001074 <SystemClock_Config+0x100>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb0:	4a30      	ldr	r2, [pc, #192]	; (8001074 <SystemClock_Config+0x100>)
 8000fb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb8:	4b2e      	ldr	r3, [pc, #184]	; (8001074 <SystemClock_Config+0x100>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	603b      	str	r3, [r7, #0]
 8000fc8:	4b2b      	ldr	r3, [pc, #172]	; (8001078 <SystemClock_Config+0x104>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fd0:	4a29      	ldr	r2, [pc, #164]	; (8001078 <SystemClock_Config+0x104>)
 8000fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b27      	ldr	r3, [pc, #156]	; (8001078 <SystemClock_Config+0x104>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000fe4:	2306      	movs	r3, #6
 8000fe6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fec:	2301      	movs	r3, #1
 8000fee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff0:	2310      	movs	r3, #16
 8000ff2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ffc:	2310      	movs	r3, #16
 8000ffe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001000:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001004:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001006:	2304      	movs	r3, #4
 8001008:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800100a:	2307      	movs	r3, #7
 800100c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001012:	4618      	mov	r0, r3
 8001014:	f001 fcf2 	bl	80029fc <HAL_RCC_OscConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800101e:	f000 fbc9 	bl	80017b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001026:	2302      	movs	r3, #2
 8001028:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800102e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001032:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	2102      	movs	r1, #2
 800103e:	4618      	mov	r0, r3
 8001040:	f001 ff4c 	bl	8002edc <HAL_RCC_ClockConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <SystemClock_Config+0xda>
  {
    Error_Handler();
 800104a:	f000 fbb3 	bl	80017b4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800104e:	2302      	movs	r3, #2
 8001050:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001056:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001058:	f107 0308 	add.w	r3, r7, #8
 800105c:	4618      	mov	r0, r3
 800105e:	f002 f92f 	bl	80032c0 <HAL_RCCEx_PeriphCLKConfig>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8001068:	f000 fba4 	bl	80017b4 <Error_Handler>
  }
}
 800106c:	bf00      	nop
 800106e:	3760      	adds	r7, #96	; 0x60
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40023800 	.word	0x40023800
 8001078:	40007000 	.word	0x40007000

0800107c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001082:	463b      	mov	r3, r7
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800108e:	4b21      	ldr	r3, [pc, #132]	; (8001114 <MX_ADC1_Init+0x98>)
 8001090:	4a21      	ldr	r2, [pc, #132]	; (8001118 <MX_ADC1_Init+0x9c>)
 8001092:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001094:	4b1f      	ldr	r3, [pc, #124]	; (8001114 <MX_ADC1_Init+0x98>)
 8001096:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800109a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800109c:	4b1d      	ldr	r3, [pc, #116]	; (8001114 <MX_ADC1_Init+0x98>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <MX_ADC1_Init+0x98>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010a8:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <MX_ADC1_Init+0x98>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ae:	4b19      	ldr	r3, [pc, #100]	; (8001114 <MX_ADC1_Init+0x98>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <MX_ADC1_Init+0x98>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010bc:	4b15      	ldr	r3, [pc, #84]	; (8001114 <MX_ADC1_Init+0x98>)
 80010be:	4a17      	ldr	r2, [pc, #92]	; (800111c <MX_ADC1_Init+0xa0>)
 80010c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c2:	4b14      	ldr	r3, [pc, #80]	; (8001114 <MX_ADC1_Init+0x98>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <MX_ADC1_Init+0x98>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ce:	4b11      	ldr	r3, [pc, #68]	; (8001114 <MX_ADC1_Init+0x98>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010d6:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <MX_ADC1_Init+0x98>)
 80010d8:	2201      	movs	r2, #1
 80010da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010dc:	480d      	ldr	r0, [pc, #52]	; (8001114 <MX_ADC1_Init+0x98>)
 80010de:	f000 fe45 	bl	8001d6c <HAL_ADC_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010e8:	f000 fb64 	bl	80017b4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80010ec:	230f      	movs	r3, #15
 80010ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010f0:	2301      	movs	r3, #1
 80010f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010f8:	463b      	mov	r3, r7
 80010fa:	4619      	mov	r1, r3
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <MX_ADC1_Init+0x98>)
 80010fe:	f000 ffb1 	bl	8002064 <HAL_ADC_ConfigChannel>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001108:	f000 fb54 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000364 	.word	0x20000364
 8001118:	40012000 	.word	0x40012000
 800111c:	0f000001 	.word	0x0f000001

08001120 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001124:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <MX_RTC_Init+0xa0>)
 8001126:	4a27      	ldr	r2, [pc, #156]	; (80011c4 <MX_RTC_Init+0xa4>)
 8001128:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800112a:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <MX_RTC_Init+0xa0>)
 800112c:	2200      	movs	r2, #0
 800112e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001130:	4b23      	ldr	r3, [pc, #140]	; (80011c0 <MX_RTC_Init+0xa0>)
 8001132:	227f      	movs	r2, #127	; 0x7f
 8001134:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001136:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <MX_RTC_Init+0xa0>)
 8001138:	22ff      	movs	r2, #255	; 0xff
 800113a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800113c:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <MX_RTC_Init+0xa0>)
 800113e:	2200      	movs	r2, #0
 8001140:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001142:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <MX_RTC_Init+0xa0>)
 8001144:	2200      	movs	r2, #0
 8001146:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001148:	4b1d      	ldr	r3, [pc, #116]	; (80011c0 <MX_RTC_Init+0xa0>)
 800114a:	2200      	movs	r2, #0
 800114c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800114e:	481c      	ldr	r0, [pc, #112]	; (80011c0 <MX_RTC_Init+0xa0>)
 8001150:	f002 f9a4 	bl	800349c <HAL_RTC_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800115a:	f000 fb2b 	bl	80017b4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 21;
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <MX_RTC_Init+0xa8>)
 8001160:	2215      	movs	r2, #21
 8001162:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 40;
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <MX_RTC_Init+0xa8>)
 8001166:	2228      	movs	r2, #40	; 0x28
 8001168:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <MX_RTC_Init+0xa8>)
 800116c:	2200      	movs	r2, #0
 800116e:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <MX_RTC_Init+0xa8>)
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001176:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <MX_RTC_Init+0xa8>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800117c:	2200      	movs	r2, #0
 800117e:	4912      	ldr	r1, [pc, #72]	; (80011c8 <MX_RTC_Init+0xa8>)
 8001180:	480f      	ldr	r0, [pc, #60]	; (80011c0 <MX_RTC_Init+0xa0>)
 8001182:	f002 fa1c 	bl	80035be <HAL_RTC_SetTime>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_RTC_Init+0x70>
  {
    Error_Handler();
 800118c:	f000 fb12 	bl	80017b4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001190:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <MX_RTC_Init+0xac>)
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 8001196:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <MX_RTC_Init+0xac>)
 8001198:	2209      	movs	r2, #9
 800119a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 14;
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <MX_RTC_Init+0xac>)
 800119e:	220e      	movs	r2, #14
 80011a0:	709a      	strb	r2, [r3, #2]
  sDate.Year = 20;
 80011a2:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <MX_RTC_Init+0xac>)
 80011a4:	2214      	movs	r2, #20
 80011a6:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80011a8:	2200      	movs	r2, #0
 80011aa:	4908      	ldr	r1, [pc, #32]	; (80011cc <MX_RTC_Init+0xac>)
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <MX_RTC_Init+0xa0>)
 80011ae:	f002 fb21 	bl	80037f4 <HAL_RTC_SetDate>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_RTC_Init+0x9c>
  {
    Error_Handler();
 80011b8:	f000 fafc 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	200003b0 	.word	0x200003b0
 80011c4:	40002800 	.word	0x40002800
 80011c8:	200000a8 	.word	0x200000a8
 80011cc:	200000bc 	.word	0x200000bc

080011d0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011d4:	4b17      	ldr	r3, [pc, #92]	; (8001234 <MX_SPI2_Init+0x64>)
 80011d6:	4a18      	ldr	r2, [pc, #96]	; (8001238 <MX_SPI2_Init+0x68>)
 80011d8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011da:	4b16      	ldr	r3, [pc, #88]	; (8001234 <MX_SPI2_Init+0x64>)
 80011dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011e0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <MX_SPI2_Init+0x64>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_SPI2_Init+0x64>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_SPI2_Init+0x64>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_SPI2_Init+0x64>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <MX_SPI2_Init+0x64>)
 80011fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001200:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001202:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_SPI2_Init+0x64>)
 8001204:	2200      	movs	r2, #0
 8001206:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <MX_SPI2_Init+0x64>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_SPI2_Init+0x64>)
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <MX_SPI2_Init+0x64>)
 8001216:	2200      	movs	r2, #0
 8001218:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <MX_SPI2_Init+0x64>)
 800121c:	220a      	movs	r2, #10
 800121e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001220:	4804      	ldr	r0, [pc, #16]	; (8001234 <MX_SPI2_Init+0x64>)
 8001222:	f002 fc6d 	bl	8003b00 <HAL_SPI_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800122c:	f000 fac2 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000308 	.word	0x20000308
 8001238:	40003800 	.word	0x40003800

0800123c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001250:	463b      	mov	r3, r7
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001258:	4b1f      	ldr	r3, [pc, #124]	; (80012d8 <MX_TIM1_Init+0x9c>)
 800125a:	4a20      	ldr	r2, [pc, #128]	; (80012dc <MX_TIM1_Init+0xa0>)
 800125c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 55999;
 800125e:	4b1e      	ldr	r3, [pc, #120]	; (80012d8 <MX_TIM1_Init+0x9c>)
 8001260:	f64d 22bf 	movw	r2, #55999	; 0xdabf
 8001264:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001266:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <MX_TIM1_Init+0x9c>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 44999;
 800126c:	4b1a      	ldr	r3, [pc, #104]	; (80012d8 <MX_TIM1_Init+0x9c>)
 800126e:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8001272:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001274:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <MX_TIM1_Init+0x9c>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0; //240
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <MX_TIM1_Init+0x9c>)
 800127c:	2200      	movs	r2, #0
 800127e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001280:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <MX_TIM1_Init+0x9c>)
 8001282:	2200      	movs	r2, #0
 8001284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001286:	4814      	ldr	r0, [pc, #80]	; (80012d8 <MX_TIM1_Init+0x9c>)
 8001288:	f003 f82e 	bl	80042e8 <HAL_TIM_Base_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001292:	f000 fa8f 	bl	80017b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001296:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800129a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	4619      	mov	r1, r3
 80012a2:	480d      	ldr	r0, [pc, #52]	; (80012d8 <MX_TIM1_Init+0x9c>)
 80012a4:	f003 f977 	bl	8004596 <HAL_TIM_ConfigClockSource>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80012ae:	f000 fa81 	bl	80017b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b2:	2300      	movs	r3, #0
 80012b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b6:	2300      	movs	r3, #0
 80012b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	4619      	mov	r1, r3
 80012be:	4806      	ldr	r0, [pc, #24]	; (80012d8 <MX_TIM1_Init+0x9c>)
 80012c0:	f003 fb6c 	bl	800499c <HAL_TIMEx_MasterConfigSynchronization>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80012ca:	f000 fa73 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200003d4 	.word	0x200003d4
 80012dc:	40010000 	.word	0x40010000

080012e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_USART2_UART_Init+0x4c>)
 80012e6:	4a12      	ldr	r2, [pc, #72]	; (8001330 <MX_USART2_UART_Init+0x50>)
 80012e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ea:	4b10      	ldr	r3, [pc, #64]	; (800132c <MX_USART2_UART_Init+0x4c>)
 80012ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <MX_USART2_UART_Init+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <MX_USART2_UART_Init+0x4c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012fe:	4b0b      	ldr	r3, [pc, #44]	; (800132c <MX_USART2_UART_Init+0x4c>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <MX_USART2_UART_Init+0x4c>)
 8001306:	220c      	movs	r2, #12
 8001308:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <MX_USART2_UART_Init+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <MX_USART2_UART_Init+0x4c>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001316:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_USART2_UART_Init+0x4c>)
 8001318:	f003 fbc2 	bl	8004aa0 <HAL_UART_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001322:	f000 fa47 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000418 	.word	0x20000418
 8001330:	40004400 	.word	0x40004400

08001334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	; 0x28
 8001338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b36      	ldr	r3, [pc, #216]	; (8001428 <MX_GPIO_Init+0xf4>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a35      	ldr	r2, [pc, #212]	; (8001428 <MX_GPIO_Init+0xf4>)
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b33      	ldr	r3, [pc, #204]	; (8001428 <MX_GPIO_Init+0xf4>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <MX_GPIO_Init+0xf4>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a2e      	ldr	r2, [pc, #184]	; (8001428 <MX_GPIO_Init+0xf4>)
 8001370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b2c      	ldr	r3, [pc, #176]	; (8001428 <MX_GPIO_Init+0xf4>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	60bb      	str	r3, [r7, #8]
 8001386:	4b28      	ldr	r3, [pc, #160]	; (8001428 <MX_GPIO_Init+0xf4>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a27      	ldr	r2, [pc, #156]	; (8001428 <MX_GPIO_Init+0xf4>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b25      	ldr	r3, [pc, #148]	; (8001428 <MX_GPIO_Init+0xf4>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	4b21      	ldr	r3, [pc, #132]	; (8001428 <MX_GPIO_Init+0xf4>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a20      	ldr	r2, [pc, #128]	; (8001428 <MX_GPIO_Init+0xf4>)
 80013a8:	f043 0302 	orr.w	r3, r3, #2
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <MX_GPIO_Init+0xf4>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2120      	movs	r1, #32
 80013be:	481b      	ldr	r0, [pc, #108]	; (800142c <MX_GPIO_Init+0xf8>)
 80013c0:	f001 fb02 	bl	80029c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2110      	movs	r1, #16
 80013c8:	4819      	ldr	r0, [pc, #100]	; (8001430 <MX_GPIO_Init+0xfc>)
 80013ca:	f001 fafd 	bl	80029c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <MX_GPIO_Init+0x100>)
 80013d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	4619      	mov	r1, r3
 80013e2:	4813      	ldr	r0, [pc, #76]	; (8001430 <MX_GPIO_Init+0xfc>)
 80013e4:	f001 f96e 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013e8:	2320      	movs	r3, #32
 80013ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ec:	2301      	movs	r3, #1
 80013ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	480b      	ldr	r0, [pc, #44]	; (800142c <MX_GPIO_Init+0xf8>)
 8001400:	f001 f960 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001404:	2310      	movs	r3, #16
 8001406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001408:	2301      	movs	r3, #1
 800140a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001410:	2300      	movs	r3, #0
 8001412:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	4805      	ldr	r0, [pc, #20]	; (8001430 <MX_GPIO_Init+0xfc>)
 800141c:	f001 f952 	bl	80026c4 <HAL_GPIO_Init>

}
 8001420:	bf00      	nop
 8001422:	3728      	adds	r7, #40	; 0x28
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	40020000 	.word	0x40020000
 8001430:	40020800 	.word	0x40020800
 8001434:	10210000 	.word	0x10210000

08001438 <InitDateTime>:

/* USER CODE BEGIN 4 */

void InitDateTime(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	sDate.Date = 15;
 800143c:	4b10      	ldr	r3, [pc, #64]	; (8001480 <InitDateTime+0x48>)
 800143e:	220f      	movs	r2, #15
 8001440:	709a      	strb	r2, [r3, #2]
	sDate.Month = RTC_MONTH_SEPTEMBER;
 8001442:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <InitDateTime+0x48>)
 8001444:	2209      	movs	r2, #9
 8001446:	705a      	strb	r2, [r3, #1]
	sDate.Year = 20;
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <InitDateTime+0x48>)
 800144a:	2214      	movs	r2, #20
 800144c:	70da      	strb	r2, [r3, #3]
	sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 800144e:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <InitDateTime+0x48>)
 8001450:	2202      	movs	r2, #2
 8001452:	701a      	strb	r2, [r3, #0]

	sTime.Hours = 0;
 8001454:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <InitDateTime+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = 20;
 800145a:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <InitDateTime+0x4c>)
 800145c:	2214      	movs	r2, #20
 800145e:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = 15;
 8001460:	4b08      	ldr	r3, [pc, #32]	; (8001484 <InitDateTime+0x4c>)
 8001462:	220f      	movs	r2, #15
 8001464:	709a      	strb	r2, [r3, #2]

	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001466:	2200      	movs	r2, #0
 8001468:	4906      	ldr	r1, [pc, #24]	; (8001484 <InitDateTime+0x4c>)
 800146a:	4807      	ldr	r0, [pc, #28]	; (8001488 <InitDateTime+0x50>)
 800146c:	f002 f8a7 	bl	80035be <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001470:	2200      	movs	r2, #0
 8001472:	4903      	ldr	r1, [pc, #12]	; (8001480 <InitDateTime+0x48>)
 8001474:	4804      	ldr	r0, [pc, #16]	; (8001488 <InitDateTime+0x50>)
 8001476:	f002 f9bd 	bl	80037f4 <HAL_RTC_SetDate>
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	200000bc 	.word	0x200000bc
 8001484:	200000a8 	.word	0x200000a8
 8001488:	200003b0 	.word	0x200003b0

0800148c <Print>:

void Print(char *line)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) line, strlen (line), HAL_MAX_DELAY);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7fe fea3 	bl	80001e0 <strlen>
 800149a:	4603      	mov	r3, r0
 800149c:	b29a      	uxth	r2, r3
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	4803      	ldr	r0, [pc, #12]	; (80014b4 <Print+0x28>)
 80014a6:	f003 fb48 	bl	8004b3a <HAL_UART_Transmit>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000418 	.word	0x20000418

080014b8 <GetSensorValue>:

uint16_t GetSensorValue(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
	  uint16_t sensorValue = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	80fb      	strh	r3, [r7, #6]
	  HAL_ADC_Start(&hadc1);
 80014c2:	4809      	ldr	r0, [pc, #36]	; (80014e8 <GetSensorValue+0x30>)
 80014c4:	f000 fc96 	bl	8001df4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80014c8:	f04f 31ff 	mov.w	r1, #4294967295
 80014cc:	4806      	ldr	r0, [pc, #24]	; (80014e8 <GetSensorValue+0x30>)
 80014ce:	f000 fd37 	bl	8001f40 <HAL_ADC_PollForConversion>
	  sensorValue = HAL_ADC_GetValue(&hadc1);
 80014d2:	4805      	ldr	r0, [pc, #20]	; (80014e8 <GetSensorValue+0x30>)
 80014d4:	f000 fdb8 	bl	8002048 <HAL_ADC_GetValue>
 80014d8:	4603      	mov	r3, r0
 80014da:	80fb      	strh	r3, [r7, #6]
	  return sensorValue;
 80014dc:	88fb      	ldrh	r3, [r7, #6]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000364 	.word	0x20000364

080014ec <FormatOutputLine>:

void FormatOutputLine(char *line, uint16_t sensorValue)
{
 80014ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ee:	b089      	sub	sp, #36	; 0x24
 80014f0:	af06      	add	r7, sp, #24
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	460b      	mov	r3, r1
 80014f6:	807b      	strh	r3, [r7, #2]
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80014f8:	2200      	movs	r2, #0
 80014fa:	4916      	ldr	r1, [pc, #88]	; (8001554 <FormatOutputLine+0x68>)
 80014fc:	4816      	ldr	r0, [pc, #88]	; (8001558 <FormatOutputLine+0x6c>)
 80014fe:	f002 f91b 	bl	8003738 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001502:	2200      	movs	r2, #0
 8001504:	4915      	ldr	r1, [pc, #84]	; (800155c <FormatOutputLine+0x70>)
 8001506:	4814      	ldr	r0, [pc, #80]	; (8001558 <FormatOutputLine+0x6c>)
 8001508:	f002 fa1b 	bl	8003942 <HAL_RTC_GetDate>
	 snprintf(line, 63, "%d-%d-%d,%d:%d:%d,%d\n", sDate.Year, sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds, sensorValue);
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <FormatOutputLine+0x70>)
 800150e:	78db      	ldrb	r3, [r3, #3]
 8001510:	461e      	mov	r6, r3
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <FormatOutputLine+0x70>)
 8001514:	785b      	ldrb	r3, [r3, #1]
 8001516:	461a      	mov	r2, r3
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <FormatOutputLine+0x70>)
 800151a:	789b      	ldrb	r3, [r3, #2]
 800151c:	4619      	mov	r1, r3
 800151e:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <FormatOutputLine+0x68>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <FormatOutputLine+0x68>)
 8001526:	785b      	ldrb	r3, [r3, #1]
 8001528:	461c      	mov	r4, r3
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <FormatOutputLine+0x68>)
 800152c:	789b      	ldrb	r3, [r3, #2]
 800152e:	461d      	mov	r5, r3
 8001530:	887b      	ldrh	r3, [r7, #2]
 8001532:	9305      	str	r3, [sp, #20]
 8001534:	9504      	str	r5, [sp, #16]
 8001536:	9403      	str	r4, [sp, #12]
 8001538:	9002      	str	r0, [sp, #8]
 800153a:	9101      	str	r1, [sp, #4]
 800153c:	9200      	str	r2, [sp, #0]
 800153e:	4633      	mov	r3, r6
 8001540:	4a07      	ldr	r2, [pc, #28]	; (8001560 <FormatOutputLine+0x74>)
 8001542:	213f      	movs	r1, #63	; 0x3f
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f006 ff91 	bl	800846c <sniprintf>
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001552:	bf00      	nop
 8001554:	200000a8 	.word	0x200000a8
 8001558:	200003b0 	.word	0x200003b0
 800155c:	200000bc 	.word	0x200000bc
 8001560:	08008cb8 	.word	0x08008cb8

08001564 <GetFileName>:

void GetFileName(char *fileName)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af02      	add	r7, sp, #8
 800156a:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800156c:	2200      	movs	r2, #0
 800156e:	490c      	ldr	r1, [pc, #48]	; (80015a0 <GetFileName+0x3c>)
 8001570:	480c      	ldr	r0, [pc, #48]	; (80015a4 <GetFileName+0x40>)
 8001572:	f002 f9e6 	bl	8003942 <HAL_RTC_GetDate>
	snprintf(fileName, 63, "%d-%d-20%d.txt", sDate.Date, sDate.Month, sDate.Year);
 8001576:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <GetFileName+0x3c>)
 8001578:	789b      	ldrb	r3, [r3, #2]
 800157a:	4619      	mov	r1, r3
 800157c:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <GetFileName+0x3c>)
 800157e:	785b      	ldrb	r3, [r3, #1]
 8001580:	461a      	mov	r2, r3
 8001582:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <GetFileName+0x3c>)
 8001584:	78db      	ldrb	r3, [r3, #3]
 8001586:	9301      	str	r3, [sp, #4]
 8001588:	9200      	str	r2, [sp, #0]
 800158a:	460b      	mov	r3, r1
 800158c:	4a06      	ldr	r2, [pc, #24]	; (80015a8 <GetFileName+0x44>)
 800158e:	213f      	movs	r1, #63	; 0x3f
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f006 ff6b 	bl	800846c <sniprintf>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200000bc 	.word	0x200000bc
 80015a4:	200003b0 	.word	0x200003b0
 80015a8:	08008cd0 	.word	0x08008cd0

080015ac <AddLineToFile>:

uint16_t AddLineToFile(const char *fileName, const char *line)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	f5ad 5d03 	sub.w	sp, sp, #8384	; 0x20c0
 80015b2:	b088      	sub	sp, #32
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	f107 0320 	add.w	r3, r7, #32
 80015ba:	3b1c      	subs	r3, #28
 80015bc:	6018      	str	r0, [r3, #0]
 80015be:	f107 0320 	add.w	r3, r7, #32
 80015c2:	3b20      	subs	r3, #32
 80015c4:	6019      	str	r1, [r3, #0]
	FIL file;
	UINT bWriten;
	char ErrorMessage[100];

	// To reset if SD was ejected.
	MX_FATFS_DeInit();
 80015c6:	f003 ff31 	bl	800542c <MX_FATFS_DeInit>
	MX_FATFS_Init();
 80015ca:	f003 ff15 	bl	80053f8 <MX_FATFS_Init>

	fResult = f_mount(&fs, "/", 1);
 80015ce:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 80015d2:	3b1c      	subs	r3, #28
 80015d4:	2201      	movs	r2, #1
 80015d6:	4971      	ldr	r1, [pc, #452]	; (800179c <AddLineToFile+0x1f0>)
 80015d8:	4618      	mov	r0, r3
 80015da:	f006 f95f 	bl	800789c <f_mount>
 80015de:	4603      	mov	r3, r0
 80015e0:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 80015e4:	f102 021f 	add.w	r2, r2, #31
 80015e8:	7013      	strb	r3, [r2, #0]

	if(fResult != FR_OK)
 80015ea:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80015ee:	f103 031f 	add.w	r3, r3, #31
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d009      	beq.n	800160c <AddLineToFile+0x60>
	{
		Print("Failed to mount SD\n");
 80015f8:	4869      	ldr	r0, [pc, #420]	; (80017a0 <AddLineToFile+0x1f4>)
 80015fa:	f7ff ff47 	bl	800148c <Print>
		return fResult;
 80015fe:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001602:	f103 031f 	add.w	r3, r3, #31
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b29b      	uxth	r3, r3
 800160a:	e0c1      	b.n	8001790 <AddLineToFile+0x1e4>
	}

	fResult = f_open(&file, fileName, FA_OPEN_APPEND | FA_WRITE | FA_READ);
 800160c:	f107 0320 	add.w	r3, r7, #32
 8001610:	3b1c      	subs	r3, #28
 8001612:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001616:	382c      	subs	r0, #44	; 0x2c
 8001618:	2233      	movs	r2, #51	; 0x33
 800161a:	6819      	ldr	r1, [r3, #0]
 800161c:	f006 f984 	bl	8007928 <f_open>
 8001620:	4603      	mov	r3, r0
 8001622:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001626:	f102 021f 	add.w	r2, r2, #31
 800162a:	7013      	strb	r3, [r2, #0]

	if(fResult != FR_OK)
 800162c:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001630:	f103 031f 	add.w	r3, r3, #31
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d01c      	beq.n	8001674 <AddLineToFile+0xc8>
	{
		snprintf(ErrorMessage, 40, "Failed to open file: %s\n", fileName);
 800163a:	f107 0320 	add.w	r3, r7, #32
 800163e:	3b1c      	subs	r3, #28
 8001640:	f107 0020 	add.w	r0, r7, #32
 8001644:	3814      	subs	r0, #20
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a56      	ldr	r2, [pc, #344]	; (80017a4 <AddLineToFile+0x1f8>)
 800164a:	2128      	movs	r1, #40	; 0x28
 800164c:	f006 ff0e 	bl	800846c <sniprintf>
		Print(ErrorMessage);
 8001650:	f107 0320 	add.w	r3, r7, #32
 8001654:	3b14      	subs	r3, #20
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff ff18 	bl	800148c <Print>
		f_mount(NULL, "/", 1);
 800165c:	2201      	movs	r2, #1
 800165e:	494f      	ldr	r1, [pc, #316]	; (800179c <AddLineToFile+0x1f0>)
 8001660:	2000      	movs	r0, #0
 8001662:	f006 f91b 	bl	800789c <f_mount>
		return fResult;
 8001666:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 800166a:	f103 031f 	add.w	r3, r3, #31
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b29b      	uxth	r3, r3
 8001672:	e08d      	b.n	8001790 <AddLineToFile+0x1e4>
	}

	fResult = f_write(&file, line, strlen(line), &bWriten);
 8001674:	f107 0320 	add.w	r3, r7, #32
 8001678:	3b20      	subs	r3, #32
 800167a:	6818      	ldr	r0, [r3, #0]
 800167c:	f7fe fdb0 	bl	80001e0 <strlen>
 8001680:	4602      	mov	r2, r0
 8001682:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001686:	3b30      	subs	r3, #48	; 0x30
 8001688:	f107 0120 	add.w	r1, r7, #32
 800168c:	3920      	subs	r1, #32
 800168e:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001692:	382c      	subs	r0, #44	; 0x2c
 8001694:	6809      	ldr	r1, [r1, #0]
 8001696:	f006 fb13 	bl	8007cc0 <f_write>
 800169a:	4603      	mov	r3, r0
 800169c:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 80016a0:	f102 021f 	add.w	r2, r2, #31
 80016a4:	7013      	strb	r3, [r2, #0]

	if(fResult != FR_OK)
 80016a6:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80016aa:	f103 031f 	add.w	r3, r3, #31
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d022      	beq.n	80016fa <AddLineToFile+0x14e>
	{
		snprintf(ErrorMessage, 40, "Failed to write in file: %s\n", fileName);
 80016b4:	f107 0320 	add.w	r3, r7, #32
 80016b8:	3b1c      	subs	r3, #28
 80016ba:	f107 0020 	add.w	r0, r7, #32
 80016be:	3814      	subs	r0, #20
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a39      	ldr	r2, [pc, #228]	; (80017a8 <AddLineToFile+0x1fc>)
 80016c4:	2128      	movs	r1, #40	; 0x28
 80016c6:	f006 fed1 	bl	800846c <sniprintf>
		Print(ErrorMessage);
 80016ca:	f107 0320 	add.w	r3, r7, #32
 80016ce:	3b14      	subs	r3, #20
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fedb 	bl	800148c <Print>
		f_close(&file);
 80016d6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80016da:	3b2c      	subs	r3, #44	; 0x2c
 80016dc:	4618      	mov	r0, r3
 80016de:	f006 fd01 	bl	80080e4 <f_close>
		f_mount(NULL, "/", 1);
 80016e2:	2201      	movs	r2, #1
 80016e4:	492d      	ldr	r1, [pc, #180]	; (800179c <AddLineToFile+0x1f0>)
 80016e6:	2000      	movs	r0, #0
 80016e8:	f006 f8d8 	bl	800789c <f_mount>
		return fResult;
 80016ec:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80016f0:	f103 031f 	add.w	r3, r3, #31
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	e04a      	b.n	8001790 <AddLineToFile+0x1e4>
	}

	fResult = f_close(&file);
 80016fa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80016fe:	3b2c      	subs	r3, #44	; 0x2c
 8001700:	4618      	mov	r0, r3
 8001702:	f006 fcef 	bl	80080e4 <f_close>
 8001706:	4603      	mov	r3, r0
 8001708:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 800170c:	f102 021f 	add.w	r2, r2, #31
 8001710:	7013      	strb	r3, [r2, #0]

	if(fResult != FR_OK)
 8001712:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001716:	f103 031f 	add.w	r3, r3, #31
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d01c      	beq.n	800175a <AddLineToFile+0x1ae>
	{
		snprintf(ErrorMessage, 40, "Failed to close file: %s\n", fileName);
 8001720:	f107 0320 	add.w	r3, r7, #32
 8001724:	3b1c      	subs	r3, #28
 8001726:	f107 0020 	add.w	r0, r7, #32
 800172a:	3814      	subs	r0, #20
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a1f      	ldr	r2, [pc, #124]	; (80017ac <AddLineToFile+0x200>)
 8001730:	2128      	movs	r1, #40	; 0x28
 8001732:	f006 fe9b 	bl	800846c <sniprintf>
		Print(ErrorMessage);
 8001736:	f107 0320 	add.w	r3, r7, #32
 800173a:	3b14      	subs	r3, #20
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fea5 	bl	800148c <Print>
		f_mount(NULL, "/", 1);
 8001742:	2201      	movs	r2, #1
 8001744:	4915      	ldr	r1, [pc, #84]	; (800179c <AddLineToFile+0x1f0>)
 8001746:	2000      	movs	r0, #0
 8001748:	f006 f8a8 	bl	800789c <f_mount>
		return fResult;
 800174c:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001750:	f103 031f 	add.w	r3, r3, #31
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	e01a      	b.n	8001790 <AddLineToFile+0x1e4>
	}

	fResult = f_mount(NULL, "/", 1);
 800175a:	2201      	movs	r2, #1
 800175c:	490f      	ldr	r1, [pc, #60]	; (800179c <AddLineToFile+0x1f0>)
 800175e:	2000      	movs	r0, #0
 8001760:	f006 f89c 	bl	800789c <f_mount>
 8001764:	4603      	mov	r3, r0
 8001766:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 800176a:	f102 021f 	add.w	r2, r2, #31
 800176e:	7013      	strb	r3, [r2, #0]

	if(fResult != FR_OK)
 8001770:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001774:	f103 031f 	add.w	r3, r3, #31
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <AddLineToFile+0x1d8>
	{
		Print("Failed to unmount SD");
 800177e:	480c      	ldr	r0, [pc, #48]	; (80017b0 <AddLineToFile+0x204>)
 8001780:	f7ff fe84 	bl	800148c <Print>
	}

	return fResult;
 8001784:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001788:	f103 031f 	add.w	r3, r3, #31
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	b29b      	uxth	r3, r3


}
 8001790:	4618      	mov	r0, r3
 8001792:	f507 5703 	add.w	r7, r7, #8384	; 0x20c0
 8001796:	3720      	adds	r7, #32
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	08008ce0 	.word	0x08008ce0
 80017a0:	08008ce4 	.word	0x08008ce4
 80017a4:	08008cf8 	.word	0x08008cf8
 80017a8:	08008d14 	.word	0x08008d14
 80017ac:	08008d34 	.word	0x08008d34
 80017b0:	08008d50 	.word	0x08008d50

080017b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <HAL_MspInit+0x4c>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <HAL_MspInit+0x4c>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d8:	6453      	str	r3, [r2, #68]	; 0x44
 80017da:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <HAL_MspInit+0x4c>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_MspInit+0x4c>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	4a08      	ldr	r2, [pc, #32]	; (8001810 <HAL_MspInit+0x4c>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f4:	6413      	str	r3, [r2, #64]	; 0x40
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_MspInit+0x4c>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001802:	2007      	movs	r0, #7
 8001804:	f000 ff1c 	bl	8002640 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40023800 	.word	0x40023800

08001814 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a17      	ldr	r2, [pc, #92]	; (8001890 <HAL_ADC_MspInit+0x7c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d127      	bne.n	8001886 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	4b16      	ldr	r3, [pc, #88]	; (8001894 <HAL_ADC_MspInit+0x80>)
 800183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183e:	4a15      	ldr	r2, [pc, #84]	; (8001894 <HAL_ADC_MspInit+0x80>)
 8001840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001844:	6453      	str	r3, [r2, #68]	; 0x44
 8001846:	4b13      	ldr	r3, [pc, #76]	; (8001894 <HAL_ADC_MspInit+0x80>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <HAL_ADC_MspInit+0x80>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <HAL_ADC_MspInit+0x80>)
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	6313      	str	r3, [r2, #48]	; 0x30
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_ADC_MspInit+0x80>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	f003 0304 	and.w	r3, r3, #4
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GasSensor_Pin;
 800186e:	2320      	movs	r3, #32
 8001870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001872:	2303      	movs	r3, #3
 8001874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GasSensor_GPIO_Port, &GPIO_InitStruct);
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	4619      	mov	r1, r3
 8001880:	4805      	ldr	r0, [pc, #20]	; (8001898 <HAL_ADC_MspInit+0x84>)
 8001882:	f000 ff1f 	bl	80026c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	; 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40012000 	.word	0x40012000
 8001894:	40023800 	.word	0x40023800
 8001898:	40020800 	.word	0x40020800

0800189c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a05      	ldr	r2, [pc, #20]	; (80018c0 <HAL_RTC_MspInit+0x24>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d102      	bne.n	80018b4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018ae:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <HAL_RTC_MspInit+0x28>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	40002800 	.word	0x40002800
 80018c4:	42470e3c 	.word	0x42470e3c

080018c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	; 0x28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	; (800194c <HAL_SPI_MspInit+0x84>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d12c      	bne.n	8001944 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <HAL_SPI_MspInit+0x88>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a17      	ldr	r2, [pc, #92]	; (8001950 <HAL_SPI_MspInit+0x88>)
 80018f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <HAL_SPI_MspInit+0x88>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <HAL_SPI_MspInit+0x88>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a10      	ldr	r2, [pc, #64]	; (8001950 <HAL_SPI_MspInit+0x88>)
 8001910:	f043 0302 	orr.w	r3, r3, #2
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <HAL_SPI_MspInit+0x88>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001922:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001926:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001934:	2305      	movs	r3, #5
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <HAL_SPI_MspInit+0x8c>)
 8001940:	f000 fec0 	bl	80026c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001944:	bf00      	nop
 8001946:	3728      	adds	r7, #40	; 0x28
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40003800 	.word	0x40003800
 8001950:	40023800 	.word	0x40023800
 8001954:	40020400 	.word	0x40020400

08001958 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a0e      	ldr	r2, [pc, #56]	; (80019a0 <HAL_TIM_Base_MspInit+0x48>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d115      	bne.n	8001996 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b0d      	ldr	r3, [pc, #52]	; (80019a4 <HAL_TIM_Base_MspInit+0x4c>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	4a0c      	ldr	r2, [pc, #48]	; (80019a4 <HAL_TIM_Base_MspInit+0x4c>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6453      	str	r3, [r2, #68]	; 0x44
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <HAL_TIM_Base_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	2019      	movs	r0, #25
 800198c:	f000 fe63 	bl	8002656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001990:	2019      	movs	r0, #25
 8001992:	f000 fe7c 	bl	800268e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40010000 	.word	0x40010000
 80019a4:	40023800 	.word	0x40023800

080019a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08a      	sub	sp, #40	; 0x28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a19      	ldr	r2, [pc, #100]	; (8001a2c <HAL_UART_MspInit+0x84>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d12b      	bne.n	8001a22 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <HAL_UART_MspInit+0x88>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	4a17      	ldr	r2, [pc, #92]	; (8001a30 <HAL_UART_MspInit+0x88>)
 80019d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d8:	6413      	str	r3, [r2, #64]	; 0x40
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <HAL_UART_MspInit+0x88>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <HAL_UART_MspInit+0x88>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	4a10      	ldr	r2, [pc, #64]	; (8001a30 <HAL_UART_MspInit+0x88>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	6313      	str	r3, [r2, #48]	; 0x30
 80019f6:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <HAL_UART_MspInit+0x88>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a02:	230c      	movs	r3, #12
 8001a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	2302      	movs	r3, #2
 8001a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a12:	2307      	movs	r3, #7
 8001a14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4805      	ldr	r0, [pc, #20]	; (8001a34 <HAL_UART_MspInit+0x8c>)
 8001a1e:	f000 fe51 	bl	80026c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	; 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40004400 	.word	0x40004400
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020000 	.word	0x40020000

08001a38 <SDTimer_Handler>:

volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
	if(Timer1 > 0)
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <SDTimer_Handler+0x40>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d006      	beq.n	8001a54 <SDTimer_Handler+0x1c>
	{
		Timer1--;
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <SDTimer_Handler+0x40>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <SDTimer_Handler+0x40>)
 8001a52:	701a      	strb	r2, [r3, #0]
	}

	if(Timer2 > 0)
 8001a54:	4b09      	ldr	r3, [pc, #36]	; (8001a7c <SDTimer_Handler+0x44>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d006      	beq.n	8001a6c <SDTimer_Handler+0x34>
	{
		Timer2--;
 8001a5e:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <SDTimer_Handler+0x44>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	3b01      	subs	r3, #1
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <SDTimer_Handler+0x44>)
 8001a6a:	701a      	strb	r2, [r3, #0]
	}
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	20000459 	.word	0x20000459
 8001a7c:	20000458 	.word	0x20000458

08001a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a92:	e7fe      	b.n	8001a92 <HardFault_Handler+0x4>

08001a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <MemManage_Handler+0x4>

08001a9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9e:	e7fe      	b.n	8001a9e <BusFault_Handler+0x4>

08001aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <UsageFault_Handler+0x4>

08001aa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	FatFsCnt++;
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <SysTick_Handler+0x30>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	3301      	adds	r3, #1
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <SysTick_Handler+0x30>)
 8001ae0:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <SysTick_Handler+0x30>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b09      	cmp	r3, #9
 8001aea:	d904      	bls.n	8001af6 <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <SysTick_Handler+0x30>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8001af2:	f7ff ffa1 	bl	8001a38 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af6:	f000 f919 	bl	8001d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200000c0 	.word	0x200000c0

08001b04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b0a2      	sub	sp, #136	; 0x88
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin, GPIO_PIN_SET);
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	2120      	movs	r1, #32
 8001b0e:	4821      	ldr	r0, [pc, #132]	; (8001b94 <TIM1_UP_TIM10_IRQHandler+0x90>)
 8001b10:	f000 ff5a 	bl	80029c8 <HAL_GPIO_WritePin>

	uint16_t sensorValue = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	char fileName[64] = "";
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8001b1e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b22:	223c      	movs	r2, #60	; 0x3c
 8001b24:	2100      	movs	r1, #0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f006 fc98 	bl	800845c <memset>
	char line[64] = "";
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	f107 0308 	add.w	r3, r7, #8
 8001b34:	223c      	movs	r2, #60	; 0x3c
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f006 fc8f 	bl	800845c <memset>

	sensorValue = GetSensorValue();
 8001b3e:	f7ff fcbb 	bl	80014b8 <GetSensorValue>
 8001b42:	4603      	mov	r3, r0
 8001b44:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	FormatOutputLine(line, sensorValue);
 8001b48:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	4611      	mov	r1, r2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fccb 	bl	80014ec <FormatOutputLine>
	GetFileName(fileName);
 8001b56:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fd02 	bl	8001564 <GetFileName>

	if (AddLineToFile(fileName, line) == 0)
 8001b60:	1d3a      	adds	r2, r7, #4
 8001b62:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fd1f 	bl	80015ac <AddLineToFile>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d103      	bne.n	8001b7c <TIM1_UP_TIM10_IRQHandler+0x78>
	{
		Print(line);
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fc88 	bl	800148c <Print>
	}

	HAL_GPIO_WritePin(GPIOA, LD2_Pin, GPIO_PIN_RESET);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2120      	movs	r1, #32
 8001b80:	4804      	ldr	r0, [pc, #16]	; (8001b94 <TIM1_UP_TIM10_IRQHandler+0x90>)
 8001b82:	f000 ff21 	bl	80029c8 <HAL_GPIO_WritePin>

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b86:	4804      	ldr	r0, [pc, #16]	; (8001b98 <TIM1_UP_TIM10_IRQHandler+0x94>)
 8001b88:	f002 fbfd 	bl	8004386 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	3788      	adds	r7, #136	; 0x88
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40020000 	.word	0x40020000
 8001b98:	200003d4 	.word	0x200003d4

08001b9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba4:	4a14      	ldr	r2, [pc, #80]	; (8001bf8 <_sbrk+0x5c>)
 8001ba6:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <_sbrk+0x60>)
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb0:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb8:	4b11      	ldr	r3, [pc, #68]	; (8001c00 <_sbrk+0x64>)
 8001bba:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <_sbrk+0x68>)
 8001bbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bbe:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d207      	bcs.n	8001bdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bcc:	f006 fc1c 	bl	8008408 <__errno>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	230c      	movs	r3, #12
 8001bd4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bda:	e009      	b.n	8001bf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bdc:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <_sbrk+0x64>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be2:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <_sbrk+0x64>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	4a05      	ldr	r2, [pc, #20]	; (8001c00 <_sbrk+0x64>)
 8001bec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bee:	68fb      	ldr	r3, [r7, #12]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20018000 	.word	0x20018000
 8001bfc:	00000400 	.word	0x00000400
 8001c00:	200000c4 	.word	0x200000c4
 8001c04:	200024d8 	.word	0x200024d8

08001c08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c0c:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <SystemInit+0x28>)
 8001c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c12:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <SystemInit+0x28>)
 8001c14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c1c:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <SystemInit+0x28>)
 8001c1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c22:	609a      	str	r2, [r3, #8]
#endif
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c6c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c3a:	e003      	b.n	8001c44 <LoopCopyDataInit>

08001c3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c42:	3104      	adds	r1, #4

08001c44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c44:	480b      	ldr	r0, [pc, #44]	; (8001c74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c46:	4b0c      	ldr	r3, [pc, #48]	; (8001c78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c4c:	d3f6      	bcc.n	8001c3c <CopyDataInit>
  ldr  r2, =_sbss
 8001c4e:	4a0b      	ldr	r2, [pc, #44]	; (8001c7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c50:	e002      	b.n	8001c58 <LoopFillZerobss>

08001c52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c54:	f842 3b04 	str.w	r3, [r2], #4

08001c58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c58:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c5c:	d3f9      	bcc.n	8001c52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c5e:	f7ff ffd3 	bl	8001c08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c62:	f006 fbd7 	bl	8008414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c66:	f7ff f969 	bl	8000f3c <main>
  bx  lr    
 8001c6a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c6c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001c70:	0800924c 	.word	0x0800924c
  ldr  r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c78:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8001c7c:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001c80:	200024d4 	.word	0x200024d4

08001c84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c84:	e7fe      	b.n	8001c84 <ADC_IRQHandler>
	...

08001c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c8c:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <HAL_Init+0x40>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a0d      	ldr	r2, [pc, #52]	; (8001cc8 <HAL_Init+0x40>)
 8001c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c98:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <HAL_Init+0x40>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a0a      	ldr	r2, [pc, #40]	; (8001cc8 <HAL_Init+0x40>)
 8001c9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ca2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <HAL_Init+0x40>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a07      	ldr	r2, [pc, #28]	; (8001cc8 <HAL_Init+0x40>)
 8001caa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb0:	2003      	movs	r0, #3
 8001cb2:	f000 fcc5 	bl	8002640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f000 f808 	bl	8001ccc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cbc:	f7ff fd82 	bl	80017c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40023c00 	.word	0x40023c00

08001ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cd4:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <HAL_InitTick+0x54>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_InitTick+0x58>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ce2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 fcdd 	bl	80026aa <HAL_SYSTICK_Config>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e00e      	b.n	8001d18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b0f      	cmp	r3, #15
 8001cfe:	d80a      	bhi.n	8001d16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d00:	2200      	movs	r2, #0
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	f04f 30ff 	mov.w	r0, #4294967295
 8001d08:	f000 fca5 	bl	8002656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d0c:	4a06      	ldr	r2, [pc, #24]	; (8001d28 <HAL_InitTick+0x5c>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
 8001d14:	e000      	b.n	8001d18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20000004 	.word	0x20000004
 8001d24:	2000000c 	.word	0x2000000c
 8001d28:	20000008 	.word	0x20000008

08001d2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <HAL_IncTick+0x20>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	461a      	mov	r2, r3
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <HAL_IncTick+0x24>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	4a04      	ldr	r2, [pc, #16]	; (8001d50 <HAL_IncTick+0x24>)
 8001d3e:	6013      	str	r3, [r2, #0]
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	2000000c 	.word	0x2000000c
 8001d50:	2000045c 	.word	0x2000045c

08001d54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return uwTick;
 8001d58:	4b03      	ldr	r3, [pc, #12]	; (8001d68 <HAL_GetTick+0x14>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	2000045c 	.word	0x2000045c

08001d6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e033      	b.n	8001dea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d109      	bne.n	8001d9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff fd42 	bl	8001814 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d118      	bne.n	8001ddc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001db2:	f023 0302 	bic.w	r3, r3, #2
 8001db6:	f043 0202 	orr.w	r2, r3, #2
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 fa72 	bl	80022a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	f023 0303 	bic.w	r3, r3, #3
 8001dd2:	f043 0201 	orr.w	r2, r3, #1
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	; 0x40
 8001dda:	e001      	b.n	8001de0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d101      	bne.n	8001e0e <HAL_ADC_Start+0x1a>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e08a      	b.n	8001f24 <HAL_ADC_Start+0x130>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d018      	beq.n	8001e56 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f042 0201 	orr.w	r2, r2, #1
 8001e32:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e34:	4b3e      	ldr	r3, [pc, #248]	; (8001f30 <HAL_ADC_Start+0x13c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a3e      	ldr	r2, [pc, #248]	; (8001f34 <HAL_ADC_Start+0x140>)
 8001e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3e:	0c9a      	lsrs	r2, r3, #18
 8001e40:	4613      	mov	r3, r2
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4413      	add	r3, r2
 8001e46:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e48:	e002      	b.n	8001e50 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f9      	bne.n	8001e4a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d15e      	bne.n	8001f22 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e68:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e6c:	f023 0301 	bic.w	r3, r3, #1
 8001e70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d007      	beq.n	8001e96 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e8e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ea2:	d106      	bne.n	8001eb2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea8:	f023 0206 	bic.w	r2, r3, #6
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	645a      	str	r2, [r3, #68]	; 0x44
 8001eb0:	e002      	b.n	8001eb8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <HAL_ADC_Start+0x144>)
 8001ec2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001ecc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f003 031f 	and.w	r3, r3, #31
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10f      	bne.n	8001efa <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d11c      	bne.n	8001f22 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	e013      	b.n	8001f22 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a0f      	ldr	r2, [pc, #60]	; (8001f3c <HAL_ADC_Start+0x148>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d10e      	bne.n	8001f22 <HAL_ADC_Start+0x12e>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d107      	bne.n	8001f22 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f20:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	20000004 	.word	0x20000004
 8001f34:	431bde83 	.word	0x431bde83
 8001f38:	40012300 	.word	0x40012300
 8001f3c:	40012000 	.word	0x40012000

08001f40 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f5c:	d113      	bne.n	8001f86 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f6c:	d10b      	bne.n	8001f86 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f043 0220 	orr.w	r2, r3, #32
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e05c      	b.n	8002040 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001f86:	f7ff fee5 	bl	8001d54 <HAL_GetTick>
 8001f8a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f8c:	e01a      	b.n	8001fc4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d016      	beq.n	8001fc4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d007      	beq.n	8001fac <HAL_ADC_PollForConversion+0x6c>
 8001f9c:	f7ff feda 	bl	8001d54 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d20b      	bcs.n	8001fc4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	f043 0204 	orr.w	r2, r3, #4
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e03d      	b.n	8002040 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d1dd      	bne.n	8001f8e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f06f 0212 	mvn.w	r2, #18
 8001fda:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d123      	bne.n	800203e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d11f      	bne.n	800203e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002004:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002016:	2b00      	cmp	r3, #0
 8002018:	d111      	bne.n	800203e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d105      	bne.n	800203e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f043 0201 	orr.w	r2, r3, #1
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002056:	4618      	mov	r0, r3
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
	...

08002064 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800206e:	2300      	movs	r3, #0
 8002070:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x1c>
 800207c:	2302      	movs	r3, #2
 800207e:	e105      	b.n	800228c <HAL_ADC_ConfigChannel+0x228>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b09      	cmp	r3, #9
 800208e:	d925      	bls.n	80020dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68d9      	ldr	r1, [r3, #12]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	b29b      	uxth	r3, r3
 800209c:	461a      	mov	r2, r3
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	3b1e      	subs	r3, #30
 80020a6:	2207      	movs	r2, #7
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	43da      	mvns	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	400a      	ands	r2, r1
 80020b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68d9      	ldr	r1, [r3, #12]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	4618      	mov	r0, r3
 80020c8:	4603      	mov	r3, r0
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	4403      	add	r3, r0
 80020ce:	3b1e      	subs	r3, #30
 80020d0:	409a      	lsls	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	e022      	b.n	8002122 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6919      	ldr	r1, [r3, #16]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	461a      	mov	r2, r3
 80020ea:	4613      	mov	r3, r2
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	4413      	add	r3, r2
 80020f0:	2207      	movs	r2, #7
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43da      	mvns	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	400a      	ands	r2, r1
 80020fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6919      	ldr	r1, [r3, #16]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	b29b      	uxth	r3, r3
 8002110:	4618      	mov	r0, r3
 8002112:	4603      	mov	r3, r0
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	4403      	add	r3, r0
 8002118:	409a      	lsls	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b06      	cmp	r3, #6
 8002128:	d824      	bhi.n	8002174 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	3b05      	subs	r3, #5
 800213c:	221f      	movs	r2, #31
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43da      	mvns	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	400a      	ands	r2, r1
 800214a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	b29b      	uxth	r3, r3
 8002158:	4618      	mov	r0, r3
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	3b05      	subs	r3, #5
 8002166:	fa00 f203 	lsl.w	r2, r0, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	635a      	str	r2, [r3, #52]	; 0x34
 8002172:	e04c      	b.n	800220e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b0c      	cmp	r3, #12
 800217a:	d824      	bhi.n	80021c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	3b23      	subs	r3, #35	; 0x23
 800218e:	221f      	movs	r2, #31
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43da      	mvns	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	400a      	ands	r2, r1
 800219c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	4618      	mov	r0, r3
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	3b23      	subs	r3, #35	; 0x23
 80021b8:	fa00 f203 	lsl.w	r2, r0, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	430a      	orrs	r2, r1
 80021c2:	631a      	str	r2, [r3, #48]	; 0x30
 80021c4:	e023      	b.n	800220e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	3b41      	subs	r3, #65	; 0x41
 80021d8:	221f      	movs	r2, #31
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43da      	mvns	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	400a      	ands	r2, r1
 80021e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	4618      	mov	r0, r3
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	3b41      	subs	r3, #65	; 0x41
 8002202:	fa00 f203 	lsl.w	r2, r0, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <HAL_ADC_ConfigChannel+0x234>)
 8002210:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a21      	ldr	r2, [pc, #132]	; (800229c <HAL_ADC_ConfigChannel+0x238>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d109      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1cc>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b12      	cmp	r3, #18
 8002222:	d105      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a19      	ldr	r2, [pc, #100]	; (800229c <HAL_ADC_ConfigChannel+0x238>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d123      	bne.n	8002282 <HAL_ADC_ConfigChannel+0x21e>
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2b10      	cmp	r3, #16
 8002240:	d003      	beq.n	800224a <HAL_ADC_ConfigChannel+0x1e6>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b11      	cmp	r3, #17
 8002248:	d11b      	bne.n	8002282 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b10      	cmp	r3, #16
 800225c:	d111      	bne.n	8002282 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800225e:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <HAL_ADC_ConfigChannel+0x23c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a10      	ldr	r2, [pc, #64]	; (80022a4 <HAL_ADC_ConfigChannel+0x240>)
 8002264:	fba2 2303 	umull	r2, r3, r2, r3
 8002268:	0c9a      	lsrs	r2, r3, #18
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002274:	e002      	b.n	800227c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	3b01      	subs	r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f9      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40012300 	.word	0x40012300
 800229c:	40012000 	.word	0x40012000
 80022a0:	20000004 	.word	0x20000004
 80022a4:	431bde83 	.word	0x431bde83

080022a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b0:	4b79      	ldr	r3, [pc, #484]	; (8002498 <ADC_Init+0x1f0>)
 80022b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	431a      	orrs	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6859      	ldr	r1, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	021a      	lsls	r2, r3, #8
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	430a      	orrs	r2, r1
 80022f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002300:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6859      	ldr	r1, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002322:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233a:	4a58      	ldr	r2, [pc, #352]	; (800249c <ADC_Init+0x1f4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d022      	beq.n	8002386 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800234e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6899      	ldr	r1, [r3, #8]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002370:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6899      	ldr	r1, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	e00f      	b.n	80023a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002394:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0202 	bic.w	r2, r2, #2
 80023b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6899      	ldr	r1, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	7e1b      	ldrb	r3, [r3, #24]
 80023c0:	005a      	lsls	r2, r3, #1
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6859      	ldr	r1, [r3, #4]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fe:	3b01      	subs	r3, #1
 8002400:	035a      	lsls	r2, r3, #13
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	e007      	b.n	800241c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800241a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800242a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	3b01      	subs	r3, #1
 8002438:	051a      	lsls	r2, r3, #20
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002450:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6899      	ldr	r1, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800245e:	025a      	lsls	r2, r3, #9
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002476:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6899      	ldr	r1, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	029a      	lsls	r2, r3, #10
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	609a      	str	r2, [r3, #8]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40012300 	.word	0x40012300
 800249c:	0f000001 	.word	0x0f000001

080024a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b0:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024bc:	4013      	ands	r3, r2
 80024be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024d2:	4a04      	ldr	r2, [pc, #16]	; (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	60d3      	str	r3, [r2, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <__NVIC_GetPriorityGrouping+0x18>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 0307 	and.w	r3, r3, #7
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	db0b      	blt.n	800252e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	f003 021f 	and.w	r2, r3, #31
 800251c:	4907      	ldr	r1, [pc, #28]	; (800253c <__NVIC_EnableIRQ+0x38>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2001      	movs	r0, #1
 8002526:	fa00 f202 	lsl.w	r2, r0, r2
 800252a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000e100 	.word	0xe000e100

08002540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	6039      	str	r1, [r7, #0]
 800254a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	2b00      	cmp	r3, #0
 8002552:	db0a      	blt.n	800256a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	490c      	ldr	r1, [pc, #48]	; (800258c <__NVIC_SetPriority+0x4c>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	0112      	lsls	r2, r2, #4
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	440b      	add	r3, r1
 8002564:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002568:	e00a      	b.n	8002580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	b2da      	uxtb	r2, r3
 800256e:	4908      	ldr	r1, [pc, #32]	; (8002590 <__NVIC_SetPriority+0x50>)
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	3b04      	subs	r3, #4
 8002578:	0112      	lsls	r2, r2, #4
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	440b      	add	r3, r1
 800257e:	761a      	strb	r2, [r3, #24]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000e100 	.word	0xe000e100
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002594:	b480      	push	{r7}
 8002596:	b089      	sub	sp, #36	; 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f1c3 0307 	rsb	r3, r3, #7
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	bf28      	it	cs
 80025b2:	2304      	movcs	r3, #4
 80025b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3304      	adds	r3, #4
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d902      	bls.n	80025c4 <NVIC_EncodePriority+0x30>
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3b03      	subs	r3, #3
 80025c2:	e000      	b.n	80025c6 <NVIC_EncodePriority+0x32>
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43da      	mvns	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	401a      	ands	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025dc:	f04f 31ff 	mov.w	r1, #4294967295
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	fa01 f303 	lsl.w	r3, r1, r3
 80025e6:	43d9      	mvns	r1, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	4313      	orrs	r3, r2
         );
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3724      	adds	r7, #36	; 0x24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3b01      	subs	r3, #1
 8002608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800260c:	d301      	bcc.n	8002612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800260e:	2301      	movs	r3, #1
 8002610:	e00f      	b.n	8002632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002612:	4a0a      	ldr	r2, [pc, #40]	; (800263c <SysTick_Config+0x40>)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3b01      	subs	r3, #1
 8002618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800261a:	210f      	movs	r1, #15
 800261c:	f04f 30ff 	mov.w	r0, #4294967295
 8002620:	f7ff ff8e 	bl	8002540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002624:	4b05      	ldr	r3, [pc, #20]	; (800263c <SysTick_Config+0x40>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800262a:	4b04      	ldr	r3, [pc, #16]	; (800263c <SysTick_Config+0x40>)
 800262c:	2207      	movs	r2, #7
 800262e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	e000e010 	.word	0xe000e010

08002640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7ff ff29 	bl	80024a0 <__NVIC_SetPriorityGrouping>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002668:	f7ff ff3e 	bl	80024e8 <__NVIC_GetPriorityGrouping>
 800266c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	68b9      	ldr	r1, [r7, #8]
 8002672:	6978      	ldr	r0, [r7, #20]
 8002674:	f7ff ff8e 	bl	8002594 <NVIC_EncodePriority>
 8002678:	4602      	mov	r2, r0
 800267a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800267e:	4611      	mov	r1, r2
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff5d 	bl	8002540 <__NVIC_SetPriority>
}
 8002686:	bf00      	nop
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff ff31 	bl	8002504 <__NVIC_EnableIRQ>
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ffa2 	bl	80025fc <SysTick_Config>
 80026b8:	4603      	mov	r3, r0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	; 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
 80026de:	e159      	b.n	8002994 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026e0:	2201      	movs	r2, #1
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	f040 8148 	bne.w	800298e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d00b      	beq.n	800271e <HAL_GPIO_Init+0x5a>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d007      	beq.n	800271e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002712:	2b11      	cmp	r3, #17
 8002714:	d003      	beq.n	800271e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b12      	cmp	r3, #18
 800271c:	d130      	bne.n	8002780 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	2203      	movs	r2, #3
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4013      	ands	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	4313      	orrs	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002754:	2201      	movs	r2, #1
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	091b      	lsrs	r3, r3, #4
 800276a:	f003 0201 	and.w	r2, r3, #1
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2203      	movs	r2, #3
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0xfc>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b12      	cmp	r3, #18
 80027be:	d123      	bne.n	8002808 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	08da      	lsrs	r2, r3, #3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3208      	adds	r2, #8
 80027c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	220f      	movs	r2, #15
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	691a      	ldr	r2, [r3, #16]
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	08da      	lsrs	r2, r3, #3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3208      	adds	r2, #8
 8002802:	69b9      	ldr	r1, [r7, #24]
 8002804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	2203      	movs	r2, #3
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0203 	and.w	r2, r3, #3
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 80a2 	beq.w	800298e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	4b56      	ldr	r3, [pc, #344]	; (80029a8 <HAL_GPIO_Init+0x2e4>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002852:	4a55      	ldr	r2, [pc, #340]	; (80029a8 <HAL_GPIO_Init+0x2e4>)
 8002854:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002858:	6453      	str	r3, [r2, #68]	; 0x44
 800285a:	4b53      	ldr	r3, [pc, #332]	; (80029a8 <HAL_GPIO_Init+0x2e4>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002866:	4a51      	ldr	r2, [pc, #324]	; (80029ac <HAL_GPIO_Init+0x2e8>)
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	220f      	movs	r2, #15
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43db      	mvns	r3, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4013      	ands	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a48      	ldr	r2, [pc, #288]	; (80029b0 <HAL_GPIO_Init+0x2ec>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d019      	beq.n	80028c6 <HAL_GPIO_Init+0x202>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a47      	ldr	r2, [pc, #284]	; (80029b4 <HAL_GPIO_Init+0x2f0>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d013      	beq.n	80028c2 <HAL_GPIO_Init+0x1fe>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a46      	ldr	r2, [pc, #280]	; (80029b8 <HAL_GPIO_Init+0x2f4>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00d      	beq.n	80028be <HAL_GPIO_Init+0x1fa>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a45      	ldr	r2, [pc, #276]	; (80029bc <HAL_GPIO_Init+0x2f8>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d007      	beq.n	80028ba <HAL_GPIO_Init+0x1f6>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a44      	ldr	r2, [pc, #272]	; (80029c0 <HAL_GPIO_Init+0x2fc>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d101      	bne.n	80028b6 <HAL_GPIO_Init+0x1f2>
 80028b2:	2304      	movs	r3, #4
 80028b4:	e008      	b.n	80028c8 <HAL_GPIO_Init+0x204>
 80028b6:	2307      	movs	r3, #7
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x204>
 80028ba:	2303      	movs	r3, #3
 80028bc:	e004      	b.n	80028c8 <HAL_GPIO_Init+0x204>
 80028be:	2302      	movs	r3, #2
 80028c0:	e002      	b.n	80028c8 <HAL_GPIO_Init+0x204>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <HAL_GPIO_Init+0x204>
 80028c6:	2300      	movs	r3, #0
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f002 0203 	and.w	r2, r2, #3
 80028ce:	0092      	lsls	r2, r2, #2
 80028d0:	4093      	lsls	r3, r2
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028d8:	4934      	ldr	r1, [pc, #208]	; (80029ac <HAL_GPIO_Init+0x2e8>)
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028e6:	4b37      	ldr	r3, [pc, #220]	; (80029c4 <HAL_GPIO_Init+0x300>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800290a:	4a2e      	ldr	r2, [pc, #184]	; (80029c4 <HAL_GPIO_Init+0x300>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002910:	4b2c      	ldr	r3, [pc, #176]	; (80029c4 <HAL_GPIO_Init+0x300>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002934:	4a23      	ldr	r2, [pc, #140]	; (80029c4 <HAL_GPIO_Init+0x300>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800293a:	4b22      	ldr	r3, [pc, #136]	; (80029c4 <HAL_GPIO_Init+0x300>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800295e:	4a19      	ldr	r2, [pc, #100]	; (80029c4 <HAL_GPIO_Init+0x300>)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002964:	4b17      	ldr	r3, [pc, #92]	; (80029c4 <HAL_GPIO_Init+0x300>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002988:	4a0e      	ldr	r2, [pc, #56]	; (80029c4 <HAL_GPIO_Init+0x300>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3301      	adds	r3, #1
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	2b0f      	cmp	r3, #15
 8002998:	f67f aea2 	bls.w	80026e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800299c:	bf00      	nop
 800299e:	3724      	adds	r7, #36	; 0x24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	40023800 	.word	0x40023800
 80029ac:	40013800 	.word	0x40013800
 80029b0:	40020000 	.word	0x40020000
 80029b4:	40020400 	.word	0x40020400
 80029b8:	40020800 	.word	0x40020800
 80029bc:	40020c00 	.word	0x40020c00
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40013c00 	.word	0x40013c00

080029c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
 80029d4:	4613      	mov	r3, r2
 80029d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029d8:	787b      	ldrb	r3, [r7, #1]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029de:	887a      	ldrh	r2, [r7, #2]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029e4:	e003      	b.n	80029ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029e6:	887b      	ldrh	r3, [r7, #2]
 80029e8:	041a      	lsls	r2, r3, #16
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	619a      	str	r2, [r3, #24]
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
	...

080029fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e25b      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d075      	beq.n	8002b06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a1a:	4ba3      	ldr	r3, [pc, #652]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d00c      	beq.n	8002a40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a26:	4ba0      	ldr	r3, [pc, #640]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d112      	bne.n	8002a58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a32:	4b9d      	ldr	r3, [pc, #628]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a3e:	d10b      	bne.n	8002a58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a40:	4b99      	ldr	r3, [pc, #612]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d05b      	beq.n	8002b04 <HAL_RCC_OscConfig+0x108>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d157      	bne.n	8002b04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e236      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a60:	d106      	bne.n	8002a70 <HAL_RCC_OscConfig+0x74>
 8002a62:	4b91      	ldr	r3, [pc, #580]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a90      	ldr	r2, [pc, #576]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	e01d      	b.n	8002aac <HAL_RCC_OscConfig+0xb0>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a78:	d10c      	bne.n	8002a94 <HAL_RCC_OscConfig+0x98>
 8002a7a:	4b8b      	ldr	r3, [pc, #556]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a8a      	ldr	r2, [pc, #552]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	4b88      	ldr	r3, [pc, #544]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a87      	ldr	r2, [pc, #540]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	e00b      	b.n	8002aac <HAL_RCC_OscConfig+0xb0>
 8002a94:	4b84      	ldr	r3, [pc, #528]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a83      	ldr	r2, [pc, #524]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	4b81      	ldr	r3, [pc, #516]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a80      	ldr	r2, [pc, #512]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002aa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d013      	beq.n	8002adc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab4:	f7ff f94e 	bl	8001d54 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002abc:	f7ff f94a 	bl	8001d54 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b64      	cmp	r3, #100	; 0x64
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e1fb      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ace:	4b76      	ldr	r3, [pc, #472]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0xc0>
 8002ada:	e014      	b.n	8002b06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002adc:	f7ff f93a 	bl	8001d54 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ae4:	f7ff f936 	bl	8001d54 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b64      	cmp	r3, #100	; 0x64
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e1e7      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af6:	4b6c      	ldr	r3, [pc, #432]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f0      	bne.n	8002ae4 <HAL_RCC_OscConfig+0xe8>
 8002b02:	e000      	b.n	8002b06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d063      	beq.n	8002bda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b12:	4b65      	ldr	r3, [pc, #404]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00b      	beq.n	8002b36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b1e:	4b62      	ldr	r3, [pc, #392]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d11c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2a:	4b5f      	ldr	r3, [pc, #380]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d116      	bne.n	8002b64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b36:	4b5c      	ldr	r3, [pc, #368]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d005      	beq.n	8002b4e <HAL_RCC_OscConfig+0x152>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d001      	beq.n	8002b4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e1bb      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4e:	4b56      	ldr	r3, [pc, #344]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4952      	ldr	r1, [pc, #328]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b62:	e03a      	b.n	8002bda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d020      	beq.n	8002bae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b6c:	4b4f      	ldr	r3, [pc, #316]	; (8002cac <HAL_RCC_OscConfig+0x2b0>)
 8002b6e:	2201      	movs	r2, #1
 8002b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b72:	f7ff f8ef 	bl	8001d54 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b7a:	f7ff f8eb 	bl	8001d54 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e19c      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8c:	4b46      	ldr	r3, [pc, #280]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b98:	4b43      	ldr	r3, [pc, #268]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	4940      	ldr	r1, [pc, #256]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	600b      	str	r3, [r1, #0]
 8002bac:	e015      	b.n	8002bda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bae:	4b3f      	ldr	r3, [pc, #252]	; (8002cac <HAL_RCC_OscConfig+0x2b0>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb4:	f7ff f8ce 	bl	8001d54 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bbc:	f7ff f8ca 	bl	8001d54 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e17b      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bce:	4b36      	ldr	r3, [pc, #216]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1f0      	bne.n	8002bbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d030      	beq.n	8002c48 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d016      	beq.n	8002c1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bee:	4b30      	ldr	r3, [pc, #192]	; (8002cb0 <HAL_RCC_OscConfig+0x2b4>)
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf4:	f7ff f8ae 	bl	8001d54 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bfc:	f7ff f8aa 	bl	8001d54 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e15b      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0e:	4b26      	ldr	r3, [pc, #152]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCC_OscConfig+0x200>
 8002c1a:	e015      	b.n	8002c48 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c1c:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <HAL_RCC_OscConfig+0x2b4>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c22:	f7ff f897 	bl	8001d54 <HAL_GetTick>
 8002c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c2a:	f7ff f893 	bl	8001d54 <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e144      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c3c:	4b1a      	ldr	r3, [pc, #104]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002c3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1f0      	bne.n	8002c2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0304 	and.w	r3, r3, #4
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f000 80a0 	beq.w	8002d96 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c56:	2300      	movs	r3, #0
 8002c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c5a:	4b13      	ldr	r3, [pc, #76]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10f      	bne.n	8002c86 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	4a0e      	ldr	r2, [pc, #56]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c74:	6413      	str	r3, [r2, #64]	; 0x40
 8002c76:	4b0c      	ldr	r3, [pc, #48]	; (8002ca8 <HAL_RCC_OscConfig+0x2ac>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c82:	2301      	movs	r3, #1
 8002c84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c86:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <HAL_RCC_OscConfig+0x2b8>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d121      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c92:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <HAL_RCC_OscConfig+0x2b8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a07      	ldr	r2, [pc, #28]	; (8002cb4 <HAL_RCC_OscConfig+0x2b8>)
 8002c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c9e:	f7ff f859 	bl	8001d54 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca4:	e011      	b.n	8002cca <HAL_RCC_OscConfig+0x2ce>
 8002ca6:	bf00      	nop
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	42470000 	.word	0x42470000
 8002cb0:	42470e80 	.word	0x42470e80
 8002cb4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb8:	f7ff f84c 	bl	8001d54 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e0fd      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b81      	ldr	r3, [pc, #516]	; (8002ed0 <HAL_RCC_OscConfig+0x4d4>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0f0      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d106      	bne.n	8002cec <HAL_RCC_OscConfig+0x2f0>
 8002cde:	4b7d      	ldr	r3, [pc, #500]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce2:	4a7c      	ldr	r2, [pc, #496]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cea:	e01c      	b.n	8002d26 <HAL_RCC_OscConfig+0x32a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b05      	cmp	r3, #5
 8002cf2:	d10c      	bne.n	8002d0e <HAL_RCC_OscConfig+0x312>
 8002cf4:	4b77      	ldr	r3, [pc, #476]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf8:	4a76      	ldr	r2, [pc, #472]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002cfa:	f043 0304 	orr.w	r3, r3, #4
 8002cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8002d00:	4b74      	ldr	r3, [pc, #464]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d04:	4a73      	ldr	r2, [pc, #460]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d06:	f043 0301 	orr.w	r3, r3, #1
 8002d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d0c:	e00b      	b.n	8002d26 <HAL_RCC_OscConfig+0x32a>
 8002d0e:	4b71      	ldr	r3, [pc, #452]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d12:	4a70      	ldr	r2, [pc, #448]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	6713      	str	r3, [r2, #112]	; 0x70
 8002d1a:	4b6e      	ldr	r3, [pc, #440]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d1e:	4a6d      	ldr	r2, [pc, #436]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d015      	beq.n	8002d5a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2e:	f7ff f811 	bl	8001d54 <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d34:	e00a      	b.n	8002d4c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d36:	f7ff f80d 	bl	8001d54 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e0bc      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4c:	4b61      	ldr	r3, [pc, #388]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0ee      	beq.n	8002d36 <HAL_RCC_OscConfig+0x33a>
 8002d58:	e014      	b.n	8002d84 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5a:	f7fe fffb 	bl	8001d54 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d60:	e00a      	b.n	8002d78 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d62:	f7fe fff7 	bl	8001d54 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e0a6      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d78:	4b56      	ldr	r3, [pc, #344]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1ee      	bne.n	8002d62 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d105      	bne.n	8002d96 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d8a:	4b52      	ldr	r3, [pc, #328]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	4a51      	ldr	r2, [pc, #324]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002d90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d94:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 8092 	beq.w	8002ec4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002da0:	4b4c      	ldr	r3, [pc, #304]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 030c 	and.w	r3, r3, #12
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d05c      	beq.n	8002e66 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d141      	bne.n	8002e38 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db4:	4b48      	ldr	r3, [pc, #288]	; (8002ed8 <HAL_RCC_OscConfig+0x4dc>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dba:	f7fe ffcb 	bl	8001d54 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc2:	f7fe ffc7 	bl	8001d54 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e078      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd4:	4b3f      	ldr	r3, [pc, #252]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1f0      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	69da      	ldr	r2, [r3, #28]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	431a      	orrs	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	019b      	lsls	r3, r3, #6
 8002df0:	431a      	orrs	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df6:	085b      	lsrs	r3, r3, #1
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	041b      	lsls	r3, r3, #16
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e02:	061b      	lsls	r3, r3, #24
 8002e04:	4933      	ldr	r1, [pc, #204]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e0a:	4b33      	ldr	r3, [pc, #204]	; (8002ed8 <HAL_RCC_OscConfig+0x4dc>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e10:	f7fe ffa0 	bl	8001d54 <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e18:	f7fe ff9c 	bl	8001d54 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e04d      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e2a:	4b2a      	ldr	r3, [pc, #168]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0f0      	beq.n	8002e18 <HAL_RCC_OscConfig+0x41c>
 8002e36:	e045      	b.n	8002ec4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e38:	4b27      	ldr	r3, [pc, #156]	; (8002ed8 <HAL_RCC_OscConfig+0x4dc>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e3e:	f7fe ff89 	bl	8001d54 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e46:	f7fe ff85 	bl	8001d54 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e036      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e58:	4b1e      	ldr	r3, [pc, #120]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCC_OscConfig+0x44a>
 8002e64:	e02e      	b.n	8002ec4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d101      	bne.n	8002e72 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e029      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e72:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <HAL_RCC_OscConfig+0x4d8>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d11c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d115      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d10d      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d106      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d001      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40007000 	.word	0x40007000
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	42470060 	.word	0x42470060

08002edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0cc      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef0:	4b68      	ldr	r3, [pc, #416]	; (8003094 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 030f 	and.w	r3, r3, #15
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d90c      	bls.n	8002f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002efe:	4b65      	ldr	r3, [pc, #404]	; (8003094 <HAL_RCC_ClockConfig+0x1b8>)
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f06:	4b63      	ldr	r3, [pc, #396]	; (8003094 <HAL_RCC_ClockConfig+0x1b8>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d001      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e0b8      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d020      	beq.n	8002f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d005      	beq.n	8002f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f30:	4b59      	ldr	r3, [pc, #356]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	4a58      	ldr	r2, [pc, #352]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d005      	beq.n	8002f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f48:	4b53      	ldr	r3, [pc, #332]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	4a52      	ldr	r2, [pc, #328]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f54:	4b50      	ldr	r3, [pc, #320]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	494d      	ldr	r1, [pc, #308]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d044      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d107      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7a:	4b47      	ldr	r3, [pc, #284]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d119      	bne.n	8002fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e07f      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d003      	beq.n	8002f9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f9a:	4b3f      	ldr	r3, [pc, #252]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e06f      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002faa:	4b3b      	ldr	r3, [pc, #236]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e067      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fba:	4b37      	ldr	r3, [pc, #220]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f023 0203 	bic.w	r2, r3, #3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	4934      	ldr	r1, [pc, #208]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fcc:	f7fe fec2 	bl	8001d54 <HAL_GetTick>
 8002fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd2:	e00a      	b.n	8002fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd4:	f7fe febe 	bl	8001d54 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e04f      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fea:	4b2b      	ldr	r3, [pc, #172]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 020c 	and.w	r2, r3, #12
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d1eb      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ffc:	4b25      	ldr	r3, [pc, #148]	; (8003094 <HAL_RCC_ClockConfig+0x1b8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	429a      	cmp	r2, r3
 8003008:	d20c      	bcs.n	8003024 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300a:	4b22      	ldr	r3, [pc, #136]	; (8003094 <HAL_RCC_ClockConfig+0x1b8>)
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	b2d2      	uxtb	r2, r2
 8003010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003012:	4b20      	ldr	r3, [pc, #128]	; (8003094 <HAL_RCC_ClockConfig+0x1b8>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	429a      	cmp	r2, r3
 800301e:	d001      	beq.n	8003024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e032      	b.n	800308a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0304 	and.w	r3, r3, #4
 800302c:	2b00      	cmp	r3, #0
 800302e:	d008      	beq.n	8003042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003030:	4b19      	ldr	r3, [pc, #100]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	4916      	ldr	r1, [pc, #88]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0308 	and.w	r3, r3, #8
 800304a:	2b00      	cmp	r3, #0
 800304c:	d009      	beq.n	8003062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800304e:	4b12      	ldr	r3, [pc, #72]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	490e      	ldr	r1, [pc, #56]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	4313      	orrs	r3, r2
 8003060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003062:	f000 f821 	bl	80030a8 <HAL_RCC_GetSysClockFreq>
 8003066:	4601      	mov	r1, r0
 8003068:	4b0b      	ldr	r3, [pc, #44]	; (8003098 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	091b      	lsrs	r3, r3, #4
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	4a0a      	ldr	r2, [pc, #40]	; (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8003074:	5cd3      	ldrb	r3, [r2, r3]
 8003076:	fa21 f303 	lsr.w	r3, r1, r3
 800307a:	4a09      	ldr	r2, [pc, #36]	; (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 800307c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800307e:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f7fe fe22 	bl	8001ccc <HAL_InitTick>

  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40023c00 	.word	0x40023c00
 8003098:	40023800 	.word	0x40023800
 800309c:	08008db0 	.word	0x08008db0
 80030a0:	20000004 	.word	0x20000004
 80030a4:	20000008 	.word	0x20000008

080030a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	607b      	str	r3, [r7, #4]
 80030b2:	2300      	movs	r3, #0
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	2300      	movs	r3, #0
 80030b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030be:	4b63      	ldr	r3, [pc, #396]	; (800324c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	d007      	beq.n	80030da <HAL_RCC_GetSysClockFreq+0x32>
 80030ca:	2b08      	cmp	r3, #8
 80030cc:	d008      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x38>
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f040 80b4 	bne.w	800323c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030d4:	4b5e      	ldr	r3, [pc, #376]	; (8003250 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80030d6:	60bb      	str	r3, [r7, #8]
       break;
 80030d8:	e0b3      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030da:	4b5e      	ldr	r3, [pc, #376]	; (8003254 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80030dc:	60bb      	str	r3, [r7, #8]
      break;
 80030de:	e0b0      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030e0:	4b5a      	ldr	r3, [pc, #360]	; (800324c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030ea:	4b58      	ldr	r3, [pc, #352]	; (800324c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d04a      	beq.n	800318c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f6:	4b55      	ldr	r3, [pc, #340]	; (800324c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	099b      	lsrs	r3, r3, #6
 80030fc:	f04f 0400 	mov.w	r4, #0
 8003100:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	ea03 0501 	and.w	r5, r3, r1
 800310c:	ea04 0602 	and.w	r6, r4, r2
 8003110:	4629      	mov	r1, r5
 8003112:	4632      	mov	r2, r6
 8003114:	f04f 0300 	mov.w	r3, #0
 8003118:	f04f 0400 	mov.w	r4, #0
 800311c:	0154      	lsls	r4, r2, #5
 800311e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003122:	014b      	lsls	r3, r1, #5
 8003124:	4619      	mov	r1, r3
 8003126:	4622      	mov	r2, r4
 8003128:	1b49      	subs	r1, r1, r5
 800312a:	eb62 0206 	sbc.w	r2, r2, r6
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	f04f 0400 	mov.w	r4, #0
 8003136:	0194      	lsls	r4, r2, #6
 8003138:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800313c:	018b      	lsls	r3, r1, #6
 800313e:	1a5b      	subs	r3, r3, r1
 8003140:	eb64 0402 	sbc.w	r4, r4, r2
 8003144:	f04f 0100 	mov.w	r1, #0
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	00e2      	lsls	r2, r4, #3
 800314e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003152:	00d9      	lsls	r1, r3, #3
 8003154:	460b      	mov	r3, r1
 8003156:	4614      	mov	r4, r2
 8003158:	195b      	adds	r3, r3, r5
 800315a:	eb44 0406 	adc.w	r4, r4, r6
 800315e:	f04f 0100 	mov.w	r1, #0
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	0262      	lsls	r2, r4, #9
 8003168:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800316c:	0259      	lsls	r1, r3, #9
 800316e:	460b      	mov	r3, r1
 8003170:	4614      	mov	r4, r2
 8003172:	4618      	mov	r0, r3
 8003174:	4621      	mov	r1, r4
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f04f 0400 	mov.w	r4, #0
 800317c:	461a      	mov	r2, r3
 800317e:	4623      	mov	r3, r4
 8003180:	f7fd f886 	bl	8000290 <__aeabi_uldivmod>
 8003184:	4603      	mov	r3, r0
 8003186:	460c      	mov	r4, r1
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	e049      	b.n	8003220 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800318c:	4b2f      	ldr	r3, [pc, #188]	; (800324c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	099b      	lsrs	r3, r3, #6
 8003192:	f04f 0400 	mov.w	r4, #0
 8003196:	f240 11ff 	movw	r1, #511	; 0x1ff
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	ea03 0501 	and.w	r5, r3, r1
 80031a2:	ea04 0602 	and.w	r6, r4, r2
 80031a6:	4629      	mov	r1, r5
 80031a8:	4632      	mov	r2, r6
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	f04f 0400 	mov.w	r4, #0
 80031b2:	0154      	lsls	r4, r2, #5
 80031b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80031b8:	014b      	lsls	r3, r1, #5
 80031ba:	4619      	mov	r1, r3
 80031bc:	4622      	mov	r2, r4
 80031be:	1b49      	subs	r1, r1, r5
 80031c0:	eb62 0206 	sbc.w	r2, r2, r6
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	f04f 0400 	mov.w	r4, #0
 80031cc:	0194      	lsls	r4, r2, #6
 80031ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80031d2:	018b      	lsls	r3, r1, #6
 80031d4:	1a5b      	subs	r3, r3, r1
 80031d6:	eb64 0402 	sbc.w	r4, r4, r2
 80031da:	f04f 0100 	mov.w	r1, #0
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	00e2      	lsls	r2, r4, #3
 80031e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80031e8:	00d9      	lsls	r1, r3, #3
 80031ea:	460b      	mov	r3, r1
 80031ec:	4614      	mov	r4, r2
 80031ee:	195b      	adds	r3, r3, r5
 80031f0:	eb44 0406 	adc.w	r4, r4, r6
 80031f4:	f04f 0100 	mov.w	r1, #0
 80031f8:	f04f 0200 	mov.w	r2, #0
 80031fc:	02a2      	lsls	r2, r4, #10
 80031fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003202:	0299      	lsls	r1, r3, #10
 8003204:	460b      	mov	r3, r1
 8003206:	4614      	mov	r4, r2
 8003208:	4618      	mov	r0, r3
 800320a:	4621      	mov	r1, r4
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f04f 0400 	mov.w	r4, #0
 8003212:	461a      	mov	r2, r3
 8003214:	4623      	mov	r3, r4
 8003216:	f7fd f83b 	bl	8000290 <__aeabi_uldivmod>
 800321a:	4603      	mov	r3, r0
 800321c:	460c      	mov	r4, r1
 800321e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003220:	4b0a      	ldr	r3, [pc, #40]	; (800324c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	0c1b      	lsrs	r3, r3, #16
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	3301      	adds	r3, #1
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	60bb      	str	r3, [r7, #8]
      break;
 800323a:	e002      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800323c:	4b04      	ldr	r3, [pc, #16]	; (8003250 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800323e:	60bb      	str	r3, [r7, #8]
      break;
 8003240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003242:	68bb      	ldr	r3, [r7, #8]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800324c:	40023800 	.word	0x40023800
 8003250:	00f42400 	.word	0x00f42400
 8003254:	007a1200 	.word	0x007a1200

08003258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800325c:	4b03      	ldr	r3, [pc, #12]	; (800326c <HAL_RCC_GetHCLKFreq+0x14>)
 800325e:	681b      	ldr	r3, [r3, #0]
}
 8003260:	4618      	mov	r0, r3
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	20000004 	.word	0x20000004

08003270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003274:	f7ff fff0 	bl	8003258 <HAL_RCC_GetHCLKFreq>
 8003278:	4601      	mov	r1, r0
 800327a:	4b05      	ldr	r3, [pc, #20]	; (8003290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	0a9b      	lsrs	r3, r3, #10
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	4a03      	ldr	r2, [pc, #12]	; (8003294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003286:	5cd3      	ldrb	r3, [r2, r3]
 8003288:	fa21 f303 	lsr.w	r3, r1, r3
}
 800328c:	4618      	mov	r0, r3
 800328e:	bd80      	pop	{r7, pc}
 8003290:	40023800 	.word	0x40023800
 8003294:	08008dc0 	.word	0x08008dc0

08003298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800329c:	f7ff ffdc 	bl	8003258 <HAL_RCC_GetHCLKFreq>
 80032a0:	4601      	mov	r1, r0
 80032a2:	4b05      	ldr	r3, [pc, #20]	; (80032b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	0b5b      	lsrs	r3, r3, #13
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	4a03      	ldr	r2, [pc, #12]	; (80032bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ae:	5cd3      	ldrb	r3, [r2, r3]
 80032b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	40023800 	.word	0x40023800
 80032bc:	08008dc0 	.word	0x08008dc0

080032c0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032c8:	2300      	movs	r3, #0
 80032ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d105      	bne.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d035      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032e8:	4b67      	ldr	r3, [pc, #412]	; (8003488 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80032ee:	f7fe fd31 	bl	8001d54 <HAL_GetTick>
 80032f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032f4:	e008      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80032f6:	f7fe fd2d 	bl	8001d54 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d901      	bls.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e0ba      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003308:	4b60      	ldr	r3, [pc, #384]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f0      	bne.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	019a      	lsls	r2, r3, #6
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	071b      	lsls	r3, r3, #28
 8003320:	495a      	ldr	r1, [pc, #360]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003328:	4b57      	ldr	r3, [pc, #348]	; (8003488 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800332a:	2201      	movs	r2, #1
 800332c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800332e:	f7fe fd11 	bl	8001d54 <HAL_GetTick>
 8003332:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003334:	e008      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003336:	f7fe fd0d 	bl	8001d54 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d901      	bls.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e09a      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003348:	4b50      	ldr	r3, [pc, #320]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0f0      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 8083 	beq.w	8003468 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	4b49      	ldr	r3, [pc, #292]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	4a48      	ldr	r2, [pc, #288]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800336c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	; 0x40
 8003372:	4b46      	ldr	r3, [pc, #280]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800337e:	4b44      	ldr	r3, [pc, #272]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a43      	ldr	r2, [pc, #268]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003388:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800338a:	f7fe fce3 	bl	8001d54 <HAL_GetTick>
 800338e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003390:	e008      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003392:	f7fe fcdf 	bl	8001d54 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d901      	bls.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e06c      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80033a4:	4b3a      	ldr	r3, [pc, #232]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0f0      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033b0:	4b36      	ldr	r3, [pc, #216]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033b8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d02f      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d028      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033ce:	4b2f      	ldr	r3, [pc, #188]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033d8:	4b2e      	ldr	r3, [pc, #184]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033da:	2201      	movs	r2, #1
 80033dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033de:	4b2d      	ldr	r3, [pc, #180]	; (8003494 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80033e4:	4a29      	ldr	r2, [pc, #164]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033ea:	4b28      	ldr	r3, [pc, #160]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d114      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033f6:	f7fe fcad 	bl	8001d54 <HAL_GetTick>
 80033fa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fc:	e00a      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033fe:	f7fe fca9 	bl	8001d54 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	f241 3288 	movw	r2, #5000	; 0x1388
 800340c:	4293      	cmp	r3, r2
 800340e:	d901      	bls.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e034      	b.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003414:	4b1d      	ldr	r3, [pc, #116]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0ee      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003428:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800342c:	d10d      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800342e:	4b17      	ldr	r3, [pc, #92]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800343e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003442:	4912      	ldr	r1, [pc, #72]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003444:	4313      	orrs	r3, r2
 8003446:	608b      	str	r3, [r1, #8]
 8003448:	e005      	b.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800344a:	4b10      	ldr	r3, [pc, #64]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	4a0f      	ldr	r2, [pc, #60]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003450:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003454:	6093      	str	r3, [r2, #8]
 8003456:	4b0d      	ldr	r3, [pc, #52]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003458:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003462:	490a      	ldr	r1, [pc, #40]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003464:	4313      	orrs	r3, r2
 8003466:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0308 	and.w	r3, r3, #8
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	7c1a      	ldrb	r2, [r3, #16]
 8003478:	4b07      	ldr	r3, [pc, #28]	; (8003498 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800347a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3718      	adds	r7, #24
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	42470068 	.word	0x42470068
 800348c:	40023800 	.word	0x40023800
 8003490:	40007000 	.word	0x40007000
 8003494:	42470e40 	.word	0x42470e40
 8003498:	424711e0 	.word	0x424711e0

0800349c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e083      	b.n	80035b6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	7f5b      	ldrb	r3, [r3, #29]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d105      	bne.n	80034c4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7fe f9ec 	bl	800189c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	22ca      	movs	r2, #202	; 0xca
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2253      	movs	r2, #83	; 0x53
 80034d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 faa8 	bl	8003a30 <RTC_EnterInitMode>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d008      	beq.n	80034f8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	22ff      	movs	r2, #255	; 0xff
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2204      	movs	r2, #4
 80034f2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e05e      	b.n	80035b6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6812      	ldr	r2, [r2, #0]
 8003502:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800350a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6899      	ldr	r1, [r3, #8]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	68d2      	ldr	r2, [r2, #12]
 8003532:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6919      	ldr	r1, [r3, #16]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	041a      	lsls	r2, r3, #16
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003556:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10e      	bne.n	8003584 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fa3a 	bl	80039e0 <HAL_RTC_WaitForSynchro>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d008      	beq.n	8003584 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	22ff      	movs	r2, #255	; 0xff
 8003578:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2204      	movs	r2, #4
 800357e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e018      	b.n	80035b6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003592:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699a      	ldr	r2, [r3, #24]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	22ff      	movs	r2, #255	; 0xff
 80035ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80035b4:	2300      	movs	r3, #0
  }
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035be:	b590      	push	{r4, r7, lr}
 80035c0:	b087      	sub	sp, #28
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	60f8      	str	r0, [r7, #12]
 80035c6:	60b9      	str	r1, [r7, #8]
 80035c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80035ca:	2300      	movs	r3, #0
 80035cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	7f1b      	ldrb	r3, [r3, #28]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d101      	bne.n	80035da <HAL_RTC_SetTime+0x1c>
 80035d6:	2302      	movs	r3, #2
 80035d8:	e0aa      	b.n	8003730 <HAL_RTC_SetTime+0x172>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2201      	movs	r2, #1
 80035de:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2202      	movs	r2, #2
 80035e4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d126      	bne.n	800363a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d102      	bne.n	8003600 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2200      	movs	r2, #0
 80035fe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f000 fa3f 	bl	8003a88 <RTC_ByteToBcd2>
 800360a:	4603      	mov	r3, r0
 800360c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	785b      	ldrb	r3, [r3, #1]
 8003612:	4618      	mov	r0, r3
 8003614:	f000 fa38 	bl	8003a88 <RTC_ByteToBcd2>
 8003618:	4603      	mov	r3, r0
 800361a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800361c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	789b      	ldrb	r3, [r3, #2]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fa30 	bl	8003a88 <RTC_ByteToBcd2>
 8003628:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800362a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	78db      	ldrb	r3, [r3, #3]
 8003632:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	e018      	b.n	800366c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003644:	2b00      	cmp	r3, #0
 8003646:	d102      	bne.n	800364e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2200      	movs	r2, #0
 800364c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	785b      	ldrb	r3, [r3, #1]
 8003658:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800365a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003660:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	78db      	ldrb	r3, [r3, #3]
 8003666:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003668:	4313      	orrs	r3, r2
 800366a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	22ca      	movs	r2, #202	; 0xca
 8003672:	625a      	str	r2, [r3, #36]	; 0x24
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2253      	movs	r2, #83	; 0x53
 800367a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f9d7 	bl	8003a30 <RTC_EnterInitMode>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00b      	beq.n	80036a0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	22ff      	movs	r2, #255	; 0xff
 800368e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2204      	movs	r2, #4
 8003694:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e047      	b.n	8003730 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80036aa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80036ae:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6899      	ldr	r1, [r3, #8]
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036e6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d111      	bne.n	800371a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 f972 	bl	80039e0 <HAL_RTC_WaitForSynchro>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00b      	beq.n	800371a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	22ff      	movs	r2, #255	; 0xff
 8003708:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2204      	movs	r2, #4
 800370e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e00a      	b.n	8003730 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	22ff      	movs	r2, #255	; 0xff
 8003720:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800372e:	2300      	movs	r3, #0
  }
}
 8003730:	4618      	mov	r0, r3
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	bd90      	pop	{r4, r7, pc}

08003738 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800376a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800376e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	0c1b      	lsrs	r3, r3, #16
 8003774:	b2db      	uxtb	r3, r3
 8003776:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800377a:	b2da      	uxtb	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	0a1b      	lsrs	r3, r3, #8
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800378a:	b2da      	uxtb	r2, r3
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	b2db      	uxtb	r3, r3
 8003794:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003798:	b2da      	uxtb	r2, r3
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	0c1b      	lsrs	r3, r3, #16
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d11a      	bne.n	80037ea <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 f983 	bl	8003ac4 <RTC_Bcd2ToByte>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	785b      	ldrb	r3, [r3, #1]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 f97a 	bl	8003ac4 <RTC_Bcd2ToByte>
 80037d0:	4603      	mov	r3, r0
 80037d2:	461a      	mov	r2, r3
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	789b      	ldrb	r3, [r3, #2]
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 f971 	bl	8003ac4 <RTC_Bcd2ToByte>
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80037f4:	b590      	push	{r4, r7, lr}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	7f1b      	ldrb	r3, [r3, #28]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d101      	bne.n	8003810 <HAL_RTC_SetDate+0x1c>
 800380c:	2302      	movs	r3, #2
 800380e:	e094      	b.n	800393a <HAL_RTC_SetDate+0x146>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2201      	movs	r2, #1
 8003814:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2202      	movs	r2, #2
 800381a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10e      	bne.n	8003840 <HAL_RTC_SetDate+0x4c>
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	785b      	ldrb	r3, [r3, #1]
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b00      	cmp	r3, #0
 800382c:	d008      	beq.n	8003840 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	785b      	ldrb	r3, [r3, #1]
 8003832:	f023 0310 	bic.w	r3, r3, #16
 8003836:	b2db      	uxtb	r3, r3
 8003838:	330a      	adds	r3, #10
 800383a:	b2da      	uxtb	r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d11c      	bne.n	8003880 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	78db      	ldrb	r3, [r3, #3]
 800384a:	4618      	mov	r0, r3
 800384c:	f000 f91c 	bl	8003a88 <RTC_ByteToBcd2>
 8003850:	4603      	mov	r3, r0
 8003852:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	785b      	ldrb	r3, [r3, #1]
 8003858:	4618      	mov	r0, r3
 800385a:	f000 f915 	bl	8003a88 <RTC_ByteToBcd2>
 800385e:	4603      	mov	r3, r0
 8003860:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003862:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	789b      	ldrb	r3, [r3, #2]
 8003868:	4618      	mov	r0, r3
 800386a:	f000 f90d 	bl	8003a88 <RTC_ByteToBcd2>
 800386e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003870:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800387a:	4313      	orrs	r3, r2
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	e00e      	b.n	800389e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	78db      	ldrb	r3, [r3, #3]
 8003884:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	785b      	ldrb	r3, [r3, #1]
 800388a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800388c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003892:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800389a:	4313      	orrs	r3, r2
 800389c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	22ca      	movs	r2, #202	; 0xca
 80038a4:	625a      	str	r2, [r3, #36]	; 0x24
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2253      	movs	r2, #83	; 0x53
 80038ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 f8be 	bl	8003a30 <RTC_EnterInitMode>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00b      	beq.n	80038d2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	22ff      	movs	r2, #255	; 0xff
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2204      	movs	r2, #4
 80038c6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e033      	b.n	800393a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80038dc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80038e0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038f0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 0320 	and.w	r3, r3, #32
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d111      	bne.n	8003924 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 f86d 	bl	80039e0 <HAL_RTC_WaitForSynchro>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00b      	beq.n	8003924 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	22ff      	movs	r2, #255	; 0xff
 8003912:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2204      	movs	r2, #4
 8003918:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e00a      	b.n	800393a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	22ff      	movs	r2, #255	; 0xff
 800392a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003938:	2300      	movs	r3, #0
  }
}
 800393a:	4618      	mov	r0, r3
 800393c:	371c      	adds	r7, #28
 800393e:	46bd      	mov	sp, r7
 8003940:	bd90      	pop	{r4, r7, pc}

08003942 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b086      	sub	sp, #24
 8003946:	af00      	add	r7, sp, #0
 8003948:	60f8      	str	r0, [r7, #12]
 800394a:	60b9      	str	r1, [r7, #8]
 800394c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800395c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003960:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	0c1b      	lsrs	r3, r3, #16
 8003966:	b2da      	uxtb	r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	0a1b      	lsrs	r3, r3, #8
 8003970:	b2db      	uxtb	r3, r3
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	b2da      	uxtb	r2, r3
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003984:	b2da      	uxtb	r2, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	0b5b      	lsrs	r3, r3, #13
 800398e:	b2db      	uxtb	r3, r3
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	b2da      	uxtb	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d11a      	bne.n	80039d6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	78db      	ldrb	r3, [r3, #3]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f000 f88d 	bl	8003ac4 <RTC_Bcd2ToByte>
 80039aa:	4603      	mov	r3, r0
 80039ac:	461a      	mov	r2, r3
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	785b      	ldrb	r3, [r3, #1]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 f884 	bl	8003ac4 <RTC_Bcd2ToByte>
 80039bc:	4603      	mov	r3, r0
 80039be:	461a      	mov	r2, r3
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	789b      	ldrb	r3, [r3, #2]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 f87b 	bl	8003ac4 <RTC_Bcd2ToByte>
 80039ce:	4603      	mov	r3, r0
 80039d0:	461a      	mov	r2, r3
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80039fa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039fc:	f7fe f9aa 	bl	8001d54 <HAL_GetTick>
 8003a00:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003a02:	e009      	b.n	8003a18 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a04:	f7fe f9a6 	bl	8001d54 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a12:	d901      	bls.n	8003a18 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e007      	b.n	8003a28 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f003 0320 	and.w	r3, r3, #32
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0ee      	beq.n	8003a04 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d119      	bne.n	8003a7e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003a52:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a54:	f7fe f97e 	bl	8001d54 <HAL_GetTick>
 8003a58:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a5a:	e009      	b.n	8003a70 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a5c:	f7fe f97a 	bl	8001d54 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a6a:	d901      	bls.n	8003a70 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e007      	b.n	8003a80 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0ee      	beq.n	8003a5c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003a96:	e005      	b.n	8003aa4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003a9e:	79fb      	ldrb	r3, [r7, #7]
 8003aa0:	3b0a      	subs	r3, #10
 8003aa2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	2b09      	cmp	r3, #9
 8003aa8:	d8f6      	bhi.n	8003a98 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	011b      	lsls	r3, r3, #4
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	79fb      	ldrb	r3, [r7, #7]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	b2db      	uxtb	r3, r3
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	091b      	lsrs	r3, r3, #4
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	4413      	add	r3, r2
 8003af2:	b2db      	uxtb	r3, r3
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3714      	adds	r7, #20
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e056      	b.n	8003bc0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d106      	bne.n	8003b32 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7fd fecb 	bl	80018c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2202      	movs	r2, #2
 8003b36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b48:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	431a      	orrs	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	ea42 0103 	orr.w	r1, r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	0c1b      	lsrs	r3, r3, #16
 8003b90:	f003 0104 	and.w	r1, r3, #4
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	69da      	ldr	r2, [r3, #28]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3708      	adds	r7, #8
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	603b      	str	r3, [r7, #0]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_SPI_Transmit+0x22>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e11e      	b.n	8003e28 <HAL_SPI_Transmit+0x260>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bf2:	f7fe f8af 	bl	8001d54 <HAL_GetTick>
 8003bf6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003bf8:	88fb      	ldrh	r3, [r7, #6]
 8003bfa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d002      	beq.n	8003c0e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c08:	2302      	movs	r3, #2
 8003c0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c0c:	e103      	b.n	8003e16 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <HAL_SPI_Transmit+0x52>
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d102      	bne.n	8003c20 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c1e:	e0fa      	b.n	8003e16 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2203      	movs	r2, #3
 8003c24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	88fa      	ldrh	r2, [r7, #6]
 8003c38:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	88fa      	ldrh	r2, [r7, #6]
 8003c3e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c66:	d107      	bne.n	8003c78 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c82:	2b40      	cmp	r3, #64	; 0x40
 8003c84:	d007      	beq.n	8003c96 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c9e:	d14b      	bne.n	8003d38 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d002      	beq.n	8003cae <HAL_SPI_Transmit+0xe6>
 8003ca8:	8afb      	ldrh	r3, [r7, #22]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d13e      	bne.n	8003d2c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb2:	881a      	ldrh	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	1c9a      	adds	r2, r3, #2
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003cd2:	e02b      	b.n	8003d2c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d112      	bne.n	8003d08 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	881a      	ldrh	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	1c9a      	adds	r2, r3, #2
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d06:	e011      	b.n	8003d2c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d08:	f7fe f824 	bl	8001d54 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	683a      	ldr	r2, [r7, #0]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d803      	bhi.n	8003d20 <HAL_SPI_Transmit+0x158>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1e:	d102      	bne.n	8003d26 <HAL_SPI_Transmit+0x15e>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d102      	bne.n	8003d2c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d2a:	e074      	b.n	8003e16 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1ce      	bne.n	8003cd4 <HAL_SPI_Transmit+0x10c>
 8003d36:	e04c      	b.n	8003dd2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <HAL_SPI_Transmit+0x17e>
 8003d40:	8afb      	ldrh	r3, [r7, #22]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d140      	bne.n	8003dc8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	330c      	adds	r3, #12
 8003d50:	7812      	ldrb	r2, [r2, #0]
 8003d52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d6c:	e02c      	b.n	8003dc8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d113      	bne.n	8003da4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	330c      	adds	r3, #12
 8003d86:	7812      	ldrb	r2, [r2, #0]
 8003d88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003da2:	e011      	b.n	8003dc8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003da4:	f7fd ffd6 	bl	8001d54 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d803      	bhi.n	8003dbc <HAL_SPI_Transmit+0x1f4>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dba:	d102      	bne.n	8003dc2 <HAL_SPI_Transmit+0x1fa>
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d102      	bne.n	8003dc8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003dc6:	e026      	b.n	8003e16 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1cd      	bne.n	8003d6e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	6839      	ldr	r1, [r7, #0]
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 fa44 	bl	8004264 <SPI_EndRxTxTransaction>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2220      	movs	r2, #32
 8003de6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10a      	bne.n	8003e06 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003df0:	2300      	movs	r3, #0
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	613b      	str	r3, [r7, #16]
 8003e04:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	77fb      	strb	r3, [r7, #31]
 8003e12:	e000      	b.n	8003e16 <HAL_SPI_Transmit+0x24e>
  }

error:
 8003e14:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3720      	adds	r7, #32
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08c      	sub	sp, #48	; 0x30
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d101      	bne.n	8003e56 <HAL_SPI_TransmitReceive+0x26>
 8003e52:	2302      	movs	r3, #2
 8003e54:	e18a      	b.n	800416c <HAL_SPI_TransmitReceive+0x33c>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e5e:	f7fd ff79 	bl	8001d54 <HAL_GetTick>
 8003e62:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d00f      	beq.n	8003ea0 <HAL_SPI_TransmitReceive+0x70>
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e86:	d107      	bne.n	8003e98 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d103      	bne.n	8003e98 <HAL_SPI_TransmitReceive+0x68>
 8003e90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d003      	beq.n	8003ea0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003e98:	2302      	movs	r3, #2
 8003e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e9e:	e15b      	b.n	8004158 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d005      	beq.n	8003eb2 <HAL_SPI_TransmitReceive+0x82>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <HAL_SPI_TransmitReceive+0x82>
 8003eac:	887b      	ldrh	r3, [r7, #2]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d103      	bne.n	8003eba <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003eb8:	e14e      	b.n	8004158 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d003      	beq.n	8003ece <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2205      	movs	r2, #5
 8003eca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	887a      	ldrh	r2, [r7, #2]
 8003ede:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	887a      	ldrh	r2, [r7, #2]
 8003ee4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	887a      	ldrh	r2, [r7, #2]
 8003ef0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	887a      	ldrh	r2, [r7, #2]
 8003ef6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0e:	2b40      	cmp	r3, #64	; 0x40
 8003f10:	d007      	beq.n	8003f22 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f2a:	d178      	bne.n	800401e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_SPI_TransmitReceive+0x10a>
 8003f34:	8b7b      	ldrh	r3, [r7, #26]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d166      	bne.n	8004008 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	881a      	ldrh	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	1c9a      	adds	r2, r3, #2
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f5e:	e053      	b.n	8004008 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d11b      	bne.n	8003fa6 <HAL_SPI_TransmitReceive+0x176>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d016      	beq.n	8003fa6 <HAL_SPI_TransmitReceive+0x176>
 8003f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d113      	bne.n	8003fa6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	881a      	ldrh	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	1c9a      	adds	r2, r3, #2
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d119      	bne.n	8003fe8 <HAL_SPI_TransmitReceive+0x1b8>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d014      	beq.n	8003fe8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68da      	ldr	r2, [r3, #12]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc8:	b292      	uxth	r2, r2
 8003fca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd0:	1c9a      	adds	r2, r3, #2
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003fe8:	f7fd feb4 	bl	8001d54 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d807      	bhi.n	8004008 <HAL_SPI_TransmitReceive+0x1d8>
 8003ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffe:	d003      	beq.n	8004008 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004006:	e0a7      	b.n	8004158 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1a6      	bne.n	8003f60 <HAL_SPI_TransmitReceive+0x130>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1a1      	bne.n	8003f60 <HAL_SPI_TransmitReceive+0x130>
 800401c:	e07c      	b.n	8004118 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <HAL_SPI_TransmitReceive+0x1fc>
 8004026:	8b7b      	ldrh	r3, [r7, #26]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d16b      	bne.n	8004104 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	330c      	adds	r3, #12
 8004036:	7812      	ldrb	r2, [r2, #0]
 8004038:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403e:	1c5a      	adds	r2, r3, #1
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29a      	uxth	r2, r3
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004052:	e057      	b.n	8004104 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b02      	cmp	r3, #2
 8004060:	d11c      	bne.n	800409c <HAL_SPI_TransmitReceive+0x26c>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004066:	b29b      	uxth	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d017      	beq.n	800409c <HAL_SPI_TransmitReceive+0x26c>
 800406c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406e:	2b01      	cmp	r3, #1
 8004070:	d114      	bne.n	800409c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	330c      	adds	r3, #12
 800407c:	7812      	ldrb	r2, [r2, #0]
 800407e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800408e:	b29b      	uxth	r3, r3
 8004090:	3b01      	subs	r3, #1
 8004092:	b29a      	uxth	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004098:	2300      	movs	r3, #0
 800409a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d119      	bne.n	80040de <HAL_SPI_TransmitReceive+0x2ae>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d014      	beq.n	80040de <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040da:	2301      	movs	r3, #1
 80040dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80040de:	f7fd fe39 	bl	8001d54 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d803      	bhi.n	80040f6 <HAL_SPI_TransmitReceive+0x2c6>
 80040ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f4:	d102      	bne.n	80040fc <HAL_SPI_TransmitReceive+0x2cc>
 80040f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d103      	bne.n	8004104 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004102:	e029      	b.n	8004158 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004108:	b29b      	uxth	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1a2      	bne.n	8004054 <HAL_SPI_TransmitReceive+0x224>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004112:	b29b      	uxth	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d19d      	bne.n	8004054 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800411a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f000 f8a1 	bl	8004264 <SPI_EndRxTxTransaction>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d006      	beq.n	8004136 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004134:	e010      	b.n	8004158 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10b      	bne.n	8004156 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800413e:	2300      	movs	r3, #0
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	617b      	str	r3, [r7, #20]
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	e000      	b.n	8004158 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004156:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004168:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800416c:	4618      	mov	r0, r3
 800416e:	3730      	adds	r7, #48	; 0x30
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004182:	b2db      	uxtb	r3, r3
}
 8004184:	4618      	mov	r0, r3
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	603b      	str	r3, [r7, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041a0:	e04c      	b.n	800423c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a8:	d048      	beq.n	800423c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80041aa:	f7fd fdd3 	bl	8001d54 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d902      	bls.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x30>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d13d      	bne.n	800423c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041d8:	d111      	bne.n	80041fe <SPI_WaitFlagStateUntilTimeout+0x6e>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041e2:	d004      	beq.n	80041ee <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ec:	d107      	bne.n	80041fe <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004206:	d10f      	bne.n	8004228 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004226:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e00f      	b.n	800425c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4013      	ands	r3, r2
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	bf0c      	ite	eq
 800424c:	2301      	moveq	r3, #1
 800424e:	2300      	movne	r3, #0
 8004250:	b2db      	uxtb	r3, r3
 8004252:	461a      	mov	r2, r3
 8004254:	79fb      	ldrb	r3, [r7, #7]
 8004256:	429a      	cmp	r2, r3
 8004258:	d1a3      	bne.n	80041a2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b088      	sub	sp, #32
 8004268:	af02      	add	r7, sp, #8
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004270:	4b1b      	ldr	r3, [pc, #108]	; (80042e0 <SPI_EndRxTxTransaction+0x7c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a1b      	ldr	r2, [pc, #108]	; (80042e4 <SPI_EndRxTxTransaction+0x80>)
 8004276:	fba2 2303 	umull	r2, r3, r2, r3
 800427a:	0d5b      	lsrs	r3, r3, #21
 800427c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004280:	fb02 f303 	mul.w	r3, r2, r3
 8004284:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800428e:	d112      	bne.n	80042b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	9300      	str	r3, [sp, #0]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2200      	movs	r2, #0
 8004298:	2180      	movs	r1, #128	; 0x80
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f7ff ff78 	bl	8004190 <SPI_WaitFlagStateUntilTimeout>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d016      	beq.n	80042d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042aa:	f043 0220 	orr.w	r2, r3, #32
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e00f      	b.n	80042d6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00a      	beq.n	80042d2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	3b01      	subs	r3, #1
 80042c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042cc:	2b80      	cmp	r3, #128	; 0x80
 80042ce:	d0f2      	beq.n	80042b6 <SPI_EndRxTxTransaction+0x52>
 80042d0:	e000      	b.n	80042d4 <SPI_EndRxTxTransaction+0x70>
        break;
 80042d2:	bf00      	nop
  }

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20000004 	.word	0x20000004
 80042e4:	165e9f81 	.word	0x165e9f81

080042e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e01d      	b.n	8004336 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d106      	bne.n	8004314 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7fd fb22 	bl	8001958 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	4619      	mov	r1, r3
 8004326:	4610      	mov	r0, r2
 8004328:	f000 fa1e 	bl	8004768 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800433e:	b480      	push	{r7}
 8004340:	b085      	sub	sp, #20
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f042 0201 	orr.w	r2, r2, #1
 8004354:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 0307 	and.w	r3, r3, #7
 8004360:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b06      	cmp	r3, #6
 8004366:	d007      	beq.n	8004378 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0201 	orr.w	r2, r2, #1
 8004376:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b082      	sub	sp, #8
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b02      	cmp	r3, #2
 800439a:	d122      	bne.n	80043e2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d11b      	bne.n	80043e2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f06f 0202 	mvn.w	r2, #2
 80043b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	f003 0303 	and.w	r3, r3, #3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 f9af 	bl	800472c <HAL_TIM_IC_CaptureCallback>
 80043ce:	e005      	b.n	80043dc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 f9a1 	bl	8004718 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f9b2 	bl	8004740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d122      	bne.n	8004436 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d11b      	bne.n	8004436 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f06f 0204 	mvn.w	r2, #4
 8004406:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f985 	bl	800472c <HAL_TIM_IC_CaptureCallback>
 8004422:	e005      	b.n	8004430 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f977 	bl	8004718 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f988 	bl	8004740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b08      	cmp	r3, #8
 8004442:	d122      	bne.n	800448a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	2b08      	cmp	r3, #8
 8004450:	d11b      	bne.n	800448a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f06f 0208 	mvn.w	r2, #8
 800445a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2204      	movs	r2, #4
 8004460:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	f003 0303 	and.w	r3, r3, #3
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 f95b 	bl	800472c <HAL_TIM_IC_CaptureCallback>
 8004476:	e005      	b.n	8004484 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f94d 	bl	8004718 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f95e 	bl	8004740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b10      	cmp	r3, #16
 8004496:	d122      	bne.n	80044de <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f003 0310 	and.w	r3, r3, #16
 80044a2:	2b10      	cmp	r3, #16
 80044a4:	d11b      	bne.n	80044de <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f06f 0210 	mvn.w	r2, #16
 80044ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2208      	movs	r2, #8
 80044b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 f931 	bl	800472c <HAL_TIM_IC_CaptureCallback>
 80044ca:	e005      	b.n	80044d8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 f923 	bl	8004718 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f934 	bl	8004740 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d10e      	bne.n	800450a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d107      	bne.n	800450a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f06f 0201 	mvn.w	r2, #1
 8004502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f8fd 	bl	8004704 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004514:	2b80      	cmp	r3, #128	; 0x80
 8004516:	d10e      	bne.n	8004536 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004522:	2b80      	cmp	r3, #128	; 0x80
 8004524:	d107      	bne.n	8004536 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800452e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 faab 	bl	8004a8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004540:	2b40      	cmp	r3, #64	; 0x40
 8004542:	d10e      	bne.n	8004562 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800454e:	2b40      	cmp	r3, #64	; 0x40
 8004550:	d107      	bne.n	8004562 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800455a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f8f9 	bl	8004754 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	f003 0320 	and.w	r3, r3, #32
 800456c:	2b20      	cmp	r3, #32
 800456e:	d10e      	bne.n	800458e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b20      	cmp	r3, #32
 800457c:	d107      	bne.n	800458e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f06f 0220 	mvn.w	r2, #32
 8004586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fa75 	bl	8004a78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800458e:	bf00      	nop
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
 800459e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d101      	bne.n	80045ae <HAL_TIM_ConfigClockSource+0x18>
 80045aa:	2302      	movs	r3, #2
 80045ac:	e0a6      	b.n	80046fc <HAL_TIM_ConfigClockSource+0x166>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2202      	movs	r2, #2
 80045ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045cc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045d4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2b40      	cmp	r3, #64	; 0x40
 80045e4:	d067      	beq.n	80046b6 <HAL_TIM_ConfigClockSource+0x120>
 80045e6:	2b40      	cmp	r3, #64	; 0x40
 80045e8:	d80b      	bhi.n	8004602 <HAL_TIM_ConfigClockSource+0x6c>
 80045ea:	2b10      	cmp	r3, #16
 80045ec:	d073      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x140>
 80045ee:	2b10      	cmp	r3, #16
 80045f0:	d802      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x62>
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d06f      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80045f6:	e078      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80045f8:	2b20      	cmp	r3, #32
 80045fa:	d06c      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x140>
 80045fc:	2b30      	cmp	r3, #48	; 0x30
 80045fe:	d06a      	beq.n	80046d6 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004600:	e073      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004602:	2b70      	cmp	r3, #112	; 0x70
 8004604:	d00d      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0x8c>
 8004606:	2b70      	cmp	r3, #112	; 0x70
 8004608:	d804      	bhi.n	8004614 <HAL_TIM_ConfigClockSource+0x7e>
 800460a:	2b50      	cmp	r3, #80	; 0x50
 800460c:	d033      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0xe0>
 800460e:	2b60      	cmp	r3, #96	; 0x60
 8004610:	d041      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004612:	e06a      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004618:	d066      	beq.n	80046e8 <HAL_TIM_ConfigClockSource+0x152>
 800461a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800461e:	d017      	beq.n	8004650 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004620:	e063      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6818      	ldr	r0, [r3, #0]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	6899      	ldr	r1, [r3, #8]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f000 f993 	bl	800495c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004644:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	609a      	str	r2, [r3, #8]
      break;
 800464e:	e04c      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6818      	ldr	r0, [r3, #0]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	6899      	ldr	r1, [r3, #8]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f000 f97c 	bl	800495c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004672:	609a      	str	r2, [r3, #8]
      break;
 8004674:	e039      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6818      	ldr	r0, [r3, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	6859      	ldr	r1, [r3, #4]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	461a      	mov	r2, r3
 8004684:	f000 f8f0 	bl	8004868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2150      	movs	r1, #80	; 0x50
 800468e:	4618      	mov	r0, r3
 8004690:	f000 f949 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 8004694:	e029      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6818      	ldr	r0, [r3, #0]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6859      	ldr	r1, [r3, #4]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	461a      	mov	r2, r3
 80046a4:	f000 f90f 	bl	80048c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2160      	movs	r1, #96	; 0x60
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 f939 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 80046b4:	e019      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6818      	ldr	r0, [r3, #0]
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	6859      	ldr	r1, [r3, #4]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	461a      	mov	r2, r3
 80046c4:	f000 f8d0 	bl	8004868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2140      	movs	r1, #64	; 0x40
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 f929 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 80046d4:	e009      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4619      	mov	r1, r3
 80046e0:	4610      	mov	r0, r2
 80046e2:	f000 f920 	bl	8004926 <TIM_ITRx_SetConfig>
      break;
 80046e6:	e000      	b.n	80046ea <HAL_TIM_ConfigClockSource+0x154>
      break;
 80046e8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3710      	adds	r7, #16
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a34      	ldr	r2, [pc, #208]	; (800484c <TIM_Base_SetConfig+0xe4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00f      	beq.n	80047a0 <TIM_Base_SetConfig+0x38>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004786:	d00b      	beq.n	80047a0 <TIM_Base_SetConfig+0x38>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a31      	ldr	r2, [pc, #196]	; (8004850 <TIM_Base_SetConfig+0xe8>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d007      	beq.n	80047a0 <TIM_Base_SetConfig+0x38>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a30      	ldr	r2, [pc, #192]	; (8004854 <TIM_Base_SetConfig+0xec>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d003      	beq.n	80047a0 <TIM_Base_SetConfig+0x38>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a2f      	ldr	r2, [pc, #188]	; (8004858 <TIM_Base_SetConfig+0xf0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d108      	bne.n	80047b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a25      	ldr	r2, [pc, #148]	; (800484c <TIM_Base_SetConfig+0xe4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d01b      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c0:	d017      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a22      	ldr	r2, [pc, #136]	; (8004850 <TIM_Base_SetConfig+0xe8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d013      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a21      	ldr	r2, [pc, #132]	; (8004854 <TIM_Base_SetConfig+0xec>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d00f      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a20      	ldr	r2, [pc, #128]	; (8004858 <TIM_Base_SetConfig+0xf0>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d00b      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a1f      	ldr	r2, [pc, #124]	; (800485c <TIM_Base_SetConfig+0xf4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d007      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a1e      	ldr	r2, [pc, #120]	; (8004860 <TIM_Base_SetConfig+0xf8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d003      	beq.n	80047f2 <TIM_Base_SetConfig+0x8a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a1d      	ldr	r2, [pc, #116]	; (8004864 <TIM_Base_SetConfig+0xfc>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d108      	bne.n	8004804 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	4313      	orrs	r3, r2
 8004802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	4313      	orrs	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a08      	ldr	r2, [pc, #32]	; (800484c <TIM_Base_SetConfig+0xe4>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d103      	bne.n	8004838 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	691a      	ldr	r2, [r3, #16]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	615a      	str	r2, [r3, #20]
}
 800483e:	bf00      	nop
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40010000 	.word	0x40010000
 8004850:	40000400 	.word	0x40000400
 8004854:	40000800 	.word	0x40000800
 8004858:	40000c00 	.word	0x40000c00
 800485c:	40014000 	.word	0x40014000
 8004860:	40014400 	.word	0x40014400
 8004864:	40014800 	.word	0x40014800

08004868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a1b      	ldr	r3, [r3, #32]
 8004878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	f023 0201 	bic.w	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f023 030a 	bic.w	r3, r3, #10
 80048a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	621a      	str	r2, [r3, #32]
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b087      	sub	sp, #28
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	60f8      	str	r0, [r7, #12]
 80048ce:	60b9      	str	r1, [r7, #8]
 80048d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	f023 0210 	bic.w	r2, r3, #16
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	031b      	lsls	r3, r3, #12
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004902:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	011b      	lsls	r3, r3, #4
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	621a      	str	r2, [r3, #32]
}
 800491a:	bf00      	nop
 800491c:	371c      	adds	r7, #28
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004926:	b480      	push	{r7}
 8004928:	b085      	sub	sp, #20
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
 800492e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	f043 0307 	orr.w	r3, r3, #7
 8004948:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	609a      	str	r2, [r3, #8]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004976:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	021a      	lsls	r2, r3, #8
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	431a      	orrs	r2, r3
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	4313      	orrs	r3, r2
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	4313      	orrs	r3, r2
 8004988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	609a      	str	r2, [r3, #8]
}
 8004990:	bf00      	nop
 8004992:	371c      	adds	r7, #28
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e050      	b.n	8004a56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a1c      	ldr	r2, [pc, #112]	; (8004a64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d018      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a00:	d013      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a18      	ldr	r2, [pc, #96]	; (8004a68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00e      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a16      	ldr	r2, [pc, #88]	; (8004a6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d009      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a15      	ldr	r2, [pc, #84]	; (8004a70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d004      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a13      	ldr	r2, [pc, #76]	; (8004a74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d10c      	bne.n	8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40010000 	.word	0x40010000
 8004a68:	40000400 	.word	0x40000400
 8004a6c:	40000800 	.word	0x40000800
 8004a70:	40000c00 	.word	0x40000c00
 8004a74:	40014000 	.word	0x40014000

08004a78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e03f      	b.n	8004b32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d106      	bne.n	8004acc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fc ff6e 	bl	80019a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2224      	movs	r2, #36	; 0x24
 8004ad0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68da      	ldr	r2, [r3, #12]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ae2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f90b 	bl	8004d00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004af8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695a      	ldr	r2, [r3, #20]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68da      	ldr	r2, [r3, #12]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b088      	sub	sp, #32
 8004b3e:	af02      	add	r7, sp, #8
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	603b      	str	r3, [r7, #0]
 8004b46:	4613      	mov	r3, r2
 8004b48:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	f040 8083 	bne.w	8004c62 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d002      	beq.n	8004b68 <HAL_UART_Transmit+0x2e>
 8004b62:	88fb      	ldrh	r3, [r7, #6]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e07b      	b.n	8004c64 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d101      	bne.n	8004b7a <HAL_UART_Transmit+0x40>
 8004b76:	2302      	movs	r3, #2
 8004b78:	e074      	b.n	8004c64 <HAL_UART_Transmit+0x12a>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2221      	movs	r2, #33	; 0x21
 8004b8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b90:	f7fd f8e0 	bl	8001d54 <HAL_GetTick>
 8004b94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	88fa      	ldrh	r2, [r7, #6]
 8004b9a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	88fa      	ldrh	r2, [r7, #6]
 8004ba0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004baa:	e042      	b.n	8004c32 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	b29a      	uxth	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc2:	d122      	bne.n	8004c0a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2180      	movs	r1, #128	; 0x80
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 f84c 	bl	8004c6c <UART_WaitOnFlagUntilTimeout>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e042      	b.n	8004c64 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	881b      	ldrh	r3, [r3, #0]
 8004be6:	461a      	mov	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bf0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d103      	bne.n	8004c02 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	3302      	adds	r3, #2
 8004bfe:	60bb      	str	r3, [r7, #8]
 8004c00:	e017      	b.n	8004c32 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	3301      	adds	r3, #1
 8004c06:	60bb      	str	r3, [r7, #8]
 8004c08:	e013      	b.n	8004c32 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	2200      	movs	r2, #0
 8004c12:	2180      	movs	r1, #128	; 0x80
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 f829 	bl	8004c6c <UART_WaitOnFlagUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e01f      	b.n	8004c64 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	1c5a      	adds	r2, r3, #1
 8004c28:	60ba      	str	r2, [r7, #8]
 8004c2a:	781a      	ldrb	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1b7      	bne.n	8004bac <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	9300      	str	r3, [sp, #0]
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2200      	movs	r2, #0
 8004c44:	2140      	movs	r1, #64	; 0x40
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f000 f810 	bl	8004c6c <UART_WaitOnFlagUntilTimeout>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e006      	b.n	8004c64 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e000      	b.n	8004c64 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004c62:	2302      	movs	r3, #2
  }
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	603b      	str	r3, [r7, #0]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c7c:	e02c      	b.n	8004cd8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c84:	d028      	beq.n	8004cd8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <UART_WaitOnFlagUntilTimeout+0x30>
 8004c8c:	f7fd f862 	bl	8001d54 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	69ba      	ldr	r2, [r7, #24]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d21d      	bcs.n	8004cd8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68da      	ldr	r2, [r3, #12]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004caa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695a      	ldr	r2, [r3, #20]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0201 	bic.w	r2, r2, #1
 8004cba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e00f      	b.n	8004cf8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	bf0c      	ite	eq
 8004ce8:	2301      	moveq	r3, #1
 8004cea:	2300      	movne	r3, #0
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	461a      	mov	r2, r3
 8004cf0:	79fb      	ldrb	r3, [r7, #7]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d0c3      	beq.n	8004c7e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d04:	b085      	sub	sp, #20
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68da      	ldr	r2, [r3, #12]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	431a      	orrs	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	69db      	ldr	r3, [r3, #28]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d42:	f023 030c 	bic.w	r3, r3, #12
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6812      	ldr	r2, [r2, #0]
 8004d4a:	68f9      	ldr	r1, [r7, #12]
 8004d4c:	430b      	orrs	r3, r1
 8004d4e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699a      	ldr	r2, [r3, #24]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d6e:	f040 818b 	bne.w	8005088 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4ac1      	ldr	r2, [pc, #772]	; (800507c <UART_SetConfig+0x37c>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d005      	beq.n	8004d88 <UART_SetConfig+0x88>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4abf      	ldr	r2, [pc, #764]	; (8005080 <UART_SetConfig+0x380>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	f040 80bd 	bne.w	8004f02 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d88:	f7fe fa86 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 8004d8c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	461d      	mov	r5, r3
 8004d92:	f04f 0600 	mov.w	r6, #0
 8004d96:	46a8      	mov	r8, r5
 8004d98:	46b1      	mov	r9, r6
 8004d9a:	eb18 0308 	adds.w	r3, r8, r8
 8004d9e:	eb49 0409 	adc.w	r4, r9, r9
 8004da2:	4698      	mov	r8, r3
 8004da4:	46a1      	mov	r9, r4
 8004da6:	eb18 0805 	adds.w	r8, r8, r5
 8004daa:	eb49 0906 	adc.w	r9, r9, r6
 8004dae:	f04f 0100 	mov.w	r1, #0
 8004db2:	f04f 0200 	mov.w	r2, #0
 8004db6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004dba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004dbe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004dc2:	4688      	mov	r8, r1
 8004dc4:	4691      	mov	r9, r2
 8004dc6:	eb18 0005 	adds.w	r0, r8, r5
 8004dca:	eb49 0106 	adc.w	r1, r9, r6
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	461d      	mov	r5, r3
 8004dd4:	f04f 0600 	mov.w	r6, #0
 8004dd8:	196b      	adds	r3, r5, r5
 8004dda:	eb46 0406 	adc.w	r4, r6, r6
 8004dde:	461a      	mov	r2, r3
 8004de0:	4623      	mov	r3, r4
 8004de2:	f7fb fa55 	bl	8000290 <__aeabi_uldivmod>
 8004de6:	4603      	mov	r3, r0
 8004de8:	460c      	mov	r4, r1
 8004dea:	461a      	mov	r2, r3
 8004dec:	4ba5      	ldr	r3, [pc, #660]	; (8005084 <UART_SetConfig+0x384>)
 8004dee:	fba3 2302 	umull	r2, r3, r3, r2
 8004df2:	095b      	lsrs	r3, r3, #5
 8004df4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	461d      	mov	r5, r3
 8004dfc:	f04f 0600 	mov.w	r6, #0
 8004e00:	46a9      	mov	r9, r5
 8004e02:	46b2      	mov	sl, r6
 8004e04:	eb19 0309 	adds.w	r3, r9, r9
 8004e08:	eb4a 040a 	adc.w	r4, sl, sl
 8004e0c:	4699      	mov	r9, r3
 8004e0e:	46a2      	mov	sl, r4
 8004e10:	eb19 0905 	adds.w	r9, r9, r5
 8004e14:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e18:	f04f 0100 	mov.w	r1, #0
 8004e1c:	f04f 0200 	mov.w	r2, #0
 8004e20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e2c:	4689      	mov	r9, r1
 8004e2e:	4692      	mov	sl, r2
 8004e30:	eb19 0005 	adds.w	r0, r9, r5
 8004e34:	eb4a 0106 	adc.w	r1, sl, r6
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	461d      	mov	r5, r3
 8004e3e:	f04f 0600 	mov.w	r6, #0
 8004e42:	196b      	adds	r3, r5, r5
 8004e44:	eb46 0406 	adc.w	r4, r6, r6
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4623      	mov	r3, r4
 8004e4c:	f7fb fa20 	bl	8000290 <__aeabi_uldivmod>
 8004e50:	4603      	mov	r3, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	461a      	mov	r2, r3
 8004e56:	4b8b      	ldr	r3, [pc, #556]	; (8005084 <UART_SetConfig+0x384>)
 8004e58:	fba3 1302 	umull	r1, r3, r3, r2
 8004e5c:	095b      	lsrs	r3, r3, #5
 8004e5e:	2164      	movs	r1, #100	; 0x64
 8004e60:	fb01 f303 	mul.w	r3, r1, r3
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	3332      	adds	r3, #50	; 0x32
 8004e6a:	4a86      	ldr	r2, [pc, #536]	; (8005084 <UART_SetConfig+0x384>)
 8004e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e70:	095b      	lsrs	r3, r3, #5
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e78:	4498      	add	r8, r3
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	461d      	mov	r5, r3
 8004e7e:	f04f 0600 	mov.w	r6, #0
 8004e82:	46a9      	mov	r9, r5
 8004e84:	46b2      	mov	sl, r6
 8004e86:	eb19 0309 	adds.w	r3, r9, r9
 8004e8a:	eb4a 040a 	adc.w	r4, sl, sl
 8004e8e:	4699      	mov	r9, r3
 8004e90:	46a2      	mov	sl, r4
 8004e92:	eb19 0905 	adds.w	r9, r9, r5
 8004e96:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e9a:	f04f 0100 	mov.w	r1, #0
 8004e9e:	f04f 0200 	mov.w	r2, #0
 8004ea2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ea6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004eaa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004eae:	4689      	mov	r9, r1
 8004eb0:	4692      	mov	sl, r2
 8004eb2:	eb19 0005 	adds.w	r0, r9, r5
 8004eb6:	eb4a 0106 	adc.w	r1, sl, r6
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	461d      	mov	r5, r3
 8004ec0:	f04f 0600 	mov.w	r6, #0
 8004ec4:	196b      	adds	r3, r5, r5
 8004ec6:	eb46 0406 	adc.w	r4, r6, r6
 8004eca:	461a      	mov	r2, r3
 8004ecc:	4623      	mov	r3, r4
 8004ece:	f7fb f9df 	bl	8000290 <__aeabi_uldivmod>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	4b6a      	ldr	r3, [pc, #424]	; (8005084 <UART_SetConfig+0x384>)
 8004eda:	fba3 1302 	umull	r1, r3, r3, r2
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	2164      	movs	r1, #100	; 0x64
 8004ee2:	fb01 f303 	mul.w	r3, r1, r3
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	3332      	adds	r3, #50	; 0x32
 8004eec:	4a65      	ldr	r2, [pc, #404]	; (8005084 <UART_SetConfig+0x384>)
 8004eee:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef2:	095b      	lsrs	r3, r3, #5
 8004ef4:	f003 0207 	and.w	r2, r3, #7
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4442      	add	r2, r8
 8004efe:	609a      	str	r2, [r3, #8]
 8004f00:	e26f      	b.n	80053e2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f02:	f7fe f9b5 	bl	8003270 <HAL_RCC_GetPCLK1Freq>
 8004f06:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	461d      	mov	r5, r3
 8004f0c:	f04f 0600 	mov.w	r6, #0
 8004f10:	46a8      	mov	r8, r5
 8004f12:	46b1      	mov	r9, r6
 8004f14:	eb18 0308 	adds.w	r3, r8, r8
 8004f18:	eb49 0409 	adc.w	r4, r9, r9
 8004f1c:	4698      	mov	r8, r3
 8004f1e:	46a1      	mov	r9, r4
 8004f20:	eb18 0805 	adds.w	r8, r8, r5
 8004f24:	eb49 0906 	adc.w	r9, r9, r6
 8004f28:	f04f 0100 	mov.w	r1, #0
 8004f2c:	f04f 0200 	mov.w	r2, #0
 8004f30:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f34:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f38:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f3c:	4688      	mov	r8, r1
 8004f3e:	4691      	mov	r9, r2
 8004f40:	eb18 0005 	adds.w	r0, r8, r5
 8004f44:	eb49 0106 	adc.w	r1, r9, r6
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	461d      	mov	r5, r3
 8004f4e:	f04f 0600 	mov.w	r6, #0
 8004f52:	196b      	adds	r3, r5, r5
 8004f54:	eb46 0406 	adc.w	r4, r6, r6
 8004f58:	461a      	mov	r2, r3
 8004f5a:	4623      	mov	r3, r4
 8004f5c:	f7fb f998 	bl	8000290 <__aeabi_uldivmod>
 8004f60:	4603      	mov	r3, r0
 8004f62:	460c      	mov	r4, r1
 8004f64:	461a      	mov	r2, r3
 8004f66:	4b47      	ldr	r3, [pc, #284]	; (8005084 <UART_SetConfig+0x384>)
 8004f68:	fba3 2302 	umull	r2, r3, r3, r2
 8004f6c:	095b      	lsrs	r3, r3, #5
 8004f6e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	461d      	mov	r5, r3
 8004f76:	f04f 0600 	mov.w	r6, #0
 8004f7a:	46a9      	mov	r9, r5
 8004f7c:	46b2      	mov	sl, r6
 8004f7e:	eb19 0309 	adds.w	r3, r9, r9
 8004f82:	eb4a 040a 	adc.w	r4, sl, sl
 8004f86:	4699      	mov	r9, r3
 8004f88:	46a2      	mov	sl, r4
 8004f8a:	eb19 0905 	adds.w	r9, r9, r5
 8004f8e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004f92:	f04f 0100 	mov.w	r1, #0
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f9e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004fa2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004fa6:	4689      	mov	r9, r1
 8004fa8:	4692      	mov	sl, r2
 8004faa:	eb19 0005 	adds.w	r0, r9, r5
 8004fae:	eb4a 0106 	adc.w	r1, sl, r6
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	461d      	mov	r5, r3
 8004fb8:	f04f 0600 	mov.w	r6, #0
 8004fbc:	196b      	adds	r3, r5, r5
 8004fbe:	eb46 0406 	adc.w	r4, r6, r6
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	4623      	mov	r3, r4
 8004fc6:	f7fb f963 	bl	8000290 <__aeabi_uldivmod>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	460c      	mov	r4, r1
 8004fce:	461a      	mov	r2, r3
 8004fd0:	4b2c      	ldr	r3, [pc, #176]	; (8005084 <UART_SetConfig+0x384>)
 8004fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8004fd6:	095b      	lsrs	r3, r3, #5
 8004fd8:	2164      	movs	r1, #100	; 0x64
 8004fda:	fb01 f303 	mul.w	r3, r1, r3
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	00db      	lsls	r3, r3, #3
 8004fe2:	3332      	adds	r3, #50	; 0x32
 8004fe4:	4a27      	ldr	r2, [pc, #156]	; (8005084 <UART_SetConfig+0x384>)
 8004fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fea:	095b      	lsrs	r3, r3, #5
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ff2:	4498      	add	r8, r3
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	461d      	mov	r5, r3
 8004ff8:	f04f 0600 	mov.w	r6, #0
 8004ffc:	46a9      	mov	r9, r5
 8004ffe:	46b2      	mov	sl, r6
 8005000:	eb19 0309 	adds.w	r3, r9, r9
 8005004:	eb4a 040a 	adc.w	r4, sl, sl
 8005008:	4699      	mov	r9, r3
 800500a:	46a2      	mov	sl, r4
 800500c:	eb19 0905 	adds.w	r9, r9, r5
 8005010:	eb4a 0a06 	adc.w	sl, sl, r6
 8005014:	f04f 0100 	mov.w	r1, #0
 8005018:	f04f 0200 	mov.w	r2, #0
 800501c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005020:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005024:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005028:	4689      	mov	r9, r1
 800502a:	4692      	mov	sl, r2
 800502c:	eb19 0005 	adds.w	r0, r9, r5
 8005030:	eb4a 0106 	adc.w	r1, sl, r6
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	461d      	mov	r5, r3
 800503a:	f04f 0600 	mov.w	r6, #0
 800503e:	196b      	adds	r3, r5, r5
 8005040:	eb46 0406 	adc.w	r4, r6, r6
 8005044:	461a      	mov	r2, r3
 8005046:	4623      	mov	r3, r4
 8005048:	f7fb f922 	bl	8000290 <__aeabi_uldivmod>
 800504c:	4603      	mov	r3, r0
 800504e:	460c      	mov	r4, r1
 8005050:	461a      	mov	r2, r3
 8005052:	4b0c      	ldr	r3, [pc, #48]	; (8005084 <UART_SetConfig+0x384>)
 8005054:	fba3 1302 	umull	r1, r3, r3, r2
 8005058:	095b      	lsrs	r3, r3, #5
 800505a:	2164      	movs	r1, #100	; 0x64
 800505c:	fb01 f303 	mul.w	r3, r1, r3
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	3332      	adds	r3, #50	; 0x32
 8005066:	4a07      	ldr	r2, [pc, #28]	; (8005084 <UART_SetConfig+0x384>)
 8005068:	fba2 2303 	umull	r2, r3, r2, r3
 800506c:	095b      	lsrs	r3, r3, #5
 800506e:	f003 0207 	and.w	r2, r3, #7
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4442      	add	r2, r8
 8005078:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800507a:	e1b2      	b.n	80053e2 <UART_SetConfig+0x6e2>
 800507c:	40011000 	.word	0x40011000
 8005080:	40011400 	.word	0x40011400
 8005084:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4ad7      	ldr	r2, [pc, #860]	; (80053ec <UART_SetConfig+0x6ec>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d005      	beq.n	800509e <UART_SetConfig+0x39e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4ad6      	ldr	r2, [pc, #856]	; (80053f0 <UART_SetConfig+0x6f0>)
 8005098:	4293      	cmp	r3, r2
 800509a:	f040 80d1 	bne.w	8005240 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800509e:	f7fe f8fb 	bl	8003298 <HAL_RCC_GetPCLK2Freq>
 80050a2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	469a      	mov	sl, r3
 80050a8:	f04f 0b00 	mov.w	fp, #0
 80050ac:	46d0      	mov	r8, sl
 80050ae:	46d9      	mov	r9, fp
 80050b0:	eb18 0308 	adds.w	r3, r8, r8
 80050b4:	eb49 0409 	adc.w	r4, r9, r9
 80050b8:	4698      	mov	r8, r3
 80050ba:	46a1      	mov	r9, r4
 80050bc:	eb18 080a 	adds.w	r8, r8, sl
 80050c0:	eb49 090b 	adc.w	r9, r9, fp
 80050c4:	f04f 0100 	mov.w	r1, #0
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050d0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050d4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80050d8:	4688      	mov	r8, r1
 80050da:	4691      	mov	r9, r2
 80050dc:	eb1a 0508 	adds.w	r5, sl, r8
 80050e0:	eb4b 0609 	adc.w	r6, fp, r9
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	4619      	mov	r1, r3
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	f04f 0400 	mov.w	r4, #0
 80050f6:	0094      	lsls	r4, r2, #2
 80050f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80050fc:	008b      	lsls	r3, r1, #2
 80050fe:	461a      	mov	r2, r3
 8005100:	4623      	mov	r3, r4
 8005102:	4628      	mov	r0, r5
 8005104:	4631      	mov	r1, r6
 8005106:	f7fb f8c3 	bl	8000290 <__aeabi_uldivmod>
 800510a:	4603      	mov	r3, r0
 800510c:	460c      	mov	r4, r1
 800510e:	461a      	mov	r2, r3
 8005110:	4bb8      	ldr	r3, [pc, #736]	; (80053f4 <UART_SetConfig+0x6f4>)
 8005112:	fba3 2302 	umull	r2, r3, r3, r2
 8005116:	095b      	lsrs	r3, r3, #5
 8005118:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	469b      	mov	fp, r3
 8005120:	f04f 0c00 	mov.w	ip, #0
 8005124:	46d9      	mov	r9, fp
 8005126:	46e2      	mov	sl, ip
 8005128:	eb19 0309 	adds.w	r3, r9, r9
 800512c:	eb4a 040a 	adc.w	r4, sl, sl
 8005130:	4699      	mov	r9, r3
 8005132:	46a2      	mov	sl, r4
 8005134:	eb19 090b 	adds.w	r9, r9, fp
 8005138:	eb4a 0a0c 	adc.w	sl, sl, ip
 800513c:	f04f 0100 	mov.w	r1, #0
 8005140:	f04f 0200 	mov.w	r2, #0
 8005144:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005148:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800514c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005150:	4689      	mov	r9, r1
 8005152:	4692      	mov	sl, r2
 8005154:	eb1b 0509 	adds.w	r5, fp, r9
 8005158:	eb4c 060a 	adc.w	r6, ip, sl
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	4619      	mov	r1, r3
 8005162:	f04f 0200 	mov.w	r2, #0
 8005166:	f04f 0300 	mov.w	r3, #0
 800516a:	f04f 0400 	mov.w	r4, #0
 800516e:	0094      	lsls	r4, r2, #2
 8005170:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005174:	008b      	lsls	r3, r1, #2
 8005176:	461a      	mov	r2, r3
 8005178:	4623      	mov	r3, r4
 800517a:	4628      	mov	r0, r5
 800517c:	4631      	mov	r1, r6
 800517e:	f7fb f887 	bl	8000290 <__aeabi_uldivmod>
 8005182:	4603      	mov	r3, r0
 8005184:	460c      	mov	r4, r1
 8005186:	461a      	mov	r2, r3
 8005188:	4b9a      	ldr	r3, [pc, #616]	; (80053f4 <UART_SetConfig+0x6f4>)
 800518a:	fba3 1302 	umull	r1, r3, r3, r2
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	2164      	movs	r1, #100	; 0x64
 8005192:	fb01 f303 	mul.w	r3, r1, r3
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	011b      	lsls	r3, r3, #4
 800519a:	3332      	adds	r3, #50	; 0x32
 800519c:	4a95      	ldr	r2, [pc, #596]	; (80053f4 <UART_SetConfig+0x6f4>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	095b      	lsrs	r3, r3, #5
 80051a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051a8:	4498      	add	r8, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	469b      	mov	fp, r3
 80051ae:	f04f 0c00 	mov.w	ip, #0
 80051b2:	46d9      	mov	r9, fp
 80051b4:	46e2      	mov	sl, ip
 80051b6:	eb19 0309 	adds.w	r3, r9, r9
 80051ba:	eb4a 040a 	adc.w	r4, sl, sl
 80051be:	4699      	mov	r9, r3
 80051c0:	46a2      	mov	sl, r4
 80051c2:	eb19 090b 	adds.w	r9, r9, fp
 80051c6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80051ca:	f04f 0100 	mov.w	r1, #0
 80051ce:	f04f 0200 	mov.w	r2, #0
 80051d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051de:	4689      	mov	r9, r1
 80051e0:	4692      	mov	sl, r2
 80051e2:	eb1b 0509 	adds.w	r5, fp, r9
 80051e6:	eb4c 060a 	adc.w	r6, ip, sl
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	4619      	mov	r1, r3
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	f04f 0400 	mov.w	r4, #0
 80051fc:	0094      	lsls	r4, r2, #2
 80051fe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005202:	008b      	lsls	r3, r1, #2
 8005204:	461a      	mov	r2, r3
 8005206:	4623      	mov	r3, r4
 8005208:	4628      	mov	r0, r5
 800520a:	4631      	mov	r1, r6
 800520c:	f7fb f840 	bl	8000290 <__aeabi_uldivmod>
 8005210:	4603      	mov	r3, r0
 8005212:	460c      	mov	r4, r1
 8005214:	461a      	mov	r2, r3
 8005216:	4b77      	ldr	r3, [pc, #476]	; (80053f4 <UART_SetConfig+0x6f4>)
 8005218:	fba3 1302 	umull	r1, r3, r3, r2
 800521c:	095b      	lsrs	r3, r3, #5
 800521e:	2164      	movs	r1, #100	; 0x64
 8005220:	fb01 f303 	mul.w	r3, r1, r3
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	3332      	adds	r3, #50	; 0x32
 800522a:	4a72      	ldr	r2, [pc, #456]	; (80053f4 <UART_SetConfig+0x6f4>)
 800522c:	fba2 2303 	umull	r2, r3, r2, r3
 8005230:	095b      	lsrs	r3, r3, #5
 8005232:	f003 020f 	and.w	r2, r3, #15
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4442      	add	r2, r8
 800523c:	609a      	str	r2, [r3, #8]
 800523e:	e0d0      	b.n	80053e2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005240:	f7fe f816 	bl	8003270 <HAL_RCC_GetPCLK1Freq>
 8005244:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	469a      	mov	sl, r3
 800524a:	f04f 0b00 	mov.w	fp, #0
 800524e:	46d0      	mov	r8, sl
 8005250:	46d9      	mov	r9, fp
 8005252:	eb18 0308 	adds.w	r3, r8, r8
 8005256:	eb49 0409 	adc.w	r4, r9, r9
 800525a:	4698      	mov	r8, r3
 800525c:	46a1      	mov	r9, r4
 800525e:	eb18 080a 	adds.w	r8, r8, sl
 8005262:	eb49 090b 	adc.w	r9, r9, fp
 8005266:	f04f 0100 	mov.w	r1, #0
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005272:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005276:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800527a:	4688      	mov	r8, r1
 800527c:	4691      	mov	r9, r2
 800527e:	eb1a 0508 	adds.w	r5, sl, r8
 8005282:	eb4b 0609 	adc.w	r6, fp, r9
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	4619      	mov	r1, r3
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	f04f 0400 	mov.w	r4, #0
 8005298:	0094      	lsls	r4, r2, #2
 800529a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800529e:	008b      	lsls	r3, r1, #2
 80052a0:	461a      	mov	r2, r3
 80052a2:	4623      	mov	r3, r4
 80052a4:	4628      	mov	r0, r5
 80052a6:	4631      	mov	r1, r6
 80052a8:	f7fa fff2 	bl	8000290 <__aeabi_uldivmod>
 80052ac:	4603      	mov	r3, r0
 80052ae:	460c      	mov	r4, r1
 80052b0:	461a      	mov	r2, r3
 80052b2:	4b50      	ldr	r3, [pc, #320]	; (80053f4 <UART_SetConfig+0x6f4>)
 80052b4:	fba3 2302 	umull	r2, r3, r3, r2
 80052b8:	095b      	lsrs	r3, r3, #5
 80052ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	469b      	mov	fp, r3
 80052c2:	f04f 0c00 	mov.w	ip, #0
 80052c6:	46d9      	mov	r9, fp
 80052c8:	46e2      	mov	sl, ip
 80052ca:	eb19 0309 	adds.w	r3, r9, r9
 80052ce:	eb4a 040a 	adc.w	r4, sl, sl
 80052d2:	4699      	mov	r9, r3
 80052d4:	46a2      	mov	sl, r4
 80052d6:	eb19 090b 	adds.w	r9, r9, fp
 80052da:	eb4a 0a0c 	adc.w	sl, sl, ip
 80052de:	f04f 0100 	mov.w	r1, #0
 80052e2:	f04f 0200 	mov.w	r2, #0
 80052e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80052f2:	4689      	mov	r9, r1
 80052f4:	4692      	mov	sl, r2
 80052f6:	eb1b 0509 	adds.w	r5, fp, r9
 80052fa:	eb4c 060a 	adc.w	r6, ip, sl
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	4619      	mov	r1, r3
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	f04f 0400 	mov.w	r4, #0
 8005310:	0094      	lsls	r4, r2, #2
 8005312:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005316:	008b      	lsls	r3, r1, #2
 8005318:	461a      	mov	r2, r3
 800531a:	4623      	mov	r3, r4
 800531c:	4628      	mov	r0, r5
 800531e:	4631      	mov	r1, r6
 8005320:	f7fa ffb6 	bl	8000290 <__aeabi_uldivmod>
 8005324:	4603      	mov	r3, r0
 8005326:	460c      	mov	r4, r1
 8005328:	461a      	mov	r2, r3
 800532a:	4b32      	ldr	r3, [pc, #200]	; (80053f4 <UART_SetConfig+0x6f4>)
 800532c:	fba3 1302 	umull	r1, r3, r3, r2
 8005330:	095b      	lsrs	r3, r3, #5
 8005332:	2164      	movs	r1, #100	; 0x64
 8005334:	fb01 f303 	mul.w	r3, r1, r3
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	011b      	lsls	r3, r3, #4
 800533c:	3332      	adds	r3, #50	; 0x32
 800533e:	4a2d      	ldr	r2, [pc, #180]	; (80053f4 <UART_SetConfig+0x6f4>)
 8005340:	fba2 2303 	umull	r2, r3, r2, r3
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800534a:	4498      	add	r8, r3
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	469b      	mov	fp, r3
 8005350:	f04f 0c00 	mov.w	ip, #0
 8005354:	46d9      	mov	r9, fp
 8005356:	46e2      	mov	sl, ip
 8005358:	eb19 0309 	adds.w	r3, r9, r9
 800535c:	eb4a 040a 	adc.w	r4, sl, sl
 8005360:	4699      	mov	r9, r3
 8005362:	46a2      	mov	sl, r4
 8005364:	eb19 090b 	adds.w	r9, r9, fp
 8005368:	eb4a 0a0c 	adc.w	sl, sl, ip
 800536c:	f04f 0100 	mov.w	r1, #0
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005378:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800537c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005380:	4689      	mov	r9, r1
 8005382:	4692      	mov	sl, r2
 8005384:	eb1b 0509 	adds.w	r5, fp, r9
 8005388:	eb4c 060a 	adc.w	r6, ip, sl
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4619      	mov	r1, r3
 8005392:	f04f 0200 	mov.w	r2, #0
 8005396:	f04f 0300 	mov.w	r3, #0
 800539a:	f04f 0400 	mov.w	r4, #0
 800539e:	0094      	lsls	r4, r2, #2
 80053a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053a4:	008b      	lsls	r3, r1, #2
 80053a6:	461a      	mov	r2, r3
 80053a8:	4623      	mov	r3, r4
 80053aa:	4628      	mov	r0, r5
 80053ac:	4631      	mov	r1, r6
 80053ae:	f7fa ff6f 	bl	8000290 <__aeabi_uldivmod>
 80053b2:	4603      	mov	r3, r0
 80053b4:	460c      	mov	r4, r1
 80053b6:	461a      	mov	r2, r3
 80053b8:	4b0e      	ldr	r3, [pc, #56]	; (80053f4 <UART_SetConfig+0x6f4>)
 80053ba:	fba3 1302 	umull	r1, r3, r3, r2
 80053be:	095b      	lsrs	r3, r3, #5
 80053c0:	2164      	movs	r1, #100	; 0x64
 80053c2:	fb01 f303 	mul.w	r3, r1, r3
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	011b      	lsls	r3, r3, #4
 80053ca:	3332      	adds	r3, #50	; 0x32
 80053cc:	4a09      	ldr	r2, [pc, #36]	; (80053f4 <UART_SetConfig+0x6f4>)
 80053ce:	fba2 2303 	umull	r2, r3, r2, r3
 80053d2:	095b      	lsrs	r3, r3, #5
 80053d4:	f003 020f 	and.w	r2, r3, #15
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4442      	add	r2, r8
 80053de:	609a      	str	r2, [r3, #8]
}
 80053e0:	e7ff      	b.n	80053e2 <UART_SetConfig+0x6e2>
 80053e2:	bf00      	nop
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ec:	40011000 	.word	0x40011000
 80053f0:	40011400 	.word	0x40011400
 80053f4:	51eb851f 	.word	0x51eb851f

080053f8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80053fc:	4904      	ldr	r1, [pc, #16]	; (8005410 <MX_FATFS_Init+0x18>)
 80053fe:	4805      	ldr	r0, [pc, #20]	; (8005414 <MX_FATFS_Init+0x1c>)
 8005400:	f002 fee6 	bl	80081d0 <FATFS_LinkDriver>
 8005404:	4603      	mov	r3, r0
 8005406:	461a      	mov	r2, r3
 8005408:	4b03      	ldr	r3, [pc, #12]	; (8005418 <MX_FATFS_Init+0x20>)
 800540a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800540c:	bf00      	nop
 800540e:	bd80      	pop	{r7, pc}
 8005410:	20000460 	.word	0x20000460
 8005414:	20000010 	.word	0x20000010
 8005418:	20000464 	.word	0x20000464

0800541c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800541c:	b480      	push	{r7}
 800541e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005420:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005422:	4618      	mov	r0, r3
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <MX_FATFS_DeInit>:

/* USER CODE BEGIN Application */

void MX_FATFS_DeInit(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  retUSER = FATFS_UnLinkDriver(USERPath);
 8005430:	4804      	ldr	r0, [pc, #16]	; (8005444 <MX_FATFS_DeInit+0x18>)
 8005432:	f002 ff15 	bl	8008260 <FATFS_UnLinkDriver>
 8005436:	4603      	mov	r3, r0
 8005438:	461a      	mov	r2, r3
 800543a:	4b03      	ldr	r3, [pc, #12]	; (8005448 <MX_FATFS_DeInit+0x1c>)
 800543c:	701a      	strb	r2, [r3, #0]
}
 800543e:	bf00      	nop
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	20000460 	.word	0x20000460
 8005448:	20000464 	.word	0x20000464

0800544c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	4603      	mov	r3, r0
 8005454:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
  return SD_disk_initialize (pdrv);
 8005456:	79fb      	ldrb	r3, [r7, #7]
 8005458:	4618      	mov	r0, r3
 800545a:	f7fb fa53 	bl	8000904 <SD_disk_initialize>
 800545e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005460:	4618      	mov	r0, r3
 8005462:	3708      	adds	r7, #8
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b082      	sub	sp, #8
 800546c:	af00      	add	r7, sp, #0
 800546e:	4603      	mov	r3, r0
 8005470:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
  return SD_disk_status (pdrv);
 8005472:	79fb      	ldrb	r3, [r7, #7]
 8005474:	4618      	mov	r0, r3
 8005476:	f7fb fb2f 	bl	8000ad8 <SD_disk_status>
 800547a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800547c:	4618      	mov	r0, r3
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	60b9      	str	r1, [r7, #8]
 800548c:	607a      	str	r2, [r7, #4]
 800548e:	603b      	str	r3, [r7, #0]
 8005490:	4603      	mov	r3, r0
 8005492:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
  return SD_disk_read (pdrv, buff, sector, count);
 8005494:	7bf8      	ldrb	r0, [r7, #15]
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	68b9      	ldr	r1, [r7, #8]
 800549c:	f7fb fb32 	bl	8000b04 <SD_disk_read>
 80054a0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80054aa:	b580      	push	{r7, lr}
 80054ac:	b084      	sub	sp, #16
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
 80054b4:	603b      	str	r3, [r7, #0]
 80054b6:	4603      	mov	r3, r0
 80054b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	return SD_disk_write (pdrv, buff, sector, count);
 80054ba:	7bf8      	ldrb	r0, [r7, #15]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68b9      	ldr	r1, [r7, #8]
 80054c2:	f7fb fb89 	bl	8000bd8 <SD_disk_write>
 80054c6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3710      	adds	r7, #16
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	4603      	mov	r3, r0
 80054d8:	603a      	str	r2, [r7, #0]
 80054da:	71fb      	strb	r3, [r7, #7]
 80054dc:	460b      	mov	r3, r1
 80054de:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
	return SD_disk_ioctl(pdrv, cmd, buff);
 80054e0:	79b9      	ldrb	r1, [r7, #6]
 80054e2:	79fb      	ldrb	r3, [r7, #7]
 80054e4:	683a      	ldr	r2, [r7, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fb fbfa 	bl	8000ce0 <SD_disk_ioctl>
 80054ec:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
	...

080054f8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	4603      	mov	r3, r0
 8005500:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005502:	79fb      	ldrb	r3, [r7, #7]
 8005504:	4a08      	ldr	r2, [pc, #32]	; (8005528 <disk_status+0x30>)
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	79fa      	ldrb	r2, [r7, #7]
 8005510:	4905      	ldr	r1, [pc, #20]	; (8005528 <disk_status+0x30>)
 8005512:	440a      	add	r2, r1
 8005514:	7a12      	ldrb	r2, [r2, #8]
 8005516:	4610      	mov	r0, r2
 8005518:	4798      	blx	r3
 800551a:	4603      	mov	r3, r0
 800551c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800551e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005520:	4618      	mov	r0, r3
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	200002f0 	.word	0x200002f0

0800552c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	4603      	mov	r3, r0
 8005534:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800553a:	79fb      	ldrb	r3, [r7, #7]
 800553c:	4a0d      	ldr	r2, [pc, #52]	; (8005574 <disk_initialize+0x48>)
 800553e:	5cd3      	ldrb	r3, [r2, r3]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d111      	bne.n	8005568 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005544:	79fb      	ldrb	r3, [r7, #7]
 8005546:	4a0b      	ldr	r2, [pc, #44]	; (8005574 <disk_initialize+0x48>)
 8005548:	2101      	movs	r1, #1
 800554a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800554c:	79fb      	ldrb	r3, [r7, #7]
 800554e:	4a09      	ldr	r2, [pc, #36]	; (8005574 <disk_initialize+0x48>)
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	4413      	add	r3, r2
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	79fa      	ldrb	r2, [r7, #7]
 800555a:	4906      	ldr	r1, [pc, #24]	; (8005574 <disk_initialize+0x48>)
 800555c:	440a      	add	r2, r1
 800555e:	7a12      	ldrb	r2, [r2, #8]
 8005560:	4610      	mov	r0, r2
 8005562:	4798      	blx	r3
 8005564:	4603      	mov	r3, r0
 8005566:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005568:	7bfb      	ldrb	r3, [r7, #15]
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	200002f0 	.word	0x200002f0

08005578 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005578:	b590      	push	{r4, r7, lr}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	607a      	str	r2, [r7, #4]
 8005582:	603b      	str	r3, [r7, #0]
 8005584:	4603      	mov	r3, r0
 8005586:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005588:	7bfb      	ldrb	r3, [r7, #15]
 800558a:	4a0a      	ldr	r2, [pc, #40]	; (80055b4 <disk_read+0x3c>)
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	4413      	add	r3, r2
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	689c      	ldr	r4, [r3, #8]
 8005594:	7bfb      	ldrb	r3, [r7, #15]
 8005596:	4a07      	ldr	r2, [pc, #28]	; (80055b4 <disk_read+0x3c>)
 8005598:	4413      	add	r3, r2
 800559a:	7a18      	ldrb	r0, [r3, #8]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	68b9      	ldr	r1, [r7, #8]
 80055a2:	47a0      	blx	r4
 80055a4:	4603      	mov	r3, r0
 80055a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80055a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	371c      	adds	r7, #28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd90      	pop	{r4, r7, pc}
 80055b2:	bf00      	nop
 80055b4:	200002f0 	.word	0x200002f0

080055b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80055b8:	b590      	push	{r4, r7, lr}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60b9      	str	r1, [r7, #8]
 80055c0:	607a      	str	r2, [r7, #4]
 80055c2:	603b      	str	r3, [r7, #0]
 80055c4:	4603      	mov	r3, r0
 80055c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	4a0a      	ldr	r2, [pc, #40]	; (80055f4 <disk_write+0x3c>)
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	4413      	add	r3, r2
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	68dc      	ldr	r4, [r3, #12]
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	4a07      	ldr	r2, [pc, #28]	; (80055f4 <disk_write+0x3c>)
 80055d8:	4413      	add	r3, r2
 80055da:	7a18      	ldrb	r0, [r3, #8]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	68b9      	ldr	r1, [r7, #8]
 80055e2:	47a0      	blx	r4
 80055e4:	4603      	mov	r3, r0
 80055e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80055e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	371c      	adds	r7, #28
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd90      	pop	{r4, r7, pc}
 80055f2:	bf00      	nop
 80055f4:	200002f0 	.word	0x200002f0

080055f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	4603      	mov	r3, r0
 8005600:	603a      	str	r2, [r7, #0]
 8005602:	71fb      	strb	r3, [r7, #7]
 8005604:	460b      	mov	r3, r1
 8005606:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005608:	79fb      	ldrb	r3, [r7, #7]
 800560a:	4a09      	ldr	r2, [pc, #36]	; (8005630 <disk_ioctl+0x38>)
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	79fa      	ldrb	r2, [r7, #7]
 8005616:	4906      	ldr	r1, [pc, #24]	; (8005630 <disk_ioctl+0x38>)
 8005618:	440a      	add	r2, r1
 800561a:	7a10      	ldrb	r0, [r2, #8]
 800561c:	79b9      	ldrb	r1, [r7, #6]
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	4798      	blx	r3
 8005622:	4603      	mov	r3, r0
 8005624:	73fb      	strb	r3, [r7, #15]
  return res;
 8005626:	7bfb      	ldrb	r3, [r7, #15]
}
 8005628:	4618      	mov	r0, r3
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	200002f0 	.word	0x200002f0

08005634 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3301      	adds	r3, #1
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005644:	89fb      	ldrh	r3, [r7, #14]
 8005646:	021b      	lsls	r3, r3, #8
 8005648:	b21a      	sxth	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	b21b      	sxth	r3, r3
 8005650:	4313      	orrs	r3, r2
 8005652:	b21b      	sxth	r3, r3
 8005654:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005656:	89fb      	ldrh	r3, [r7, #14]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3303      	adds	r3, #3
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	021b      	lsls	r3, r3, #8
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	3202      	adds	r2, #2
 800567c:	7812      	ldrb	r2, [r2, #0]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	021b      	lsls	r3, r3, #8
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	3201      	adds	r2, #1
 800568a:	7812      	ldrb	r2, [r2, #0]
 800568c:	4313      	orrs	r3, r2
 800568e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	021b      	lsls	r3, r3, #8
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	7812      	ldrb	r2, [r2, #0]
 8005698:	4313      	orrs	r3, r2
 800569a:	60fb      	str	r3, [r7, #12]
	return rv;
 800569c:	68fb      	ldr	r3, [r7, #12]
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
 80056b2:	460b      	mov	r3, r1
 80056b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	1c5a      	adds	r2, r3, #1
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	887a      	ldrh	r2, [r7, #2]
 80056be:	b2d2      	uxtb	r2, r2
 80056c0:	701a      	strb	r2, [r3, #0]
 80056c2:	887b      	ldrh	r3, [r7, #2]
 80056c4:	0a1b      	lsrs	r3, r3, #8
 80056c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	607a      	str	r2, [r7, #4]
 80056ce:	887a      	ldrh	r2, [r7, #2]
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	701a      	strb	r2, [r3, #0]
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	607a      	str	r2, [r7, #4]
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	701a      	strb	r2, [r3, #0]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	0a1b      	lsrs	r3, r3, #8
 80056fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	607a      	str	r2, [r7, #4]
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	0a1b      	lsrs	r3, r3, #8
 800570c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	607a      	str	r2, [r7, #4]
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	701a      	strb	r2, [r3, #0]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	0a1b      	lsrs	r3, r3, #8
 800571e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	1c5a      	adds	r2, r3, #1
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	b2d2      	uxtb	r2, r2
 800572a:	701a      	strb	r2, [r3, #0]
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00d      	beq.n	800576e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	1c53      	adds	r3, r2, #1
 8005756:	613b      	str	r3, [r7, #16]
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	1c59      	adds	r1, r3, #1
 800575c:	6179      	str	r1, [r7, #20]
 800575e:	7812      	ldrb	r2, [r2, #0]
 8005760:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	3b01      	subs	r3, #1
 8005766:	607b      	str	r3, [r7, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1f1      	bne.n	8005752 <mem_cpy+0x1a>
	}
}
 800576e:	bf00      	nop
 8005770:	371c      	adds	r7, #28
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr

0800577a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800577a:	b480      	push	{r7}
 800577c:	b087      	sub	sp, #28
 800577e:	af00      	add	r7, sp, #0
 8005780:	60f8      	str	r0, [r7, #12]
 8005782:	60b9      	str	r1, [r7, #8]
 8005784:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	617a      	str	r2, [r7, #20]
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3b01      	subs	r3, #1
 800579a:	607b      	str	r3, [r7, #4]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1f3      	bne.n	800578a <mem_set+0x10>
}
 80057a2:	bf00      	nop
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80057ae:	b480      	push	{r7}
 80057b0:	b089      	sub	sp, #36	; 0x24
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	60f8      	str	r0, [r7, #12]
 80057b6:	60b9      	str	r1, [r7, #8]
 80057b8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	61fb      	str	r3, [r7, #28]
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	1c5a      	adds	r2, r3, #1
 80057ca:	61fa      	str	r2, [r7, #28]
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	4619      	mov	r1, r3
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	61ba      	str	r2, [r7, #24]
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	1acb      	subs	r3, r1, r3
 80057da:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3b01      	subs	r3, #1
 80057e0:	607b      	str	r3, [r7, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d002      	beq.n	80057ee <mem_cmp+0x40>
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0eb      	beq.n	80057c6 <mem_cmp+0x18>

	return r;
 80057ee:	697b      	ldr	r3, [r7, #20]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3724      	adds	r7, #36	; 0x24
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005806:	e002      	b.n	800580e <chk_chr+0x12>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3301      	adds	r3, #1
 800580c:	607b      	str	r3, [r7, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d005      	beq.n	8005822 <chk_chr+0x26>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	4293      	cmp	r3, r2
 8005820:	d1f2      	bne.n	8005808 <chk_chr+0xc>
	return *str;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	781b      	ldrb	r3, [r3, #0]
}
 8005826:	4618      	mov	r0, r3
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
	...

08005834 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800583e:	2300      	movs	r3, #0
 8005840:	60bb      	str	r3, [r7, #8]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	60fb      	str	r3, [r7, #12]
 8005846:	e029      	b.n	800589c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005848:	4a27      	ldr	r2, [pc, #156]	; (80058e8 <chk_lock+0xb4>)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	011b      	lsls	r3, r3, #4
 800584e:	4413      	add	r3, r2
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d01d      	beq.n	8005892 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005856:	4a24      	ldr	r2, [pc, #144]	; (80058e8 <chk_lock+0xb4>)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	4413      	add	r3, r2
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d116      	bne.n	8005896 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005868:	4a1f      	ldr	r2, [pc, #124]	; (80058e8 <chk_lock+0xb4>)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	011b      	lsls	r3, r3, #4
 800586e:	4413      	add	r3, r2
 8005870:	3304      	adds	r3, #4
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005878:	429a      	cmp	r2, r3
 800587a:	d10c      	bne.n	8005896 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800587c:	4a1a      	ldr	r2, [pc, #104]	; (80058e8 <chk_lock+0xb4>)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	011b      	lsls	r3, r3, #4
 8005882:	4413      	add	r3, r2
 8005884:	3308      	adds	r3, #8
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800588c:	429a      	cmp	r2, r3
 800588e:	d102      	bne.n	8005896 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005890:	e007      	b.n	80058a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005892:	2301      	movs	r3, #1
 8005894:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	3301      	adds	r3, #1
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d9d2      	bls.n	8005848 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d109      	bne.n	80058bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d102      	bne.n	80058b4 <chk_lock+0x80>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d101      	bne.n	80058b8 <chk_lock+0x84>
 80058b4:	2300      	movs	r3, #0
 80058b6:	e010      	b.n	80058da <chk_lock+0xa6>
 80058b8:	2312      	movs	r3, #18
 80058ba:	e00e      	b.n	80058da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d108      	bne.n	80058d4 <chk_lock+0xa0>
 80058c2:	4a09      	ldr	r2, [pc, #36]	; (80058e8 <chk_lock+0xb4>)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	4413      	add	r3, r2
 80058ca:	330c      	adds	r3, #12
 80058cc:	881b      	ldrh	r3, [r3, #0]
 80058ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058d2:	d101      	bne.n	80058d8 <chk_lock+0xa4>
 80058d4:	2310      	movs	r3, #16
 80058d6:	e000      	b.n	80058da <chk_lock+0xa6>
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	200000d0 	.word	0x200000d0

080058ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058f2:	2300      	movs	r3, #0
 80058f4:	607b      	str	r3, [r7, #4]
 80058f6:	e002      	b.n	80058fe <enq_lock+0x12>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3301      	adds	r3, #1
 80058fc:	607b      	str	r3, [r7, #4]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d806      	bhi.n	8005912 <enq_lock+0x26>
 8005904:	4a09      	ldr	r2, [pc, #36]	; (800592c <enq_lock+0x40>)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	011b      	lsls	r3, r3, #4
 800590a:	4413      	add	r3, r2
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f2      	bne.n	80058f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b02      	cmp	r3, #2
 8005916:	bf14      	ite	ne
 8005918:	2301      	movne	r3, #1
 800591a:	2300      	moveq	r3, #0
 800591c:	b2db      	uxtb	r3, r3
}
 800591e:	4618      	mov	r0, r3
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	200000d0 	.word	0x200000d0

08005930 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800593a:	2300      	movs	r3, #0
 800593c:	60fb      	str	r3, [r7, #12]
 800593e:	e01f      	b.n	8005980 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005940:	4a41      	ldr	r2, [pc, #260]	; (8005a48 <inc_lock+0x118>)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	4413      	add	r3, r2
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	429a      	cmp	r2, r3
 8005950:	d113      	bne.n	800597a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005952:	4a3d      	ldr	r2, [pc, #244]	; (8005a48 <inc_lock+0x118>)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	4413      	add	r3, r2
 800595a:	3304      	adds	r3, #4
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005962:	429a      	cmp	r2, r3
 8005964:	d109      	bne.n	800597a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005966:	4a38      	ldr	r2, [pc, #224]	; (8005a48 <inc_lock+0x118>)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	011b      	lsls	r3, r3, #4
 800596c:	4413      	add	r3, r2
 800596e:	3308      	adds	r3, #8
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005976:	429a      	cmp	r2, r3
 8005978:	d006      	beq.n	8005988 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	3301      	adds	r3, #1
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d9dc      	bls.n	8005940 <inc_lock+0x10>
 8005986:	e000      	b.n	800598a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005988:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2b02      	cmp	r3, #2
 800598e:	d132      	bne.n	80059f6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005990:	2300      	movs	r3, #0
 8005992:	60fb      	str	r3, [r7, #12]
 8005994:	e002      	b.n	800599c <inc_lock+0x6c>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	3301      	adds	r3, #1
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d806      	bhi.n	80059b0 <inc_lock+0x80>
 80059a2:	4a29      	ldr	r2, [pc, #164]	; (8005a48 <inc_lock+0x118>)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	011b      	lsls	r3, r3, #4
 80059a8:	4413      	add	r3, r2
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1f2      	bne.n	8005996 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d101      	bne.n	80059ba <inc_lock+0x8a>
 80059b6:	2300      	movs	r3, #0
 80059b8:	e040      	b.n	8005a3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	4922      	ldr	r1, [pc, #136]	; (8005a48 <inc_lock+0x118>)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	011b      	lsls	r3, r3, #4
 80059c4:	440b      	add	r3, r1
 80059c6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	491e      	ldr	r1, [pc, #120]	; (8005a48 <inc_lock+0x118>)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	440b      	add	r3, r1
 80059d4:	3304      	adds	r3, #4
 80059d6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	695a      	ldr	r2, [r3, #20]
 80059dc:	491a      	ldr	r1, [pc, #104]	; (8005a48 <inc_lock+0x118>)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	440b      	add	r3, r1
 80059e4:	3308      	adds	r3, #8
 80059e6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80059e8:	4a17      	ldr	r2, [pc, #92]	; (8005a48 <inc_lock+0x118>)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	4413      	add	r3, r2
 80059f0:	330c      	adds	r3, #12
 80059f2:	2200      	movs	r2, #0
 80059f4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d009      	beq.n	8005a10 <inc_lock+0xe0>
 80059fc:	4a12      	ldr	r2, [pc, #72]	; (8005a48 <inc_lock+0x118>)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	011b      	lsls	r3, r3, #4
 8005a02:	4413      	add	r3, r2
 8005a04:	330c      	adds	r3, #12
 8005a06:	881b      	ldrh	r3, [r3, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <inc_lock+0xe0>
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	e015      	b.n	8005a3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d108      	bne.n	8005a28 <inc_lock+0xf8>
 8005a16:	4a0c      	ldr	r2, [pc, #48]	; (8005a48 <inc_lock+0x118>)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	011b      	lsls	r3, r3, #4
 8005a1c:	4413      	add	r3, r2
 8005a1e:	330c      	adds	r3, #12
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	3301      	adds	r3, #1
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	e001      	b.n	8005a2c <inc_lock+0xfc>
 8005a28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a2c:	4906      	ldr	r1, [pc, #24]	; (8005a48 <inc_lock+0x118>)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	440b      	add	r3, r1
 8005a34:	330c      	adds	r3, #12
 8005a36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	3301      	adds	r3, #1
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	200000d0 	.word	0x200000d0

08005a4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	3b01      	subs	r3, #1
 8005a58:	607b      	str	r3, [r7, #4]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d825      	bhi.n	8005aac <dec_lock+0x60>
		n = Files[i].ctr;
 8005a60:	4a17      	ldr	r2, [pc, #92]	; (8005ac0 <dec_lock+0x74>)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	011b      	lsls	r3, r3, #4
 8005a66:	4413      	add	r3, r2
 8005a68:	330c      	adds	r3, #12
 8005a6a:	881b      	ldrh	r3, [r3, #0]
 8005a6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005a6e:	89fb      	ldrh	r3, [r7, #14]
 8005a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a74:	d101      	bne.n	8005a7a <dec_lock+0x2e>
 8005a76:	2300      	movs	r3, #0
 8005a78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005a7a:	89fb      	ldrh	r3, [r7, #14]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d002      	beq.n	8005a86 <dec_lock+0x3a>
 8005a80:	89fb      	ldrh	r3, [r7, #14]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005a86:	4a0e      	ldr	r2, [pc, #56]	; (8005ac0 <dec_lock+0x74>)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	011b      	lsls	r3, r3, #4
 8005a8c:	4413      	add	r3, r2
 8005a8e:	330c      	adds	r3, #12
 8005a90:	89fa      	ldrh	r2, [r7, #14]
 8005a92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005a94:	89fb      	ldrh	r3, [r7, #14]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d105      	bne.n	8005aa6 <dec_lock+0x5a>
 8005a9a:	4a09      	ldr	r2, [pc, #36]	; (8005ac0 <dec_lock+0x74>)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	4413      	add	r3, r2
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	737b      	strb	r3, [r7, #13]
 8005aaa:	e001      	b.n	8005ab0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005aac:	2302      	movs	r3, #2
 8005aae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005ab0:	7b7b      	ldrb	r3, [r7, #13]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3714      	adds	r7, #20
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	200000d0 	.word	0x200000d0

08005ac4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005acc:	2300      	movs	r3, #0
 8005ace:	60fb      	str	r3, [r7, #12]
 8005ad0:	e010      	b.n	8005af4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005ad2:	4a0d      	ldr	r2, [pc, #52]	; (8005b08 <clear_lock+0x44>)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	4413      	add	r3, r2
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d105      	bne.n	8005aee <clear_lock+0x2a>
 8005ae2:	4a09      	ldr	r2, [pc, #36]	; (8005b08 <clear_lock+0x44>)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	011b      	lsls	r3, r3, #4
 8005ae8:	4413      	add	r3, r2
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	3301      	adds	r3, #1
 8005af2:	60fb      	str	r3, [r7, #12]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d9eb      	bls.n	8005ad2 <clear_lock+0xe>
	}
}
 8005afa:	bf00      	nop
 8005afc:	3714      	adds	r7, #20
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	200000d0 	.word	0x200000d0

08005b0c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005b14:	2300      	movs	r3, #0
 8005b16:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	78db      	ldrb	r3, [r3, #3]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d034      	beq.n	8005b8a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b24:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	7858      	ldrb	r0, [r3, #1]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005b30:	2301      	movs	r3, #1
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	f7ff fd40 	bl	80055b8 <disk_write>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	73fb      	strb	r3, [r7, #15]
 8005b42:	e022      	b.n	8005b8a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	1ad2      	subs	r2, r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d217      	bcs.n	8005b8a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	789b      	ldrb	r3, [r3, #2]
 8005b5e:	613b      	str	r3, [r7, #16]
 8005b60:	e010      	b.n	8005b84 <sync_window+0x78>
					wsect += fs->fsize;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	4413      	add	r3, r2
 8005b6a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	7858      	ldrb	r0, [r3, #1]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005b76:	2301      	movs	r3, #1
 8005b78:	697a      	ldr	r2, [r7, #20]
 8005b7a:	f7ff fd1d 	bl	80055b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	3b01      	subs	r3, #1
 8005b82:	613b      	str	r3, [r7, #16]
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d8eb      	bhi.n	8005b62 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d01b      	beq.n	8005be4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7ff ffad 	bl	8005b0c <sync_window>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005bb6:	7bfb      	ldrb	r3, [r7, #15]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d113      	bne.n	8005be4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	7858      	ldrb	r0, [r3, #1]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	f7ff fcd5 	bl	8005578 <disk_read>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d004      	beq.n	8005bde <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	683a      	ldr	r2, [r7, #0]
 8005be2:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
	...

08005bf0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f7ff ff87 	bl	8005b0c <sync_window>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005c02:	7bfb      	ldrb	r3, [r7, #15]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d159      	bne.n	8005cbc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d149      	bne.n	8005ca4 <sync_fs+0xb4>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	791b      	ldrb	r3, [r3, #4]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d145      	bne.n	8005ca4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	899b      	ldrh	r3, [r3, #12]
 8005c22:	461a      	mov	r2, r3
 8005c24:	2100      	movs	r1, #0
 8005c26:	f7ff fda8 	bl	800577a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	3338      	adds	r3, #56	; 0x38
 8005c2e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005c32:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff fd37 	bl	80056aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3338      	adds	r3, #56	; 0x38
 8005c40:	4921      	ldr	r1, [pc, #132]	; (8005cc8 <sync_fs+0xd8>)
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7ff fd4c 	bl	80056e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3338      	adds	r3, #56	; 0x38
 8005c4c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005c50:	491e      	ldr	r1, [pc, #120]	; (8005ccc <sync_fs+0xdc>)
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7ff fd44 	bl	80056e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3338      	adds	r3, #56	; 0x38
 8005c5c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	4619      	mov	r1, r3
 8005c66:	4610      	mov	r0, r2
 8005c68:	f7ff fd3a 	bl	80056e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	3338      	adds	r3, #56	; 0x38
 8005c70:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	4619      	mov	r1, r3
 8005c7a:	4610      	mov	r0, r2
 8005c7c:	f7ff fd30 	bl	80056e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c84:	1c5a      	adds	r2, r3, #1
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	7858      	ldrb	r0, [r3, #1]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c98:	2301      	movs	r3, #1
 8005c9a:	f7ff fc8d 	bl	80055b8 <disk_write>
			fs->fsi_flag = 0;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	785b      	ldrb	r3, [r3, #1]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2100      	movs	r1, #0
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff fca3 	bl	80055f8 <disk_ioctl>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <sync_fs+0xcc>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	41615252 	.word	0x41615252
 8005ccc:	61417272 	.word	0x61417272

08005cd0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	3b02      	subs	r3, #2
 8005cde:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	3b02      	subs	r3, #2
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d301      	bcc.n	8005cf0 <clust2sect+0x20>
 8005cec:	2300      	movs	r3, #0
 8005cee:	e008      	b.n	8005d02 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	895b      	ldrh	r3, [r3, #10]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	fb03 f202 	mul.w	r2, r3, r2
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	4413      	add	r3, r2
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b086      	sub	sp, #24
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d904      	bls.n	8005d2e <get_fat+0x20>
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	69db      	ldr	r3, [r3, #28]
 8005d28:	683a      	ldr	r2, [r7, #0]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d302      	bcc.n	8005d34 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005d2e:	2301      	movs	r3, #1
 8005d30:	617b      	str	r3, [r7, #20]
 8005d32:	e0b7      	b.n	8005ea4 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005d34:	f04f 33ff 	mov.w	r3, #4294967295
 8005d38:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	781b      	ldrb	r3, [r3, #0]
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d05a      	beq.n	8005df8 <get_fat+0xea>
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d07d      	beq.n	8005e42 <get_fat+0x134>
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	f040 80a2 	bne.w	8005e90 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	60fb      	str	r3, [r7, #12]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	085b      	lsrs	r3, r3, #1
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	4413      	add	r3, r2
 8005d58:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	899b      	ldrh	r3, [r3, #12]
 8005d62:	4619      	mov	r1, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d6a:	4413      	add	r3, r2
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	6938      	ldr	r0, [r7, #16]
 8005d70:	f7ff ff10 	bl	8005b94 <move_window>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f040 808d 	bne.w	8005e96 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	1c5a      	adds	r2, r3, #1
 8005d80:	60fa      	str	r2, [r7, #12]
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	8992      	ldrh	r2, [r2, #12]
 8005d86:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d8a:	fb02 f201 	mul.w	r2, r2, r1
 8005d8e:	1a9b      	subs	r3, r3, r2
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4413      	add	r3, r2
 8005d94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005d98:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	899b      	ldrh	r3, [r3, #12]
 8005da2:	4619      	mov	r1, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005daa:	4413      	add	r3, r2
 8005dac:	4619      	mov	r1, r3
 8005dae:	6938      	ldr	r0, [r7, #16]
 8005db0:	f7ff fef0 	bl	8005b94 <move_window>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d16f      	bne.n	8005e9a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	899b      	ldrh	r3, [r3, #12]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8005dc6:	fb02 f201 	mul.w	r2, r2, r1
 8005dca:	1a9b      	subs	r3, r3, r2
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005dd4:	021b      	lsls	r3, r3, #8
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d002      	beq.n	8005dee <get_fat+0xe0>
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	091b      	lsrs	r3, r3, #4
 8005dec:	e002      	b.n	8005df4 <get_fat+0xe6>
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df4:	617b      	str	r3, [r7, #20]
			break;
 8005df6:	e055      	b.n	8005ea4 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	899b      	ldrh	r3, [r3, #12]
 8005e00:	085b      	lsrs	r3, r3, #1
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	4619      	mov	r1, r3
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e0c:	4413      	add	r3, r2
 8005e0e:	4619      	mov	r1, r3
 8005e10:	6938      	ldr	r0, [r7, #16]
 8005e12:	f7ff febf 	bl	8005b94 <move_window>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d140      	bne.n	8005e9e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	8992      	ldrh	r2, [r2, #12]
 8005e2a:	fbb3 f0f2 	udiv	r0, r3, r2
 8005e2e:	fb02 f200 	mul.w	r2, r2, r0
 8005e32:	1a9b      	subs	r3, r3, r2
 8005e34:	440b      	add	r3, r1
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff fbfc 	bl	8005634 <ld_word>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	617b      	str	r3, [r7, #20]
			break;
 8005e40:	e030      	b.n	8005ea4 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	899b      	ldrh	r3, [r3, #12]
 8005e4a:	089b      	lsrs	r3, r3, #2
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	4619      	mov	r1, r3
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e56:	4413      	add	r3, r2
 8005e58:	4619      	mov	r1, r3
 8005e5a:	6938      	ldr	r0, [r7, #16]
 8005e5c:	f7ff fe9a 	bl	8005b94 <move_window>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d11d      	bne.n	8005ea2 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	8992      	ldrh	r2, [r2, #12]
 8005e74:	fbb3 f0f2 	udiv	r0, r3, r2
 8005e78:	fb02 f200 	mul.w	r2, r2, r0
 8005e7c:	1a9b      	subs	r3, r3, r2
 8005e7e:	440b      	add	r3, r1
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff fbef 	bl	8005664 <ld_dword>
 8005e86:	4603      	mov	r3, r0
 8005e88:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005e8c:	617b      	str	r3, [r7, #20]
			break;
 8005e8e:	e009      	b.n	8005ea4 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005e90:	2301      	movs	r3, #1
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	e006      	b.n	8005ea4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e96:	bf00      	nop
 8005e98:	e004      	b.n	8005ea4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e9a:	bf00      	nop
 8005e9c:	e002      	b.n	8005ea4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e9e:	bf00      	nop
 8005ea0:	e000      	b.n	8005ea4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005ea2:	bf00      	nop
		}
	}

	return val;
 8005ea4:	697b      	ldr	r3, [r7, #20]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005eae:	b590      	push	{r4, r7, lr}
 8005eb0:	b089      	sub	sp, #36	; 0x24
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	60b9      	str	r1, [r7, #8]
 8005eb8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005eba:	2302      	movs	r3, #2
 8005ebc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	f240 8106 	bls.w	80060d2 <put_fat+0x224>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	f080 8100 	bcs.w	80060d2 <put_fat+0x224>
		switch (fs->fs_type) {
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	f000 8088 	beq.w	8005fec <put_fat+0x13e>
 8005edc:	2b03      	cmp	r3, #3
 8005ede:	f000 80b0 	beq.w	8006042 <put_fat+0x194>
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	f040 80f5 	bne.w	80060d2 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	61bb      	str	r3, [r7, #24]
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	085b      	lsrs	r3, r3, #1
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	899b      	ldrh	r3, [r3, #12]
 8005efe:	4619      	mov	r1, r3
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f06:	4413      	add	r3, r2
 8005f08:	4619      	mov	r1, r3
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f7ff fe42 	bl	8005b94 <move_window>
 8005f10:	4603      	mov	r3, r0
 8005f12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f14:	7ffb      	ldrb	r3, [r7, #31]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	f040 80d4 	bne.w	80060c4 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	61ba      	str	r2, [r7, #24]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	8992      	ldrh	r2, [r2, #12]
 8005f2c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005f30:	fb02 f200 	mul.w	r2, r2, r0
 8005f34:	1a9b      	subs	r3, r3, r2
 8005f36:	440b      	add	r3, r1
 8005f38:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00d      	beq.n	8005f60 <put_fat+0xb2>
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	b25b      	sxtb	r3, r3
 8005f4a:	f003 030f 	and.w	r3, r3, #15
 8005f4e:	b25a      	sxtb	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	b25b      	sxtb	r3, r3
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	b25b      	sxtb	r3, r3
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	e001      	b.n	8005f64 <put_fat+0xb6>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	899b      	ldrh	r3, [r3, #12]
 8005f76:	4619      	mov	r1, r3
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f7e:	4413      	add	r3, r2
 8005f80:	4619      	mov	r1, r3
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f7ff fe06 	bl	8005b94 <move_window>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f8c:	7ffb      	ldrb	r3, [r7, #31]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	f040 809a 	bne.w	80060c8 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	899b      	ldrh	r3, [r3, #12]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005fa6:	fb02 f200 	mul.w	r2, r2, r0
 8005faa:	1a9b      	subs	r3, r3, r2
 8005fac:	440b      	add	r3, r1
 8005fae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <put_fat+0x114>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	091b      	lsrs	r3, r3, #4
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	e00e      	b.n	8005fe0 <put_fat+0x132>
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	b25b      	sxtb	r3, r3
 8005fc8:	f023 030f 	bic.w	r3, r3, #15
 8005fcc:	b25a      	sxtb	r2, r3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	0a1b      	lsrs	r3, r3, #8
 8005fd2:	b25b      	sxtb	r3, r3
 8005fd4:	f003 030f 	and.w	r3, r3, #15
 8005fd8:	b25b      	sxtb	r3, r3
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	b25b      	sxtb	r3, r3
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	70da      	strb	r2, [r3, #3]
			break;
 8005fea:	e072      	b.n	80060d2 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	899b      	ldrh	r3, [r3, #12]
 8005ff4:	085b      	lsrs	r3, r3, #1
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	fbb3 f3f1 	udiv	r3, r3, r1
 8006000:	4413      	add	r3, r2
 8006002:	4619      	mov	r1, r3
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f7ff fdc5 	bl	8005b94 <move_window>
 800600a:	4603      	mov	r3, r0
 800600c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800600e:	7ffb      	ldrb	r3, [r7, #31]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d15b      	bne.n	80060cc <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	005b      	lsls	r3, r3, #1
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	8992      	ldrh	r2, [r2, #12]
 8006022:	fbb3 f0f2 	udiv	r0, r3, r2
 8006026:	fb02 f200 	mul.w	r2, r2, r0
 800602a:	1a9b      	subs	r3, r3, r2
 800602c:	440b      	add	r3, r1
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	b292      	uxth	r2, r2
 8006032:	4611      	mov	r1, r2
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff fb38 	bl	80056aa <st_word>
			fs->wflag = 1;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2201      	movs	r2, #1
 800603e:	70da      	strb	r2, [r3, #3]
			break;
 8006040:	e047      	b.n	80060d2 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	899b      	ldrh	r3, [r3, #12]
 800604a:	089b      	lsrs	r3, r3, #2
 800604c:	b29b      	uxth	r3, r3
 800604e:	4619      	mov	r1, r3
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	fbb3 f3f1 	udiv	r3, r3, r1
 8006056:	4413      	add	r3, r2
 8006058:	4619      	mov	r1, r3
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f7ff fd9a 	bl	8005b94 <move_window>
 8006060:	4603      	mov	r3, r0
 8006062:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006064:	7ffb      	ldrb	r3, [r7, #31]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d132      	bne.n	80060d0 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	8992      	ldrh	r2, [r2, #12]
 800607e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006082:	fb02 f200 	mul.w	r2, r2, r0
 8006086:	1a9b      	subs	r3, r3, r2
 8006088:	440b      	add	r3, r1
 800608a:	4618      	mov	r0, r3
 800608c:	f7ff faea 	bl	8005664 <ld_dword>
 8006090:	4603      	mov	r3, r0
 8006092:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006096:	4323      	orrs	r3, r4
 8006098:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	8992      	ldrh	r2, [r2, #12]
 80060a8:	fbb3 f0f2 	udiv	r0, r3, r2
 80060ac:	fb02 f200 	mul.w	r2, r2, r0
 80060b0:	1a9b      	subs	r3, r3, r2
 80060b2:	440b      	add	r3, r1
 80060b4:	6879      	ldr	r1, [r7, #4]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff fb12 	bl	80056e0 <st_dword>
			fs->wflag = 1;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2201      	movs	r2, #1
 80060c0:	70da      	strb	r2, [r3, #3]
			break;
 80060c2:	e006      	b.n	80060d2 <put_fat+0x224>
			if (res != FR_OK) break;
 80060c4:	bf00      	nop
 80060c6:	e004      	b.n	80060d2 <put_fat+0x224>
			if (res != FR_OK) break;
 80060c8:	bf00      	nop
 80060ca:	e002      	b.n	80060d2 <put_fat+0x224>
			if (res != FR_OK) break;
 80060cc:	bf00      	nop
 80060ce:	e000      	b.n	80060d2 <put_fat+0x224>
			if (res != FR_OK) break;
 80060d0:	bf00      	nop
		}
	}
	return res;
 80060d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3724      	adds	r7, #36	; 0x24
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd90      	pop	{r4, r7, pc}

080060dc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b088      	sub	sp, #32
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d904      	bls.n	8006102 <remove_chain+0x26>
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d301      	bcc.n	8006106 <remove_chain+0x2a>
 8006102:	2302      	movs	r3, #2
 8006104:	e04b      	b.n	800619e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00c      	beq.n	8006126 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800610c:	f04f 32ff 	mov.w	r2, #4294967295
 8006110:	6879      	ldr	r1, [r7, #4]
 8006112:	69b8      	ldr	r0, [r7, #24]
 8006114:	f7ff fecb 	bl	8005eae <put_fat>
 8006118:	4603      	mov	r3, r0
 800611a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800611c:	7ffb      	ldrb	r3, [r7, #31]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <remove_chain+0x4a>
 8006122:	7ffb      	ldrb	r3, [r7, #31]
 8006124:	e03b      	b.n	800619e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006126:	68b9      	ldr	r1, [r7, #8]
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	f7ff fdf0 	bl	8005d0e <get_fat>
 800612e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d031      	beq.n	800619a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <remove_chain+0x64>
 800613c:	2302      	movs	r3, #2
 800613e:	e02e      	b.n	800619e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006146:	d101      	bne.n	800614c <remove_chain+0x70>
 8006148:	2301      	movs	r3, #1
 800614a:	e028      	b.n	800619e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800614c:	2200      	movs	r2, #0
 800614e:	68b9      	ldr	r1, [r7, #8]
 8006150:	69b8      	ldr	r0, [r7, #24]
 8006152:	f7ff feac 	bl	8005eae <put_fat>
 8006156:	4603      	mov	r3, r0
 8006158:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800615a:	7ffb      	ldrb	r3, [r7, #31]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d001      	beq.n	8006164 <remove_chain+0x88>
 8006160:	7ffb      	ldrb	r3, [r7, #31]
 8006162:	e01c      	b.n	800619e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	699a      	ldr	r2, [r3, #24]
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	69db      	ldr	r3, [r3, #28]
 800616c:	3b02      	subs	r3, #2
 800616e:	429a      	cmp	r2, r3
 8006170:	d20b      	bcs.n	800618a <remove_chain+0xae>
			fs->free_clst++;
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	791b      	ldrb	r3, [r3, #4]
 8006180:	f043 0301 	orr.w	r3, r3, #1
 8006184:	b2da      	uxtb	r2, r3
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	429a      	cmp	r2, r3
 8006196:	d3c6      	bcc.n	8006126 <remove_chain+0x4a>
 8006198:	e000      	b.n	800619c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800619a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3720      	adds	r7, #32
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b088      	sub	sp, #32
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
 80061ae:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10d      	bne.n	80061d8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d004      	beq.n	80061d2 <create_chain+0x2c>
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	69ba      	ldr	r2, [r7, #24]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d31b      	bcc.n	800620a <create_chain+0x64>
 80061d2:	2301      	movs	r3, #1
 80061d4:	61bb      	str	r3, [r7, #24]
 80061d6:	e018      	b.n	800620a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80061d8:	6839      	ldr	r1, [r7, #0]
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7ff fd97 	bl	8005d0e <get_fat>
 80061e0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d801      	bhi.n	80061ec <create_chain+0x46>
 80061e8:	2301      	movs	r3, #1
 80061ea:	e070      	b.n	80062ce <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f2:	d101      	bne.n	80061f8 <create_chain+0x52>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	e06a      	b.n	80062ce <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d201      	bcs.n	8006206 <create_chain+0x60>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	e063      	b.n	80062ce <create_chain+0x128>
		scl = clst;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	3301      	adds	r3, #1
 8006212:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	69db      	ldr	r3, [r3, #28]
 8006218:	69fa      	ldr	r2, [r7, #28]
 800621a:	429a      	cmp	r2, r3
 800621c:	d307      	bcc.n	800622e <create_chain+0x88>
				ncl = 2;
 800621e:	2302      	movs	r3, #2
 8006220:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006222:	69fa      	ldr	r2, [r7, #28]
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	429a      	cmp	r2, r3
 8006228:	d901      	bls.n	800622e <create_chain+0x88>
 800622a:	2300      	movs	r3, #0
 800622c:	e04f      	b.n	80062ce <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800622e:	69f9      	ldr	r1, [r7, #28]
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f7ff fd6c 	bl	8005d0e <get_fat>
 8006236:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00e      	beq.n	800625c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b01      	cmp	r3, #1
 8006242:	d003      	beq.n	800624c <create_chain+0xa6>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800624a:	d101      	bne.n	8006250 <create_chain+0xaa>
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	e03e      	b.n	80062ce <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006250:	69fa      	ldr	r2, [r7, #28]
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	429a      	cmp	r2, r3
 8006256:	d1da      	bne.n	800620e <create_chain+0x68>
 8006258:	2300      	movs	r3, #0
 800625a:	e038      	b.n	80062ce <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800625c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800625e:	f04f 32ff 	mov.w	r2, #4294967295
 8006262:	69f9      	ldr	r1, [r7, #28]
 8006264:	6938      	ldr	r0, [r7, #16]
 8006266:	f7ff fe22 	bl	8005eae <put_fat>
 800626a:	4603      	mov	r3, r0
 800626c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800626e:	7dfb      	ldrb	r3, [r7, #23]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d109      	bne.n	8006288 <create_chain+0xe2>
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d006      	beq.n	8006288 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800627a:	69fa      	ldr	r2, [r7, #28]
 800627c:	6839      	ldr	r1, [r7, #0]
 800627e:	6938      	ldr	r0, [r7, #16]
 8006280:	f7ff fe15 	bl	8005eae <put_fat>
 8006284:	4603      	mov	r3, r0
 8006286:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006288:	7dfb      	ldrb	r3, [r7, #23]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d116      	bne.n	80062bc <create_chain+0x116>
		fs->last_clst = ncl;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	69fa      	ldr	r2, [r7, #28]
 8006292:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	699a      	ldr	r2, [r3, #24]
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	69db      	ldr	r3, [r3, #28]
 800629c:	3b02      	subs	r3, #2
 800629e:	429a      	cmp	r2, r3
 80062a0:	d804      	bhi.n	80062ac <create_chain+0x106>
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	1e5a      	subs	r2, r3, #1
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	791b      	ldrb	r3, [r3, #4]
 80062b0:	f043 0301 	orr.w	r3, r3, #1
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	711a      	strb	r2, [r3, #4]
 80062ba:	e007      	b.n	80062cc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80062bc:	7dfb      	ldrb	r3, [r7, #23]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d102      	bne.n	80062c8 <create_chain+0x122>
 80062c2:	f04f 33ff 	mov.w	r3, #4294967295
 80062c6:	e000      	b.n	80062ca <create_chain+0x124>
 80062c8:	2301      	movs	r3, #1
 80062ca:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80062cc:	69fb      	ldr	r3, [r7, #28]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3720      	adds	r7, #32
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80062d6:	b480      	push	{r7}
 80062d8:	b087      	sub	sp, #28
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
 80062de:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ea:	3304      	adds	r3, #4
 80062ec:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	899b      	ldrh	r3, [r3, #12]
 80062f2:	461a      	mov	r2, r3
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	8952      	ldrh	r2, [r2, #10]
 80062fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8006302:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	1d1a      	adds	r2, r3, #4
 8006308:	613a      	str	r2, [r7, #16]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <clmt_clust+0x42>
 8006314:	2300      	movs	r3, #0
 8006316:	e010      	b.n	800633a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	429a      	cmp	r2, r3
 800631e:	d307      	bcc.n	8006330 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	617b      	str	r3, [r7, #20]
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	3304      	adds	r3, #4
 800632c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800632e:	e7e9      	b.n	8006304 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8006330:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	4413      	add	r3, r2
}
 800633a:	4618      	mov	r0, r3
 800633c:	371c      	adds	r7, #28
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006346:	b580      	push	{r7, lr}
 8006348:	b086      	sub	sp, #24
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
 800634e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800635c:	d204      	bcs.n	8006368 <dir_sdi+0x22>
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <dir_sdi+0x26>
		return FR_INT_ERR;
 8006368:	2302      	movs	r3, #2
 800636a:	e071      	b.n	8006450 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	683a      	ldr	r2, [r7, #0]
 8006370:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d106      	bne.n	800638c <dir_sdi+0x46>
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	2b02      	cmp	r3, #2
 8006384:	d902      	bls.n	800638c <dir_sdi+0x46>
		clst = fs->dirbase;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800638a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10c      	bne.n	80063ac <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	8912      	ldrh	r2, [r2, #8]
 800639a:	4293      	cmp	r3, r2
 800639c:	d301      	bcc.n	80063a2 <dir_sdi+0x5c>
 800639e:	2302      	movs	r3, #2
 80063a0:	e056      	b.n	8006450 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	61da      	str	r2, [r3, #28]
 80063aa:	e02d      	b.n	8006408 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	895b      	ldrh	r3, [r3, #10]
 80063b0:	461a      	mov	r2, r3
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	899b      	ldrh	r3, [r3, #12]
 80063b6:	fb03 f302 	mul.w	r3, r3, r2
 80063ba:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80063bc:	e019      	b.n	80063f2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6979      	ldr	r1, [r7, #20]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff fca3 	bl	8005d0e <get_fat>
 80063c8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d0:	d101      	bne.n	80063d6 <dir_sdi+0x90>
 80063d2:	2301      	movs	r3, #1
 80063d4:	e03c      	b.n	8006450 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d904      	bls.n	80063e6 <dir_sdi+0xa0>
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d301      	bcc.n	80063ea <dir_sdi+0xa4>
 80063e6:	2302      	movs	r3, #2
 80063e8:	e032      	b.n	8006450 <dir_sdi+0x10a>
			ofs -= csz;
 80063ea:	683a      	ldr	r2, [r7, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d2e1      	bcs.n	80063be <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80063fa:	6979      	ldr	r1, [r7, #20]
 80063fc:	6938      	ldr	r0, [r7, #16]
 80063fe:	f7ff fc67 	bl	8005cd0 <clust2sect>
 8006402:	4602      	mov	r2, r0
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	697a      	ldr	r2, [r7, #20]
 800640c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	69db      	ldr	r3, [r3, #28]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d101      	bne.n	800641a <dir_sdi+0xd4>
 8006416:	2302      	movs	r3, #2
 8006418:	e01a      	b.n	8006450 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	69da      	ldr	r2, [r3, #28]
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	899b      	ldrh	r3, [r3, #12]
 8006422:	4619      	mov	r1, r3
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	fbb3 f3f1 	udiv	r3, r3, r1
 800642a:	441a      	add	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	899b      	ldrh	r3, [r3, #12]
 800643a:	461a      	mov	r2, r3
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006442:	fb02 f200 	mul.w	r2, r2, r0
 8006446:	1a9b      	subs	r3, r3, r2
 8006448:	18ca      	adds	r2, r1, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	3320      	adds	r3, #32
 800646e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <dir_next+0x28>
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800647e:	d301      	bcc.n	8006484 <dir_next+0x2c>
 8006480:	2304      	movs	r3, #4
 8006482:	e0bb      	b.n	80065fc <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	899b      	ldrh	r3, [r3, #12]
 8006488:	461a      	mov	r2, r3
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006490:	fb02 f201 	mul.w	r2, r2, r1
 8006494:	1a9b      	subs	r3, r3, r2
 8006496:	2b00      	cmp	r3, #0
 8006498:	f040 809d 	bne.w	80065d6 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	69db      	ldr	r3, [r3, #28]
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10b      	bne.n	80064c6 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	095b      	lsrs	r3, r3, #5
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	8912      	ldrh	r2, [r2, #8]
 80064b6:	4293      	cmp	r3, r2
 80064b8:	f0c0 808d 	bcc.w	80065d6 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	61da      	str	r2, [r3, #28]
 80064c2:	2304      	movs	r3, #4
 80064c4:	e09a      	b.n	80065fc <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	899b      	ldrh	r3, [r3, #12]
 80064ca:	461a      	mov	r2, r3
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	8952      	ldrh	r2, [r2, #10]
 80064d6:	3a01      	subs	r2, #1
 80064d8:	4013      	ands	r3, r2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d17b      	bne.n	80065d6 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	4619      	mov	r1, r3
 80064e6:	4610      	mov	r0, r2
 80064e8:	f7ff fc11 	bl	8005d0e <get_fat>
 80064ec:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d801      	bhi.n	80064f8 <dir_next+0xa0>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e081      	b.n	80065fc <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fe:	d101      	bne.n	8006504 <dir_next+0xac>
 8006500:	2301      	movs	r3, #1
 8006502:	e07b      	b.n	80065fc <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	697a      	ldr	r2, [r7, #20]
 800650a:	429a      	cmp	r2, r3
 800650c:	d359      	bcc.n	80065c2 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d104      	bne.n	800651e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	61da      	str	r2, [r3, #28]
 800651a:	2304      	movs	r3, #4
 800651c:	e06e      	b.n	80065fc <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	4619      	mov	r1, r3
 8006526:	4610      	mov	r0, r2
 8006528:	f7ff fe3d 	bl	80061a6 <create_chain>
 800652c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <dir_next+0xe0>
 8006534:	2307      	movs	r3, #7
 8006536:	e061      	b.n	80065fc <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	2b01      	cmp	r3, #1
 800653c:	d101      	bne.n	8006542 <dir_next+0xea>
 800653e:	2302      	movs	r3, #2
 8006540:	e05c      	b.n	80065fc <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006548:	d101      	bne.n	800654e <dir_next+0xf6>
 800654a:	2301      	movs	r3, #1
 800654c:	e056      	b.n	80065fc <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800654e:	68f8      	ldr	r0, [r7, #12]
 8006550:	f7ff fadc 	bl	8005b0c <sync_window>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <dir_next+0x106>
 800655a:	2301      	movs	r3, #1
 800655c:	e04e      	b.n	80065fc <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	899b      	ldrh	r3, [r3, #12]
 8006568:	461a      	mov	r2, r3
 800656a:	2100      	movs	r1, #0
 800656c:	f7ff f905 	bl	800577a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006570:	2300      	movs	r3, #0
 8006572:	613b      	str	r3, [r7, #16]
 8006574:	6979      	ldr	r1, [r7, #20]
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f7ff fbaa 	bl	8005cd0 <clust2sect>
 800657c:	4602      	mov	r2, r0
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	635a      	str	r2, [r3, #52]	; 0x34
 8006582:	e012      	b.n	80065aa <dir_next+0x152>
						fs->wflag = 1;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2201      	movs	r2, #1
 8006588:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f7ff fabe 	bl	8005b0c <sync_window>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <dir_next+0x142>
 8006596:	2301      	movs	r3, #1
 8006598:	e030      	b.n	80065fc <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	3301      	adds	r3, #1
 800659e:	613b      	str	r3, [r7, #16]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	635a      	str	r2, [r3, #52]	; 0x34
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	895b      	ldrh	r3, [r3, #10]
 80065ae:	461a      	mov	r2, r3
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d3e6      	bcc.n	8006584 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad2      	subs	r2, r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	697a      	ldr	r2, [r7, #20]
 80065c6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80065c8:	6979      	ldr	r1, [r7, #20]
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f7ff fb80 	bl	8005cd0 <clust2sect>
 80065d0:	4602      	mov	r2, r0
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	899b      	ldrh	r3, [r3, #12]
 80065e6:	461a      	mov	r2, r3
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80065ee:	fb02 f200 	mul.w	r2, r2, r0
 80065f2:	1a9b      	subs	r3, r3, r2
 80065f4:	18ca      	adds	r2, r1, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006614:	2100      	movs	r1, #0
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7ff fe95 	bl	8006346 <dir_sdi>
 800661c:	4603      	mov	r3, r0
 800661e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006620:	7dfb      	ldrb	r3, [r7, #23]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d12b      	bne.n	800667e <dir_alloc+0x7a>
		n = 0;
 8006626:	2300      	movs	r3, #0
 8006628:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	4619      	mov	r1, r3
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f7ff faaf 	bl	8005b94 <move_window>
 8006636:	4603      	mov	r3, r0
 8006638:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800663a:	7dfb      	ldrb	r3, [r7, #23]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d11d      	bne.n	800667c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a1b      	ldr	r3, [r3, #32]
 8006644:	781b      	ldrb	r3, [r3, #0]
 8006646:	2be5      	cmp	r3, #229	; 0xe5
 8006648:	d004      	beq.n	8006654 <dir_alloc+0x50>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d107      	bne.n	8006664 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	3301      	adds	r3, #1
 8006658:	613b      	str	r3, [r7, #16]
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	429a      	cmp	r2, r3
 8006660:	d102      	bne.n	8006668 <dir_alloc+0x64>
 8006662:	e00c      	b.n	800667e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006664:	2300      	movs	r3, #0
 8006666:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006668:	2101      	movs	r1, #1
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff fef4 	bl	8006458 <dir_next>
 8006670:	4603      	mov	r3, r0
 8006672:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006674:	7dfb      	ldrb	r3, [r7, #23]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0d7      	beq.n	800662a <dir_alloc+0x26>
 800667a:	e000      	b.n	800667e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800667c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800667e:	7dfb      	ldrb	r3, [r7, #23]
 8006680:	2b04      	cmp	r3, #4
 8006682:	d101      	bne.n	8006688 <dir_alloc+0x84>
 8006684:	2307      	movs	r3, #7
 8006686:	75fb      	strb	r3, [r7, #23]
	return res;
 8006688:	7dfb      	ldrb	r3, [r7, #23]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	331a      	adds	r3, #26
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7fe ffc7 	bl	8005634 <ld_word>
 80066a6:	4603      	mov	r3, r0
 80066a8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	2b03      	cmp	r3, #3
 80066b0:	d109      	bne.n	80066c6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	3314      	adds	r3, #20
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7fe ffbc 	bl	8005634 <ld_word>
 80066bc:	4603      	mov	r3, r0
 80066be:	041b      	lsls	r3, r3, #16
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80066c6:	68fb      	ldr	r3, [r7, #12]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	331a      	adds	r3, #26
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	b292      	uxth	r2, r2
 80066e4:	4611      	mov	r1, r2
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fe ffdf 	bl	80056aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	2b03      	cmp	r3, #3
 80066f2:	d109      	bne.n	8006708 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	f103 0214 	add.w	r2, r3, #20
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	b29b      	uxth	r3, r3
 8006700:	4619      	mov	r1, r3
 8006702:	4610      	mov	r0, r2
 8006704:	f7fe ffd1 	bl	80056aa <st_word>
	}
}
 8006708:	bf00      	nop
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8006710:	b590      	push	{r4, r7, lr}
 8006712:	b087      	sub	sp, #28
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	331a      	adds	r3, #26
 800671e:	4618      	mov	r0, r3
 8006720:	f7fe ff88 	bl	8005634 <ld_word>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <cmp_lfn+0x1e>
 800672a:	2300      	movs	r3, #0
 800672c:	e059      	b.n	80067e2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006736:	1e5a      	subs	r2, r3, #1
 8006738:	4613      	mov	r3, r2
 800673a:	005b      	lsls	r3, r3, #1
 800673c:	4413      	add	r3, r2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	4413      	add	r3, r2
 8006742:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006744:	2301      	movs	r3, #1
 8006746:	81fb      	strh	r3, [r7, #14]
 8006748:	2300      	movs	r3, #0
 800674a:	613b      	str	r3, [r7, #16]
 800674c:	e033      	b.n	80067b6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800674e:	4a27      	ldr	r2, [pc, #156]	; (80067ec <cmp_lfn+0xdc>)
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	4413      	add	r3, r2
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	461a      	mov	r2, r3
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	4413      	add	r3, r2
 800675c:	4618      	mov	r0, r3
 800675e:	f7fe ff69 	bl	8005634 <ld_word>
 8006762:	4603      	mov	r3, r0
 8006764:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8006766:	89fb      	ldrh	r3, [r7, #14]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d01a      	beq.n	80067a2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	2bfe      	cmp	r3, #254	; 0xfe
 8006770:	d812      	bhi.n	8006798 <cmp_lfn+0x88>
 8006772:	89bb      	ldrh	r3, [r7, #12]
 8006774:	4618      	mov	r0, r3
 8006776:	f001 fdbd 	bl	80082f4 <ff_wtoupper>
 800677a:	4603      	mov	r3, r0
 800677c:	461c      	mov	r4, r3
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	617a      	str	r2, [r7, #20]
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	4413      	add	r3, r2
 800678a:	881b      	ldrh	r3, [r3, #0]
 800678c:	4618      	mov	r0, r3
 800678e:	f001 fdb1 	bl	80082f4 <ff_wtoupper>
 8006792:	4603      	mov	r3, r0
 8006794:	429c      	cmp	r4, r3
 8006796:	d001      	beq.n	800679c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006798:	2300      	movs	r3, #0
 800679a:	e022      	b.n	80067e2 <cmp_lfn+0xd2>
			}
			wc = uc;
 800679c:	89bb      	ldrh	r3, [r7, #12]
 800679e:	81fb      	strh	r3, [r7, #14]
 80067a0:	e006      	b.n	80067b0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80067a2:	89bb      	ldrh	r3, [r7, #12]
 80067a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d001      	beq.n	80067b0 <cmp_lfn+0xa0>
 80067ac:	2300      	movs	r3, #0
 80067ae:	e018      	b.n	80067e2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	3301      	adds	r3, #1
 80067b4:	613b      	str	r3, [r7, #16]
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	2b0c      	cmp	r3, #12
 80067ba:	d9c8      	bls.n	800674e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00b      	beq.n	80067e0 <cmp_lfn+0xd0>
 80067c8:	89fb      	ldrh	r3, [r7, #14]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d008      	beq.n	80067e0 <cmp_lfn+0xd0>
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	005b      	lsls	r3, r3, #1
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	4413      	add	r3, r2
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <cmp_lfn+0xd0>
 80067dc:	2300      	movs	r3, #0
 80067de:	e000      	b.n	80067e2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80067e0:	2301      	movs	r3, #1
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	371c      	adds	r7, #28
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd90      	pop	{r4, r7, pc}
 80067ea:	bf00      	nop
 80067ec:	08008e48 	.word	0x08008e48

080067f0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b088      	sub	sp, #32
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	4611      	mov	r1, r2
 80067fc:	461a      	mov	r2, r3
 80067fe:	460b      	mov	r3, r1
 8006800:	71fb      	strb	r3, [r7, #7]
 8006802:	4613      	mov	r3, r2
 8006804:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	330d      	adds	r3, #13
 800680a:	79ba      	ldrb	r2, [r7, #6]
 800680c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	330b      	adds	r3, #11
 8006812:	220f      	movs	r2, #15
 8006814:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	330c      	adds	r3, #12
 800681a:	2200      	movs	r2, #0
 800681c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	331a      	adds	r3, #26
 8006822:	2100      	movs	r1, #0
 8006824:	4618      	mov	r0, r3
 8006826:	f7fe ff40 	bl	80056aa <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800682a:	79fb      	ldrb	r3, [r7, #7]
 800682c:	1e5a      	subs	r2, r3, #1
 800682e:	4613      	mov	r3, r2
 8006830:	005b      	lsls	r3, r3, #1
 8006832:	4413      	add	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800683a:	2300      	movs	r3, #0
 800683c:	82fb      	strh	r3, [r7, #22]
 800683e:	2300      	movs	r3, #0
 8006840:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8006842:	8afb      	ldrh	r3, [r7, #22]
 8006844:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006848:	4293      	cmp	r3, r2
 800684a:	d007      	beq.n	800685c <put_lfn+0x6c>
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	1c5a      	adds	r2, r3, #1
 8006850:	61fa      	str	r2, [r7, #28]
 8006852:	005b      	lsls	r3, r3, #1
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	4413      	add	r3, r2
 8006858:	881b      	ldrh	r3, [r3, #0]
 800685a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800685c:	4a17      	ldr	r2, [pc, #92]	; (80068bc <put_lfn+0xcc>)
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	4413      	add	r3, r2
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	461a      	mov	r2, r3
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	4413      	add	r3, r2
 800686a:	8afa      	ldrh	r2, [r7, #22]
 800686c:	4611      	mov	r1, r2
 800686e:	4618      	mov	r0, r3
 8006870:	f7fe ff1b 	bl	80056aa <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006874:	8afb      	ldrh	r3, [r7, #22]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d102      	bne.n	8006880 <put_lfn+0x90>
 800687a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800687e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	3301      	adds	r3, #1
 8006884:	61bb      	str	r3, [r7, #24]
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	2b0c      	cmp	r3, #12
 800688a:	d9da      	bls.n	8006842 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800688c:	8afb      	ldrh	r3, [r7, #22]
 800688e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006892:	4293      	cmp	r3, r2
 8006894:	d006      	beq.n	80068a4 <put_lfn+0xb4>
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	4413      	add	r3, r2
 800689e:	881b      	ldrh	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d103      	bne.n	80068ac <put_lfn+0xbc>
 80068a4:	79fb      	ldrb	r3, [r7, #7]
 80068a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068aa:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	79fa      	ldrb	r2, [r7, #7]
 80068b0:	701a      	strb	r2, [r3, #0]
}
 80068b2:	bf00      	nop
 80068b4:	3720      	adds	r7, #32
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	08008e48 	.word	0x08008e48

080068c0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b08c      	sub	sp, #48	; 0x30
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
 80068cc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80068ce:	220b      	movs	r2, #11
 80068d0:	68b9      	ldr	r1, [r7, #8]
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f7fe ff30 	bl	8005738 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	2b05      	cmp	r3, #5
 80068dc:	d92b      	bls.n	8006936 <gen_numname+0x76>
		sr = seq;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80068e2:	e022      	b.n	800692a <gen_numname+0x6a>
			wc = *lfn++;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	1c9a      	adds	r2, r3, #2
 80068e8:	607a      	str	r2, [r7, #4]
 80068ea:	881b      	ldrh	r3, [r3, #0]
 80068ec:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80068ee:	2300      	movs	r3, #0
 80068f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80068f2:	e017      	b.n	8006924 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	005a      	lsls	r2, r3, #1
 80068f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	4413      	add	r3, r2
 8006900:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006902:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006904:	085b      	lsrs	r3, r3, #1
 8006906:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d005      	beq.n	800691e <gen_numname+0x5e>
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006918:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800691c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800691e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006920:	3301      	adds	r3, #1
 8006922:	62bb      	str	r3, [r7, #40]	; 0x28
 8006924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006926:	2b0f      	cmp	r3, #15
 8006928:	d9e4      	bls.n	80068f4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	881b      	ldrh	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1d8      	bne.n	80068e4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006936:	2307      	movs	r3, #7
 8006938:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	b2db      	uxtb	r3, r3
 800693e:	f003 030f 	and.w	r3, r3, #15
 8006942:	b2db      	uxtb	r3, r3
 8006944:	3330      	adds	r3, #48	; 0x30
 8006946:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800694a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800694e:	2b39      	cmp	r3, #57	; 0x39
 8006950:	d904      	bls.n	800695c <gen_numname+0x9c>
 8006952:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006956:	3307      	adds	r3, #7
 8006958:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800695c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695e:	1e5a      	subs	r2, r3, #1
 8006960:	62ba      	str	r2, [r7, #40]	; 0x28
 8006962:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006966:	4413      	add	r3, r2
 8006968:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800696c:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	091b      	lsrs	r3, r3, #4
 8006974:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1de      	bne.n	800693a <gen_numname+0x7a>
	ns[i] = '~';
 800697c:	f107 0214 	add.w	r2, r7, #20
 8006980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006982:	4413      	add	r3, r2
 8006984:	227e      	movs	r2, #126	; 0x7e
 8006986:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006988:	2300      	movs	r3, #0
 800698a:	627b      	str	r3, [r7, #36]	; 0x24
 800698c:	e002      	b.n	8006994 <gen_numname+0xd4>
 800698e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006990:	3301      	adds	r3, #1
 8006992:	627b      	str	r3, [r7, #36]	; 0x24
 8006994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006998:	429a      	cmp	r2, r3
 800699a:	d205      	bcs.n	80069a8 <gen_numname+0xe8>
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a0:	4413      	add	r3, r2
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	d1f2      	bne.n	800698e <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80069a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069aa:	2b07      	cmp	r3, #7
 80069ac:	d808      	bhi.n	80069c0 <gen_numname+0x100>
 80069ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b0:	1c5a      	adds	r2, r3, #1
 80069b2:	62ba      	str	r2, [r7, #40]	; 0x28
 80069b4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80069b8:	4413      	add	r3, r2
 80069ba:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80069be:	e000      	b.n	80069c2 <gen_numname+0x102>
 80069c0:	2120      	movs	r1, #32
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c4:	1c5a      	adds	r2, r3, #1
 80069c6:	627a      	str	r2, [r7, #36]	; 0x24
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	4413      	add	r3, r2
 80069cc:	460a      	mov	r2, r1
 80069ce:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80069d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d2:	2b07      	cmp	r3, #7
 80069d4:	d9e8      	bls.n	80069a8 <gen_numname+0xe8>
}
 80069d6:	bf00      	nop
 80069d8:	3730      	adds	r7, #48	; 0x30
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80069de:	b480      	push	{r7}
 80069e0:	b085      	sub	sp, #20
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80069e6:	2300      	movs	r3, #0
 80069e8:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80069ea:	230b      	movs	r3, #11
 80069ec:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	0852      	lsrs	r2, r2, #1
 80069f4:	01db      	lsls	r3, r3, #7
 80069f6:	4313      	orrs	r3, r2
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	1c59      	adds	r1, r3, #1
 80069fe:	6079      	str	r1, [r7, #4]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	4413      	add	r3, r2
 8006a04:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	60bb      	str	r3, [r7, #8]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1ed      	bne.n	80069ee <sum_sfn+0x10>
	return sum;
 8006a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3714      	adds	r7, #20
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006a2e:	2100      	movs	r1, #0
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7ff fc88 	bl	8006346 <dir_sdi>
 8006a36:	4603      	mov	r3, r0
 8006a38:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d001      	beq.n	8006a44 <dir_find+0x24>
 8006a40:	7dfb      	ldrb	r3, [r7, #23]
 8006a42:	e0a9      	b.n	8006b98 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006a44:	23ff      	movs	r3, #255	; 0xff
 8006a46:	753b      	strb	r3, [r7, #20]
 8006a48:	7d3b      	ldrb	r3, [r7, #20]
 8006a4a:	757b      	strb	r3, [r7, #21]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a52:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	69db      	ldr	r3, [r3, #28]
 8006a58:	4619      	mov	r1, r3
 8006a5a:	6938      	ldr	r0, [r7, #16]
 8006a5c:	f7ff f89a 	bl	8005b94 <move_window>
 8006a60:	4603      	mov	r3, r0
 8006a62:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006a64:	7dfb      	ldrb	r3, [r7, #23]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f040 8090 	bne.w	8006b8c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006a74:	7dbb      	ldrb	r3, [r7, #22]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d102      	bne.n	8006a80 <dir_find+0x60>
 8006a7a:	2304      	movs	r3, #4
 8006a7c:	75fb      	strb	r3, [r7, #23]
 8006a7e:	e08a      	b.n	8006b96 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a1b      	ldr	r3, [r3, #32]
 8006a84:	330b      	adds	r3, #11
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a8c:	73fb      	strb	r3, [r7, #15]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	7bfa      	ldrb	r2, [r7, #15]
 8006a92:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006a94:	7dbb      	ldrb	r3, [r7, #22]
 8006a96:	2be5      	cmp	r3, #229	; 0xe5
 8006a98:	d007      	beq.n	8006aaa <dir_find+0x8a>
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	f003 0308 	and.w	r3, r3, #8
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d009      	beq.n	8006ab8 <dir_find+0x98>
 8006aa4:	7bfb      	ldrb	r3, [r7, #15]
 8006aa6:	2b0f      	cmp	r3, #15
 8006aa8:	d006      	beq.n	8006ab8 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006aaa:	23ff      	movs	r3, #255	; 0xff
 8006aac:	757b      	strb	r3, [r7, #21]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab4:	631a      	str	r2, [r3, #48]	; 0x30
 8006ab6:	e05e      	b.n	8006b76 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	2b0f      	cmp	r3, #15
 8006abc:	d136      	bne.n	8006b2c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d154      	bne.n	8006b76 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006acc:	7dbb      	ldrb	r3, [r7, #22]
 8006ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00d      	beq.n	8006af2 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	7b5b      	ldrb	r3, [r3, #13]
 8006adc:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8006ade:	7dbb      	ldrb	r3, [r7, #22]
 8006ae0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ae4:	75bb      	strb	r3, [r7, #22]
 8006ae6:	7dbb      	ldrb	r3, [r7, #22]
 8006ae8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	695a      	ldr	r2, [r3, #20]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006af2:	7dba      	ldrb	r2, [r7, #22]
 8006af4:	7d7b      	ldrb	r3, [r7, #21]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d115      	bne.n	8006b26 <dir_find+0x106>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	330d      	adds	r3, #13
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	7d3a      	ldrb	r2, [r7, #20]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d10e      	bne.n	8006b26 <dir_find+0x106>
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	691a      	ldr	r2, [r3, #16]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	4619      	mov	r1, r3
 8006b12:	4610      	mov	r0, r2
 8006b14:	f7ff fdfc 	bl	8006710 <cmp_lfn>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d003      	beq.n	8006b26 <dir_find+0x106>
 8006b1e:	7d7b      	ldrb	r3, [r7, #21]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	e000      	b.n	8006b28 <dir_find+0x108>
 8006b26:	23ff      	movs	r3, #255	; 0xff
 8006b28:	757b      	strb	r3, [r7, #21]
 8006b2a:	e024      	b.n	8006b76 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006b2c:	7d7b      	ldrb	r3, [r7, #21]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d109      	bne.n	8006b46 <dir_find+0x126>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7ff ff51 	bl	80069de <sum_sfn>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	461a      	mov	r2, r3
 8006b40:	7d3b      	ldrb	r3, [r7, #20]
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d024      	beq.n	8006b90 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d10a      	bne.n	8006b6a <dir_find+0x14a>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a18      	ldr	r0, [r3, #32]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	3324      	adds	r3, #36	; 0x24
 8006b5c:	220b      	movs	r2, #11
 8006b5e:	4619      	mov	r1, r3
 8006b60:	f7fe fe25 	bl	80057ae <mem_cmp>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d014      	beq.n	8006b94 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006b6a:	23ff      	movs	r3, #255	; 0xff
 8006b6c:	757b      	strb	r3, [r7, #21]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f04f 32ff 	mov.w	r2, #4294967295
 8006b74:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006b76:	2100      	movs	r1, #0
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7ff fc6d 	bl	8006458 <dir_next>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006b82:	7dfb      	ldrb	r3, [r7, #23]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f43f af65 	beq.w	8006a54 <dir_find+0x34>
 8006b8a:	e004      	b.n	8006b96 <dir_find+0x176>
		if (res != FR_OK) break;
 8006b8c:	bf00      	nop
 8006b8e:	e002      	b.n	8006b96 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006b90:	bf00      	nop
 8006b92:	e000      	b.n	8006b96 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006b94:	bf00      	nop

	return res;
 8006b96:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3718      	adds	r7, #24
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08c      	sub	sp, #48	; 0x30
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006bb4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d001      	beq.n	8006bc0 <dir_register+0x20>
 8006bbc:	2306      	movs	r3, #6
 8006bbe:	e0e0      	b.n	8006d82 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bc4:	e002      	b.n	8006bcc <dir_register+0x2c>
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc8:	3301      	adds	r3, #1
 8006bca:	627b      	str	r3, [r7, #36]	; 0x24
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	691a      	ldr	r2, [r3, #16]
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd2:	005b      	lsls	r3, r3, #1
 8006bd4:	4413      	add	r3, r2
 8006bd6:	881b      	ldrh	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d1f4      	bne.n	8006bc6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8006be2:	f107 030c 	add.w	r3, r7, #12
 8006be6:	220c      	movs	r2, #12
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fe fda5 	bl	8005738 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006bee:	7dfb      	ldrb	r3, [r7, #23]
 8006bf0:	f003 0301 	and.w	r3, r3, #1
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d032      	beq.n	8006c5e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2240      	movs	r2, #64	; 0x40
 8006bfc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8006c00:	2301      	movs	r3, #1
 8006c02:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c04:	e016      	b.n	8006c34 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	691a      	ldr	r2, [r3, #16]
 8006c10:	f107 010c 	add.w	r1, r7, #12
 8006c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c16:	f7ff fe53 	bl	80068c0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7ff ff00 	bl	8006a20 <dir_find>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8006c26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d106      	bne.n	8006c3c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8006c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c30:	3301      	adds	r3, #1
 8006c32:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c36:	2b63      	cmp	r3, #99	; 0x63
 8006c38:	d9e5      	bls.n	8006c06 <dir_register+0x66>
 8006c3a:	e000      	b.n	8006c3e <dir_register+0x9e>
			if (res != FR_OK) break;
 8006c3c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c40:	2b64      	cmp	r3, #100	; 0x64
 8006c42:	d101      	bne.n	8006c48 <dir_register+0xa8>
 8006c44:	2307      	movs	r3, #7
 8006c46:	e09c      	b.n	8006d82 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006c48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	d002      	beq.n	8006c56 <dir_register+0xb6>
 8006c50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c54:	e095      	b.n	8006d82 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006c56:	7dfa      	ldrb	r2, [r7, #23]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8006c5e:	7dfb      	ldrb	r3, [r7, #23]
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d007      	beq.n	8006c78 <dir_register+0xd8>
 8006c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6a:	330c      	adds	r3, #12
 8006c6c:	4a47      	ldr	r2, [pc, #284]	; (8006d8c <dir_register+0x1ec>)
 8006c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c72:	089b      	lsrs	r3, r3, #2
 8006c74:	3301      	adds	r3, #1
 8006c76:	e000      	b.n	8006c7a <dir_register+0xda>
 8006c78:	2301      	movs	r3, #1
 8006c7a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006c7c:	6a39      	ldr	r1, [r7, #32]
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f7ff fcc0 	bl	8006604 <dir_alloc>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006c8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d148      	bne.n	8006d24 <dir_register+0x184>
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	623b      	str	r3, [r7, #32]
 8006c98:	6a3b      	ldr	r3, [r7, #32]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d042      	beq.n	8006d24 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	695a      	ldr	r2, [r3, #20]
 8006ca2:	6a3b      	ldr	r3, [r7, #32]
 8006ca4:	015b      	lsls	r3, r3, #5
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	4619      	mov	r1, r3
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7ff fb4b 	bl	8006346 <dir_sdi>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006cb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d132      	bne.n	8006d24 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	3324      	adds	r3, #36	; 0x24
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7ff fe8b 	bl	80069de <sum_sfn>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	69db      	ldr	r3, [r3, #28]
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	69f8      	ldr	r0, [r7, #28]
 8006cd4:	f7fe ff5e 	bl	8005b94 <move_window>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8006cde:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d11d      	bne.n	8006d22 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	6918      	ldr	r0, [r3, #16]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a19      	ldr	r1, [r3, #32]
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	b2da      	uxtb	r2, r3
 8006cf2:	7efb      	ldrb	r3, [r7, #27]
 8006cf4:	f7ff fd7c 	bl	80067f0 <put_lfn>
				fs->wflag = 1;
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8006cfe:	2100      	movs	r1, #0
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f7ff fba9 	bl	8006458 <dir_next>
 8006d06:	4603      	mov	r3, r0
 8006d08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8006d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d107      	bne.n	8006d24 <dir_register+0x184>
 8006d14:	6a3b      	ldr	r3, [r7, #32]
 8006d16:	3b01      	subs	r3, #1
 8006d18:	623b      	str	r3, [r7, #32]
 8006d1a:	6a3b      	ldr	r3, [r7, #32]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1d5      	bne.n	8006ccc <dir_register+0x12c>
 8006d20:	e000      	b.n	8006d24 <dir_register+0x184>
				if (res != FR_OK) break;
 8006d22:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006d24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d128      	bne.n	8006d7e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	69db      	ldr	r3, [r3, #28]
 8006d30:	4619      	mov	r1, r3
 8006d32:	69f8      	ldr	r0, [r7, #28]
 8006d34:	f7fe ff2e 	bl	8005b94 <move_window>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006d3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d11b      	bne.n	8006d7e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7fe fd13 	bl	800577a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a18      	ldr	r0, [r3, #32]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	3324      	adds	r3, #36	; 0x24
 8006d5c:	220b      	movs	r2, #11
 8006d5e:	4619      	mov	r1, r3
 8006d60:	f7fe fcea 	bl	8005738 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	330c      	adds	r3, #12
 8006d70:	f002 0218 	and.w	r2, r2, #24
 8006d74:	b2d2      	uxtb	r2, r2
 8006d76:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006d7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3730      	adds	r7, #48	; 0x30
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	4ec4ec4f 	.word	0x4ec4ec4f

08006d90 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b08a      	sub	sp, #40	; 0x28
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	613b      	str	r3, [r7, #16]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	2300      	movs	r3, #0
 8006daa:	617b      	str	r3, [r7, #20]
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	1c5a      	adds	r2, r3, #1
 8006db4:	61ba      	str	r2, [r7, #24]
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4413      	add	r3, r2
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8006dbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dc0:	2b1f      	cmp	r3, #31
 8006dc2:	d940      	bls.n	8006e46 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006dc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dc6:	2b2f      	cmp	r3, #47	; 0x2f
 8006dc8:	d006      	beq.n	8006dd8 <create_name+0x48>
 8006dca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dcc:	2b5c      	cmp	r3, #92	; 0x5c
 8006dce:	d110      	bne.n	8006df2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006dd0:	e002      	b.n	8006dd8 <create_name+0x48>
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	61bb      	str	r3, [r7, #24]
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	4413      	add	r3, r2
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	2b2f      	cmp	r3, #47	; 0x2f
 8006de2:	d0f6      	beq.n	8006dd2 <create_name+0x42>
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	4413      	add	r3, r2
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	2b5c      	cmp	r3, #92	; 0x5c
 8006dee:	d0f0      	beq.n	8006dd2 <create_name+0x42>
			break;
 8006df0:	e02a      	b.n	8006e48 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	2bfe      	cmp	r3, #254	; 0xfe
 8006df6:	d901      	bls.n	8006dfc <create_name+0x6c>
 8006df8:	2306      	movs	r3, #6
 8006dfa:	e177      	b.n	80070ec <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006dfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006e02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e04:	2101      	movs	r1, #1
 8006e06:	4618      	mov	r0, r3
 8006e08:	f001 fa38 	bl	800827c <ff_convert>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006e10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d101      	bne.n	8006e1a <create_name+0x8a>
 8006e16:	2306      	movs	r3, #6
 8006e18:	e168      	b.n	80070ec <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006e1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e1c:	2b7f      	cmp	r3, #127	; 0x7f
 8006e1e:	d809      	bhi.n	8006e34 <create_name+0xa4>
 8006e20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e22:	4619      	mov	r1, r3
 8006e24:	48b3      	ldr	r0, [pc, #716]	; (80070f4 <create_name+0x364>)
 8006e26:	f7fe fce9 	bl	80057fc <chk_chr>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <create_name+0xa4>
 8006e30:	2306      	movs	r3, #6
 8006e32:	e15b      	b.n	80070ec <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	617a      	str	r2, [r7, #20]
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	4413      	add	r3, r2
 8006e40:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006e42:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006e44:	e7b4      	b.n	8006db0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006e46:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006e48:	693a      	ldr	r2, [r7, #16]
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	441a      	add	r2, r3
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006e52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e54:	2b1f      	cmp	r3, #31
 8006e56:	d801      	bhi.n	8006e5c <create_name+0xcc>
 8006e58:	2304      	movs	r3, #4
 8006e5a:	e000      	b.n	8006e5e <create_name+0xce>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006e62:	e011      	b.n	8006e88 <create_name+0xf8>
		w = lfn[di - 1];
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	005b      	lsls	r3, r3, #1
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	4413      	add	r3, r2
 8006e72:	881b      	ldrh	r3, [r3, #0]
 8006e74:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8006e76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e78:	2b20      	cmp	r3, #32
 8006e7a:	d002      	beq.n	8006e82 <create_name+0xf2>
 8006e7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e7e:	2b2e      	cmp	r3, #46	; 0x2e
 8006e80:	d106      	bne.n	8006e90 <create_name+0x100>
		di--;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	3b01      	subs	r3, #1
 8006e86:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1ea      	bne.n	8006e64 <create_name+0xd4>
 8006e8e:	e000      	b.n	8006e92 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006e90:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	005b      	lsls	r3, r3, #1
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	4413      	add	r3, r2
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d101      	bne.n	8006ea8 <create_name+0x118>
 8006ea4:	2306      	movs	r3, #6
 8006ea6:	e121      	b.n	80070ec <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	3324      	adds	r3, #36	; 0x24
 8006eac:	220b      	movs	r2, #11
 8006eae:	2120      	movs	r1, #32
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fe fc62 	bl	800577a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	61bb      	str	r3, [r7, #24]
 8006eba:	e002      	b.n	8006ec2 <create_name+0x132>
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	61bb      	str	r3, [r7, #24]
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	005b      	lsls	r3, r3, #1
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	4413      	add	r3, r2
 8006eca:	881b      	ldrh	r3, [r3, #0]
 8006ecc:	2b20      	cmp	r3, #32
 8006ece:	d0f5      	beq.n	8006ebc <create_name+0x12c>
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	005b      	lsls	r3, r3, #1
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	881b      	ldrh	r3, [r3, #0]
 8006eda:	2b2e      	cmp	r3, #46	; 0x2e
 8006edc:	d0ee      	beq.n	8006ebc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d009      	beq.n	8006ef8 <create_name+0x168>
 8006ee4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ee8:	f043 0303 	orr.w	r3, r3, #3
 8006eec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006ef0:	e002      	b.n	8006ef8 <create_name+0x168>
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	617b      	str	r3, [r7, #20]
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d009      	beq.n	8006f12 <create_name+0x182>
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006f04:	3b01      	subs	r3, #1
 8006f06:	005b      	lsls	r3, r3, #1
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	881b      	ldrh	r3, [r3, #0]
 8006f0e:	2b2e      	cmp	r3, #46	; 0x2e
 8006f10:	d1ef      	bne.n	8006ef2 <create_name+0x162>

	i = b = 0; ni = 8;
 8006f12:	2300      	movs	r3, #0
 8006f14:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006f18:	2300      	movs	r3, #0
 8006f1a:	623b      	str	r3, [r7, #32]
 8006f1c:	2308      	movs	r3, #8
 8006f1e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	1c5a      	adds	r2, r3, #1
 8006f24:	61ba      	str	r2, [r7, #24]
 8006f26:	005b      	lsls	r3, r3, #1
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	881b      	ldrh	r3, [r3, #0]
 8006f2e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006f30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 8090 	beq.w	8007058 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006f38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f3a:	2b20      	cmp	r3, #32
 8006f3c:	d006      	beq.n	8006f4c <create_name+0x1bc>
 8006f3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f40:	2b2e      	cmp	r3, #46	; 0x2e
 8006f42:	d10a      	bne.n	8006f5a <create_name+0x1ca>
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d006      	beq.n	8006f5a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f50:	f043 0303 	orr.w	r3, r3, #3
 8006f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f58:	e07d      	b.n	8007056 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006f5a:	6a3a      	ldr	r2, [r7, #32]
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d203      	bcs.n	8006f6a <create_name+0x1da>
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d123      	bne.n	8006fb2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	2b0b      	cmp	r3, #11
 8006f6e:	d106      	bne.n	8006f7e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006f70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f74:	f043 0303 	orr.w	r3, r3, #3
 8006f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f7c:	e06f      	b.n	800705e <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d005      	beq.n	8006f92 <create_name+0x202>
 8006f86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f8a:	f043 0303 	orr.w	r3, r3, #3
 8006f8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d860      	bhi.n	800705c <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	61bb      	str	r3, [r7, #24]
 8006f9e:	2308      	movs	r3, #8
 8006fa0:	623b      	str	r3, [r7, #32]
 8006fa2:	230b      	movs	r3, #11
 8006fa4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006fa6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006fb0:	e051      	b.n	8007056 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006fb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fb4:	2b7f      	cmp	r3, #127	; 0x7f
 8006fb6:	d914      	bls.n	8006fe2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006fb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fba:	2100      	movs	r1, #0
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f001 f95d 	bl	800827c <ff_convert>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006fc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d004      	beq.n	8006fd6 <create_name+0x246>
 8006fcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fce:	3b80      	subs	r3, #128	; 0x80
 8006fd0:	4a49      	ldr	r2, [pc, #292]	; (80070f8 <create_name+0x368>)
 8006fd2:	5cd3      	ldrb	r3, [r2, r3]
 8006fd4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fda:	f043 0302 	orr.w	r3, r3, #2
 8006fde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d007      	beq.n	8006ff8 <create_name+0x268>
 8006fe8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fea:	4619      	mov	r1, r3
 8006fec:	4843      	ldr	r0, [pc, #268]	; (80070fc <create_name+0x36c>)
 8006fee:	f7fe fc05 	bl	80057fc <chk_chr>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d008      	beq.n	800700a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006ff8:	235f      	movs	r3, #95	; 0x5f
 8006ffa:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007000:	f043 0303 	orr.w	r3, r3, #3
 8007004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007008:	e01b      	b.n	8007042 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800700a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800700c:	2b40      	cmp	r3, #64	; 0x40
 800700e:	d909      	bls.n	8007024 <create_name+0x294>
 8007010:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007012:	2b5a      	cmp	r3, #90	; 0x5a
 8007014:	d806      	bhi.n	8007024 <create_name+0x294>
					b |= 2;
 8007016:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800701a:	f043 0302 	orr.w	r3, r3, #2
 800701e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007022:	e00e      	b.n	8007042 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007024:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007026:	2b60      	cmp	r3, #96	; 0x60
 8007028:	d90b      	bls.n	8007042 <create_name+0x2b2>
 800702a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800702c:	2b7a      	cmp	r3, #122	; 0x7a
 800702e:	d808      	bhi.n	8007042 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8007030:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007034:	f043 0301 	orr.w	r3, r3, #1
 8007038:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800703c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800703e:	3b20      	subs	r3, #32
 8007040:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	1c5a      	adds	r2, r3, #1
 8007046:	623a      	str	r2, [r7, #32]
 8007048:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800704a:	b2d1      	uxtb	r1, r2
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	4413      	add	r3, r2
 8007050:	460a      	mov	r2, r1
 8007052:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8007056:	e763      	b.n	8006f20 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8007058:	bf00      	nop
 800705a:	e000      	b.n	800705e <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800705c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007064:	2be5      	cmp	r3, #229	; 0xe5
 8007066:	d103      	bne.n	8007070 <create_name+0x2e0>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2205      	movs	r2, #5
 800706c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	2b08      	cmp	r3, #8
 8007074:	d104      	bne.n	8007080 <create_name+0x2f0>
 8007076:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8007080:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007084:	f003 030c 	and.w	r3, r3, #12
 8007088:	2b0c      	cmp	r3, #12
 800708a:	d005      	beq.n	8007098 <create_name+0x308>
 800708c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007090:	f003 0303 	and.w	r3, r3, #3
 8007094:	2b03      	cmp	r3, #3
 8007096:	d105      	bne.n	80070a4 <create_name+0x314>
 8007098:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800709c:	f043 0302 	orr.w	r3, r3, #2
 80070a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80070a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d117      	bne.n	80070e0 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80070b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d105      	bne.n	80070c8 <create_name+0x338>
 80070bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070c0:	f043 0310 	orr.w	r3, r3, #16
 80070c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80070c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80070cc:	f003 030c 	and.w	r3, r3, #12
 80070d0:	2b04      	cmp	r3, #4
 80070d2:	d105      	bne.n	80070e0 <create_name+0x350>
 80070d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070d8:	f043 0308 	orr.w	r3, r3, #8
 80070dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80070e6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80070ea:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3728      	adds	r7, #40	; 0x28
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	08008d68 	.word	0x08008d68
 80070f8:	08008dc8 	.word	0x08008dc8
 80070fc:	08008d74 	.word	0x08008d74

08007100 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007114:	e002      	b.n	800711c <follow_path+0x1c>
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	3301      	adds	r3, #1
 800711a:	603b      	str	r3, [r7, #0]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	2b2f      	cmp	r3, #47	; 0x2f
 8007122:	d0f8      	beq.n	8007116 <follow_path+0x16>
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	2b5c      	cmp	r3, #92	; 0x5c
 800712a:	d0f4      	beq.n	8007116 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	2200      	movs	r2, #0
 8007130:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	2b1f      	cmp	r3, #31
 8007138:	d80a      	bhi.n	8007150 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2280      	movs	r2, #128	; 0x80
 800713e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007142:	2100      	movs	r1, #0
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f7ff f8fe 	bl	8006346 <dir_sdi>
 800714a:	4603      	mov	r3, r0
 800714c:	75fb      	strb	r3, [r7, #23]
 800714e:	e048      	b.n	80071e2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007150:	463b      	mov	r3, r7
 8007152:	4619      	mov	r1, r3
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f7ff fe1b 	bl	8006d90 <create_name>
 800715a:	4603      	mov	r3, r0
 800715c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800715e:	7dfb      	ldrb	r3, [r7, #23]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d139      	bne.n	80071d8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f7ff fc5b 	bl	8006a20 <dir_find>
 800716a:	4603      	mov	r3, r0
 800716c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007174:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007176:	7dfb      	ldrb	r3, [r7, #23]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00a      	beq.n	8007192 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800717c:	7dfb      	ldrb	r3, [r7, #23]
 800717e:	2b04      	cmp	r3, #4
 8007180:	d12c      	bne.n	80071dc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007182:	7afb      	ldrb	r3, [r7, #11]
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d127      	bne.n	80071dc <follow_path+0xdc>
 800718c:	2305      	movs	r3, #5
 800718e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007190:	e024      	b.n	80071dc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007192:	7afb      	ldrb	r3, [r7, #11]
 8007194:	f003 0304 	and.w	r3, r3, #4
 8007198:	2b00      	cmp	r3, #0
 800719a:	d121      	bne.n	80071e0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	799b      	ldrb	r3, [r3, #6]
 80071a0:	f003 0310 	and.w	r3, r3, #16
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d102      	bne.n	80071ae <follow_path+0xae>
				res = FR_NO_PATH; break;
 80071a8:	2305      	movs	r3, #5
 80071aa:	75fb      	strb	r3, [r7, #23]
 80071ac:	e019      	b.n	80071e2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	8992      	ldrh	r2, [r2, #12]
 80071bc:	fbb3 f0f2 	udiv	r0, r3, r2
 80071c0:	fb02 f200 	mul.w	r2, r2, r0
 80071c4:	1a9b      	subs	r3, r3, r2
 80071c6:	440b      	add	r3, r1
 80071c8:	4619      	mov	r1, r3
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f7ff fa61 	bl	8006692 <ld_clust>
 80071d0:	4602      	mov	r2, r0
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80071d6:	e7bb      	b.n	8007150 <follow_path+0x50>
			if (res != FR_OK) break;
 80071d8:	bf00      	nop
 80071da:	e002      	b.n	80071e2 <follow_path+0xe2>
				break;
 80071dc:	bf00      	nop
 80071de:	e000      	b.n	80071e2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80071e0:	bf00      	nop
			}
		}
	}

	return res;
 80071e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3718      	adds	r7, #24
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b087      	sub	sp, #28
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80071f4:	f04f 33ff 	mov.w	r3, #4294967295
 80071f8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d031      	beq.n	8007266 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	617b      	str	r3, [r7, #20]
 8007208:	e002      	b.n	8007210 <get_ldnumber+0x24>
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	3301      	adds	r3, #1
 800720e:	617b      	str	r3, [r7, #20]
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	2b1f      	cmp	r3, #31
 8007216:	d903      	bls.n	8007220 <get_ldnumber+0x34>
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	2b3a      	cmp	r3, #58	; 0x3a
 800721e:	d1f4      	bne.n	800720a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	2b3a      	cmp	r3, #58	; 0x3a
 8007226:	d11c      	bne.n	8007262 <get_ldnumber+0x76>
			tp = *path;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	1c5a      	adds	r2, r3, #1
 8007232:	60fa      	str	r2, [r7, #12]
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	3b30      	subs	r3, #48	; 0x30
 8007238:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2b09      	cmp	r3, #9
 800723e:	d80e      	bhi.n	800725e <get_ldnumber+0x72>
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	429a      	cmp	r2, r3
 8007246:	d10a      	bne.n	800725e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d107      	bne.n	800725e <get_ldnumber+0x72>
					vol = (int)i;
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	3301      	adds	r3, #1
 8007256:	617b      	str	r3, [r7, #20]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	697a      	ldr	r2, [r7, #20]
 800725c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	e002      	b.n	8007268 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007262:	2300      	movs	r3, #0
 8007264:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007266:	693b      	ldr	r3, [r7, #16]
}
 8007268:	4618      	mov	r0, r3
 800726a:	371c      	adds	r7, #28
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	70da      	strb	r2, [r3, #3]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f04f 32ff 	mov.w	r2, #4294967295
 800728a:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800728c:	6839      	ldr	r1, [r7, #0]
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f7fe fc80 	bl	8005b94 <move_window>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <check_fs+0x2a>
 800729a:	2304      	movs	r3, #4
 800729c:	e038      	b.n	8007310 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	3338      	adds	r3, #56	; 0x38
 80072a2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7fe f9c4 	bl	8005634 <ld_word>
 80072ac:	4603      	mov	r3, r0
 80072ae:	461a      	mov	r2, r3
 80072b0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d001      	beq.n	80072bc <check_fs+0x48>
 80072b8:	2303      	movs	r3, #3
 80072ba:	e029      	b.n	8007310 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072c2:	2be9      	cmp	r3, #233	; 0xe9
 80072c4:	d009      	beq.n	80072da <check_fs+0x66>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072cc:	2beb      	cmp	r3, #235	; 0xeb
 80072ce:	d11e      	bne.n	800730e <check_fs+0x9a>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80072d6:	2b90      	cmp	r3, #144	; 0x90
 80072d8:	d119      	bne.n	800730e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	3338      	adds	r3, #56	; 0x38
 80072de:	3336      	adds	r3, #54	; 0x36
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7fe f9bf 	bl	8005664 <ld_dword>
 80072e6:	4603      	mov	r3, r0
 80072e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80072ec:	4a0a      	ldr	r2, [pc, #40]	; (8007318 <check_fs+0xa4>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d101      	bne.n	80072f6 <check_fs+0x82>
 80072f2:	2300      	movs	r3, #0
 80072f4:	e00c      	b.n	8007310 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	3338      	adds	r3, #56	; 0x38
 80072fa:	3352      	adds	r3, #82	; 0x52
 80072fc:	4618      	mov	r0, r3
 80072fe:	f7fe f9b1 	bl	8005664 <ld_dword>
 8007302:	4602      	mov	r2, r0
 8007304:	4b05      	ldr	r3, [pc, #20]	; (800731c <check_fs+0xa8>)
 8007306:	429a      	cmp	r2, r3
 8007308:	d101      	bne.n	800730e <check_fs+0x9a>
 800730a:	2300      	movs	r3, #0
 800730c:	e000      	b.n	8007310 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800730e:	2302      	movs	r3, #2
}
 8007310:	4618      	mov	r0, r3
 8007312:	3708      	adds	r7, #8
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	00544146 	.word	0x00544146
 800731c:	33544146 	.word	0x33544146

08007320 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b096      	sub	sp, #88	; 0x58
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	4613      	mov	r3, r2
 800732c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2200      	movs	r2, #0
 8007332:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007334:	68f8      	ldr	r0, [r7, #12]
 8007336:	f7ff ff59 	bl	80071ec <get_ldnumber>
 800733a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800733c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800733e:	2b00      	cmp	r3, #0
 8007340:	da01      	bge.n	8007346 <find_volume+0x26>
 8007342:	230b      	movs	r3, #11
 8007344:	e268      	b.n	8007818 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007346:	4ab0      	ldr	r2, [pc, #704]	; (8007608 <find_volume+0x2e8>)
 8007348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800734a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800734e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <find_volume+0x3a>
 8007356:	230c      	movs	r3, #12
 8007358:	e25e      	b.n	8007818 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800735e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007360:	79fb      	ldrb	r3, [r7, #7]
 8007362:	f023 0301 	bic.w	r3, r3, #1
 8007366:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d01a      	beq.n	80073a6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007372:	785b      	ldrb	r3, [r3, #1]
 8007374:	4618      	mov	r0, r3
 8007376:	f7fe f8bf 	bl	80054f8 <disk_status>
 800737a:	4603      	mov	r3, r0
 800737c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007380:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007384:	f003 0301 	and.w	r3, r3, #1
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10c      	bne.n	80073a6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800738c:	79fb      	ldrb	r3, [r7, #7]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d007      	beq.n	80073a2 <find_volume+0x82>
 8007392:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007396:	f003 0304 	and.w	r3, r3, #4
 800739a:	2b00      	cmp	r3, #0
 800739c:	d001      	beq.n	80073a2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800739e:	230a      	movs	r3, #10
 80073a0:	e23a      	b.n	8007818 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 80073a2:	2300      	movs	r3, #0
 80073a4:	e238      	b.n	8007818 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80073a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a8:	2200      	movs	r2, #0
 80073aa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80073ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ae:	b2da      	uxtb	r2, r3
 80073b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80073b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fe f8b7 	bl	800552c <disk_initialize>
 80073be:	4603      	mov	r3, r0
 80073c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80073c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80073d0:	2303      	movs	r3, #3
 80073d2:	e221      	b.n	8007818 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80073d4:	79fb      	ldrb	r3, [r7, #7]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d007      	beq.n	80073ea <find_volume+0xca>
 80073da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073de:	f003 0304 	and.w	r3, r3, #4
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d001      	beq.n	80073ea <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80073e6:	230a      	movs	r3, #10
 80073e8:	e216      	b.n	8007818 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80073ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ec:	7858      	ldrb	r0, [r3, #1]
 80073ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f0:	330c      	adds	r3, #12
 80073f2:	461a      	mov	r2, r3
 80073f4:	2102      	movs	r1, #2
 80073f6:	f7fe f8ff 	bl	80055f8 <disk_ioctl>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d001      	beq.n	8007404 <find_volume+0xe4>
 8007400:	2301      	movs	r3, #1
 8007402:	e209      	b.n	8007818 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007406:	899b      	ldrh	r3, [r3, #12]
 8007408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800740c:	d80d      	bhi.n	800742a <find_volume+0x10a>
 800740e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007410:	899b      	ldrh	r3, [r3, #12]
 8007412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007416:	d308      	bcc.n	800742a <find_volume+0x10a>
 8007418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741a:	899b      	ldrh	r3, [r3, #12]
 800741c:	461a      	mov	r2, r3
 800741e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007420:	899b      	ldrh	r3, [r3, #12]
 8007422:	3b01      	subs	r3, #1
 8007424:	4013      	ands	r3, r2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <find_volume+0x10e>
 800742a:	2301      	movs	r3, #1
 800742c:	e1f4      	b.n	8007818 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007432:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007434:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007436:	f7ff ff1d 	bl	8007274 <check_fs>
 800743a:	4603      	mov	r3, r0
 800743c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007440:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007444:	2b02      	cmp	r3, #2
 8007446:	d14b      	bne.n	80074e0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007448:	2300      	movs	r3, #0
 800744a:	643b      	str	r3, [r7, #64]	; 0x40
 800744c:	e01f      	b.n	800748e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800744e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007450:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007456:	011b      	lsls	r3, r3, #4
 8007458:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800745c:	4413      	add	r3, r2
 800745e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007462:	3304      	adds	r3, #4
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d006      	beq.n	8007478 <find_volume+0x158>
 800746a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746c:	3308      	adds	r3, #8
 800746e:	4618      	mov	r0, r3
 8007470:	f7fe f8f8 	bl	8005664 <ld_dword>
 8007474:	4602      	mov	r2, r0
 8007476:	e000      	b.n	800747a <find_volume+0x15a>
 8007478:	2200      	movs	r2, #0
 800747a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007482:	440b      	add	r3, r1
 8007484:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007488:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800748a:	3301      	adds	r3, #1
 800748c:	643b      	str	r3, [r7, #64]	; 0x40
 800748e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007490:	2b03      	cmp	r3, #3
 8007492:	d9dc      	bls.n	800744e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007494:	2300      	movs	r3, #0
 8007496:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800749a:	2b00      	cmp	r3, #0
 800749c:	d002      	beq.n	80074a4 <find_volume+0x184>
 800749e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074a0:	3b01      	subs	r3, #1
 80074a2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80074a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80074ac:	4413      	add	r3, r2
 80074ae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80074b2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80074b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d005      	beq.n	80074c6 <find_volume+0x1a6>
 80074ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80074bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80074be:	f7ff fed9 	bl	8007274 <check_fs>
 80074c2:	4603      	mov	r3, r0
 80074c4:	e000      	b.n	80074c8 <find_volume+0x1a8>
 80074c6:	2303      	movs	r3, #3
 80074c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80074cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d905      	bls.n	80074e0 <find_volume+0x1c0>
 80074d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074d6:	3301      	adds	r3, #1
 80074d8:	643b      	str	r3, [r7, #64]	; 0x40
 80074da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074dc:	2b03      	cmp	r3, #3
 80074de:	d9e1      	bls.n	80074a4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80074e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80074e4:	2b04      	cmp	r3, #4
 80074e6:	d101      	bne.n	80074ec <find_volume+0x1cc>
 80074e8:	2301      	movs	r3, #1
 80074ea:	e195      	b.n	8007818 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80074ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d901      	bls.n	80074f8 <find_volume+0x1d8>
 80074f4:	230d      	movs	r3, #13
 80074f6:	e18f      	b.n	8007818 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80074f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fa:	3338      	adds	r3, #56	; 0x38
 80074fc:	330b      	adds	r3, #11
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fe f898 	bl	8005634 <ld_word>
 8007504:	4603      	mov	r3, r0
 8007506:	461a      	mov	r2, r3
 8007508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750a:	899b      	ldrh	r3, [r3, #12]
 800750c:	429a      	cmp	r2, r3
 800750e:	d001      	beq.n	8007514 <find_volume+0x1f4>
 8007510:	230d      	movs	r3, #13
 8007512:	e181      	b.n	8007818 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007516:	3338      	adds	r3, #56	; 0x38
 8007518:	3316      	adds	r3, #22
 800751a:	4618      	mov	r0, r3
 800751c:	f7fe f88a 	bl	8005634 <ld_word>
 8007520:	4603      	mov	r3, r0
 8007522:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007526:	2b00      	cmp	r3, #0
 8007528:	d106      	bne.n	8007538 <find_volume+0x218>
 800752a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752c:	3338      	adds	r3, #56	; 0x38
 800752e:	3324      	adds	r3, #36	; 0x24
 8007530:	4618      	mov	r0, r3
 8007532:	f7fe f897 	bl	8005664 <ld_dword>
 8007536:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800753c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800753e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007540:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8007544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007546:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800754a:	789b      	ldrb	r3, [r3, #2]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d005      	beq.n	800755c <find_volume+0x23c>
 8007550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007552:	789b      	ldrb	r3, [r3, #2]
 8007554:	2b02      	cmp	r3, #2
 8007556:	d001      	beq.n	800755c <find_volume+0x23c>
 8007558:	230d      	movs	r3, #13
 800755a:	e15d      	b.n	8007818 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800755c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800755e:	789b      	ldrb	r3, [r3, #2]
 8007560:	461a      	mov	r2, r3
 8007562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007564:	fb02 f303 	mul.w	r3, r2, r3
 8007568:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800756a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800756c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007570:	b29a      	uxth	r2, r3
 8007572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007574:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007578:	895b      	ldrh	r3, [r3, #10]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d008      	beq.n	8007590 <find_volume+0x270>
 800757e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007580:	895b      	ldrh	r3, [r3, #10]
 8007582:	461a      	mov	r2, r3
 8007584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007586:	895b      	ldrh	r3, [r3, #10]
 8007588:	3b01      	subs	r3, #1
 800758a:	4013      	ands	r3, r2
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <find_volume+0x274>
 8007590:	230d      	movs	r3, #13
 8007592:	e141      	b.n	8007818 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007596:	3338      	adds	r3, #56	; 0x38
 8007598:	3311      	adds	r3, #17
 800759a:	4618      	mov	r0, r3
 800759c:	f7fe f84a 	bl	8005634 <ld_word>
 80075a0:	4603      	mov	r3, r0
 80075a2:	461a      	mov	r2, r3
 80075a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80075a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075aa:	891b      	ldrh	r3, [r3, #8]
 80075ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075ae:	8992      	ldrh	r2, [r2, #12]
 80075b0:	0952      	lsrs	r2, r2, #5
 80075b2:	b292      	uxth	r2, r2
 80075b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80075b8:	fb02 f201 	mul.w	r2, r2, r1
 80075bc:	1a9b      	subs	r3, r3, r2
 80075be:	b29b      	uxth	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d001      	beq.n	80075c8 <find_volume+0x2a8>
 80075c4:	230d      	movs	r3, #13
 80075c6:	e127      	b.n	8007818 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80075c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ca:	3338      	adds	r3, #56	; 0x38
 80075cc:	3313      	adds	r3, #19
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fe f830 	bl	8005634 <ld_word>
 80075d4:	4603      	mov	r3, r0
 80075d6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80075d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d106      	bne.n	80075ec <find_volume+0x2cc>
 80075de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e0:	3338      	adds	r3, #56	; 0x38
 80075e2:	3320      	adds	r3, #32
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7fe f83d 	bl	8005664 <ld_dword>
 80075ea:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80075ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ee:	3338      	adds	r3, #56	; 0x38
 80075f0:	330e      	adds	r3, #14
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fe f81e 	bl	8005634 <ld_word>
 80075f8:	4603      	mov	r3, r0
 80075fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80075fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d104      	bne.n	800760c <find_volume+0x2ec>
 8007602:	230d      	movs	r3, #13
 8007604:	e108      	b.n	8007818 <find_volume+0x4f8>
 8007606:	bf00      	nop
 8007608:	200000c8 	.word	0x200000c8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800760c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800760e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007610:	4413      	add	r3, r2
 8007612:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007614:	8911      	ldrh	r1, [r2, #8]
 8007616:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007618:	8992      	ldrh	r2, [r2, #12]
 800761a:	0952      	lsrs	r2, r2, #5
 800761c:	b292      	uxth	r2, r2
 800761e:	fbb1 f2f2 	udiv	r2, r1, r2
 8007622:	b292      	uxth	r2, r2
 8007624:	4413      	add	r3, r2
 8007626:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007628:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	429a      	cmp	r2, r3
 800762e:	d201      	bcs.n	8007634 <find_volume+0x314>
 8007630:	230d      	movs	r3, #13
 8007632:	e0f1      	b.n	8007818 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007634:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800763c:	8952      	ldrh	r2, [r2, #10]
 800763e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007642:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <find_volume+0x32e>
 800764a:	230d      	movs	r3, #13
 800764c:	e0e4      	b.n	8007818 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800764e:	2303      	movs	r3, #3
 8007650:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007656:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800765a:	4293      	cmp	r3, r2
 800765c:	d802      	bhi.n	8007664 <find_volume+0x344>
 800765e:	2302      	movs	r3, #2
 8007660:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007666:	f640 72f5 	movw	r2, #4085	; 0xff5
 800766a:	4293      	cmp	r3, r2
 800766c:	d802      	bhi.n	8007674 <find_volume+0x354>
 800766e:	2301      	movs	r3, #1
 8007670:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007676:	1c9a      	adds	r2, r3, #2
 8007678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767a:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800767c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007680:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007682:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007684:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007686:	441a      	add	r2, r3
 8007688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768a:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800768c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800768e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007690:	441a      	add	r2, r3
 8007692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007694:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8007696:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800769a:	2b03      	cmp	r3, #3
 800769c:	d11e      	bne.n	80076dc <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800769e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a0:	3338      	adds	r3, #56	; 0x38
 80076a2:	332a      	adds	r3, #42	; 0x2a
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7fd ffc5 	bl	8005634 <ld_word>
 80076aa:	4603      	mov	r3, r0
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d001      	beq.n	80076b4 <find_volume+0x394>
 80076b0:	230d      	movs	r3, #13
 80076b2:	e0b1      	b.n	8007818 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80076b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b6:	891b      	ldrh	r3, [r3, #8]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d001      	beq.n	80076c0 <find_volume+0x3a0>
 80076bc:	230d      	movs	r3, #13
 80076be:	e0ab      	b.n	8007818 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80076c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c2:	3338      	adds	r3, #56	; 0x38
 80076c4:	332c      	adds	r3, #44	; 0x2c
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fd ffcc 	bl	8005664 <ld_dword>
 80076cc:	4602      	mov	r2, r0
 80076ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80076d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d4:	69db      	ldr	r3, [r3, #28]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	647b      	str	r3, [r7, #68]	; 0x44
 80076da:	e01f      	b.n	800771c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80076dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076de:	891b      	ldrh	r3, [r3, #8]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <find_volume+0x3c8>
 80076e4:	230d      	movs	r3, #13
 80076e6:	e097      	b.n	8007818 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80076e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076ee:	441a      	add	r2, r3
 80076f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f2:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80076f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d103      	bne.n	8007704 <find_volume+0x3e4>
 80076fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	005b      	lsls	r3, r3, #1
 8007702:	e00a      	b.n	800771a <find_volume+0x3fa>
 8007704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007706:	69da      	ldr	r2, [r3, #28]
 8007708:	4613      	mov	r3, r2
 800770a:	005b      	lsls	r3, r3, #1
 800770c:	4413      	add	r3, r2
 800770e:	085a      	lsrs	r2, r3, #1
 8007710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007712:	69db      	ldr	r3, [r3, #28]
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800771a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800771c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800771e:	6a1a      	ldr	r2, [r3, #32]
 8007720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007722:	899b      	ldrh	r3, [r3, #12]
 8007724:	4619      	mov	r1, r3
 8007726:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007728:	440b      	add	r3, r1
 800772a:	3b01      	subs	r3, #1
 800772c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800772e:	8989      	ldrh	r1, [r1, #12]
 8007730:	fbb3 f3f1 	udiv	r3, r3, r1
 8007734:	429a      	cmp	r2, r3
 8007736:	d201      	bcs.n	800773c <find_volume+0x41c>
 8007738:	230d      	movs	r3, #13
 800773a:	e06d      	b.n	8007818 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800773c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773e:	f04f 32ff 	mov.w	r2, #4294967295
 8007742:	619a      	str	r2, [r3, #24]
 8007744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007746:	699a      	ldr	r2, [r3, #24]
 8007748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800774c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774e:	2280      	movs	r2, #128	; 0x80
 8007750:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007752:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007756:	2b03      	cmp	r3, #3
 8007758:	d149      	bne.n	80077ee <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800775a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775c:	3338      	adds	r3, #56	; 0x38
 800775e:	3330      	adds	r3, #48	; 0x30
 8007760:	4618      	mov	r0, r3
 8007762:	f7fd ff67 	bl	8005634 <ld_word>
 8007766:	4603      	mov	r3, r0
 8007768:	2b01      	cmp	r3, #1
 800776a:	d140      	bne.n	80077ee <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800776c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800776e:	3301      	adds	r3, #1
 8007770:	4619      	mov	r1, r3
 8007772:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007774:	f7fe fa0e 	bl	8005b94 <move_window>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d137      	bne.n	80077ee <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800777e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007780:	2200      	movs	r2, #0
 8007782:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007786:	3338      	adds	r3, #56	; 0x38
 8007788:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800778c:	4618      	mov	r0, r3
 800778e:	f7fd ff51 	bl	8005634 <ld_word>
 8007792:	4603      	mov	r3, r0
 8007794:	461a      	mov	r2, r3
 8007796:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800779a:	429a      	cmp	r2, r3
 800779c:	d127      	bne.n	80077ee <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800779e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a0:	3338      	adds	r3, #56	; 0x38
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fd ff5e 	bl	8005664 <ld_dword>
 80077a8:	4602      	mov	r2, r0
 80077aa:	4b1d      	ldr	r3, [pc, #116]	; (8007820 <find_volume+0x500>)
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d11e      	bne.n	80077ee <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80077b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b2:	3338      	adds	r3, #56	; 0x38
 80077b4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7fd ff53 	bl	8005664 <ld_dword>
 80077be:	4602      	mov	r2, r0
 80077c0:	4b18      	ldr	r3, [pc, #96]	; (8007824 <find_volume+0x504>)
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d113      	bne.n	80077ee <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80077c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c8:	3338      	adds	r3, #56	; 0x38
 80077ca:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fd ff48 	bl	8005664 <ld_dword>
 80077d4:	4602      	mov	r2, r0
 80077d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077d8:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80077da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077dc:	3338      	adds	r3, #56	; 0x38
 80077de:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7fd ff3e 	bl	8005664 <ld_dword>
 80077e8:	4602      	mov	r2, r0
 80077ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ec:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80077ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80077f4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80077f6:	4b0c      	ldr	r3, [pc, #48]	; (8007828 <find_volume+0x508>)
 80077f8:	881b      	ldrh	r3, [r3, #0]
 80077fa:	3301      	adds	r3, #1
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	4b0a      	ldr	r3, [pc, #40]	; (8007828 <find_volume+0x508>)
 8007800:	801a      	strh	r2, [r3, #0]
 8007802:	4b09      	ldr	r3, [pc, #36]	; (8007828 <find_volume+0x508>)
 8007804:	881a      	ldrh	r2, [r3, #0]
 8007806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007808:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800780a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780c:	4a07      	ldr	r2, [pc, #28]	; (800782c <find_volume+0x50c>)
 800780e:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007810:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007812:	f7fe f957 	bl	8005ac4 <clear_lock>
#endif
	return FR_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3758      	adds	r7, #88	; 0x58
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	41615252 	.word	0x41615252
 8007824:	61417272 	.word	0x61417272
 8007828:	200000cc 	.word	0x200000cc
 800782c:	200000f0 	.word	0x200000f0

08007830 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800783a:	2309      	movs	r3, #9
 800783c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d01c      	beq.n	800787e <validate+0x4e>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d018      	beq.n	800787e <validate+0x4e>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d013      	beq.n	800787e <validate+0x4e>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	889a      	ldrh	r2, [r3, #4]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	88db      	ldrh	r3, [r3, #6]
 8007860:	429a      	cmp	r2, r3
 8007862:	d10c      	bne.n	800787e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	785b      	ldrb	r3, [r3, #1]
 800786a:	4618      	mov	r0, r3
 800786c:	f7fd fe44 	bl	80054f8 <disk_status>
 8007870:	4603      	mov	r3, r0
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <validate+0x4e>
			res = FR_OK;
 800787a:	2300      	movs	r3, #0
 800787c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d102      	bne.n	800788a <validate+0x5a>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	e000      	b.n	800788c <validate+0x5c>
 800788a:	2300      	movs	r3, #0
 800788c:	683a      	ldr	r2, [r7, #0]
 800788e:	6013      	str	r3, [r2, #0]
	return res;
 8007890:	7bfb      	ldrb	r3, [r7, #15]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
	...

0800789c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b088      	sub	sp, #32
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	4613      	mov	r3, r2
 80078a8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80078ae:	f107 0310 	add.w	r3, r7, #16
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7ff fc9a 	bl	80071ec <get_ldnumber>
 80078b8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	da01      	bge.n	80078c4 <f_mount+0x28>
 80078c0:	230b      	movs	r3, #11
 80078c2:	e02b      	b.n	800791c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80078c4:	4a17      	ldr	r2, [pc, #92]	; (8007924 <f_mount+0x88>)
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078cc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d005      	beq.n	80078e0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80078d4:	69b8      	ldr	r0, [r7, #24]
 80078d6:	f7fe f8f5 	bl	8005ac4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	2200      	movs	r2, #0
 80078de:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d002      	beq.n	80078ec <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2200      	movs	r2, #0
 80078ea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	490d      	ldr	r1, [pc, #52]	; (8007924 <f_mount+0x88>)
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d002      	beq.n	8007902 <f_mount+0x66>
 80078fc:	79fb      	ldrb	r3, [r7, #7]
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d001      	beq.n	8007906 <f_mount+0x6a>
 8007902:	2300      	movs	r3, #0
 8007904:	e00a      	b.n	800791c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007906:	f107 010c 	add.w	r1, r7, #12
 800790a:	f107 0308 	add.w	r3, r7, #8
 800790e:	2200      	movs	r2, #0
 8007910:	4618      	mov	r0, r3
 8007912:	f7ff fd05 	bl	8007320 <find_volume>
 8007916:	4603      	mov	r3, r0
 8007918:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800791a:	7dfb      	ldrb	r3, [r7, #23]
}
 800791c:	4618      	mov	r0, r3
 800791e:	3720      	adds	r7, #32
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	200000c8 	.word	0x200000c8

08007928 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b09a      	sub	sp, #104	; 0x68
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	4613      	mov	r3, r2
 8007934:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <f_open+0x18>
 800793c:	2309      	movs	r3, #9
 800793e:	e1bb      	b.n	8007cb8 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007940:	79fb      	ldrb	r3, [r7, #7]
 8007942:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007946:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007948:	79fa      	ldrb	r2, [r7, #7]
 800794a:	f107 0114 	add.w	r1, r7, #20
 800794e:	f107 0308 	add.w	r3, r7, #8
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff fce4 	bl	8007320 <find_volume>
 8007958:	4603      	mov	r3, r0
 800795a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800795e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007962:	2b00      	cmp	r3, #0
 8007964:	f040 819f 	bne.w	8007ca6 <f_open+0x37e>
		dj.obj.fs = fs;
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800796c:	68ba      	ldr	r2, [r7, #8]
 800796e:	f107 0318 	add.w	r3, r7, #24
 8007972:	4611      	mov	r1, r2
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff fbc3 	bl	8007100 <follow_path>
 800797a:	4603      	mov	r3, r0
 800797c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007980:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007984:	2b00      	cmp	r3, #0
 8007986:	d11a      	bne.n	80079be <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007988:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800798c:	b25b      	sxtb	r3, r3
 800798e:	2b00      	cmp	r3, #0
 8007990:	da03      	bge.n	800799a <f_open+0x72>
				res = FR_INVALID_NAME;
 8007992:	2306      	movs	r3, #6
 8007994:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007998:	e011      	b.n	80079be <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800799a:	79fb      	ldrb	r3, [r7, #7]
 800799c:	f023 0301 	bic.w	r3, r3, #1
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bf14      	ite	ne
 80079a4:	2301      	movne	r3, #1
 80079a6:	2300      	moveq	r3, #0
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	461a      	mov	r2, r3
 80079ac:	f107 0318 	add.w	r3, r7, #24
 80079b0:	4611      	mov	r1, r2
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7fd ff3e 	bl	8005834 <chk_lock>
 80079b8:	4603      	mov	r3, r0
 80079ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80079be:	79fb      	ldrb	r3, [r7, #7]
 80079c0:	f003 031c 	and.w	r3, r3, #28
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d07f      	beq.n	8007ac8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80079c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d017      	beq.n	8007a00 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80079d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80079d4:	2b04      	cmp	r3, #4
 80079d6:	d10e      	bne.n	80079f6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80079d8:	f7fd ff88 	bl	80058ec <enq_lock>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d006      	beq.n	80079f0 <f_open+0xc8>
 80079e2:	f107 0318 	add.w	r3, r7, #24
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7ff f8da 	bl	8006ba0 <dir_register>
 80079ec:	4603      	mov	r3, r0
 80079ee:	e000      	b.n	80079f2 <f_open+0xca>
 80079f0:	2312      	movs	r3, #18
 80079f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80079f6:	79fb      	ldrb	r3, [r7, #7]
 80079f8:	f043 0308 	orr.w	r3, r3, #8
 80079fc:	71fb      	strb	r3, [r7, #7]
 80079fe:	e010      	b.n	8007a22 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007a00:	7fbb      	ldrb	r3, [r7, #30]
 8007a02:	f003 0311 	and.w	r3, r3, #17
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <f_open+0xea>
					res = FR_DENIED;
 8007a0a:	2307      	movs	r3, #7
 8007a0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007a10:	e007      	b.n	8007a22 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007a12:	79fb      	ldrb	r3, [r7, #7]
 8007a14:	f003 0304 	and.w	r3, r3, #4
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <f_open+0xfa>
 8007a1c:	2308      	movs	r3, #8
 8007a1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007a22:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d168      	bne.n	8007afc <f_open+0x1d4>
 8007a2a:	79fb      	ldrb	r3, [r7, #7]
 8007a2c:	f003 0308 	and.w	r3, r3, #8
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d063      	beq.n	8007afc <f_open+0x1d4>
				dw = GET_FATTIME();
 8007a34:	f7fd fcf2 	bl	800541c <get_fattime>
 8007a38:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3c:	330e      	adds	r3, #14
 8007a3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7fd fe4d 	bl	80056e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a48:	3316      	adds	r3, #22
 8007a4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7fd fe47 	bl	80056e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a54:	330b      	adds	r3, #11
 8007a56:	2220      	movs	r2, #32
 8007a58:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a5e:	4611      	mov	r1, r2
 8007a60:	4618      	mov	r0, r3
 8007a62:	f7fe fe16 	bl	8006692 <ld_clust>
 8007a66:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fe fe2e 	bl	80066d0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a76:	331c      	adds	r3, #28
 8007a78:	2100      	movs	r1, #0
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7fd fe30 	bl	80056e0 <st_dword>
					fs->wflag = 1;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	2201      	movs	r2, #1
 8007a84:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007a86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d037      	beq.n	8007afc <f_open+0x1d4>
						dw = fs->winsect;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a90:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8007a92:	f107 0318 	add.w	r3, r7, #24
 8007a96:	2200      	movs	r2, #0
 8007a98:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7fe fb1e 	bl	80060dc <remove_chain>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8007aa6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d126      	bne.n	8007afc <f_open+0x1d4>
							res = move_window(fs, dw);
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7fe f86e 	bl	8005b94 <move_window>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ac2:	3a01      	subs	r2, #1
 8007ac4:	615a      	str	r2, [r3, #20]
 8007ac6:	e019      	b.n	8007afc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007ac8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d115      	bne.n	8007afc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007ad0:	7fbb      	ldrb	r3, [r7, #30]
 8007ad2:	f003 0310 	and.w	r3, r3, #16
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d003      	beq.n	8007ae2 <f_open+0x1ba>
					res = FR_NO_FILE;
 8007ada:	2304      	movs	r3, #4
 8007adc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007ae0:	e00c      	b.n	8007afc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007ae2:	79fb      	ldrb	r3, [r7, #7]
 8007ae4:	f003 0302 	and.w	r3, r3, #2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d007      	beq.n	8007afc <f_open+0x1d4>
 8007aec:	7fbb      	ldrb	r3, [r7, #30]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d002      	beq.n	8007afc <f_open+0x1d4>
						res = FR_DENIED;
 8007af6:	2307      	movs	r3, #7
 8007af8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007afc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d128      	bne.n	8007b56 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007b04:	79fb      	ldrb	r3, [r7, #7]
 8007b06:	f003 0308 	and.w	r3, r3, #8
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d003      	beq.n	8007b16 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007b0e:	79fb      	ldrb	r3, [r7, #7]
 8007b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b14:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007b1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007b24:	79fb      	ldrb	r3, [r7, #7]
 8007b26:	f023 0301 	bic.w	r3, r3, #1
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	bf14      	ite	ne
 8007b2e:	2301      	movne	r3, #1
 8007b30:	2300      	moveq	r3, #0
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	461a      	mov	r2, r3
 8007b36:	f107 0318 	add.w	r3, r7, #24
 8007b3a:	4611      	mov	r1, r2
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7fd fef7 	bl	8005930 <inc_lock>
 8007b42:	4602      	mov	r2, r0
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	691b      	ldr	r3, [r3, #16]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d102      	bne.n	8007b56 <f_open+0x22e>
 8007b50:	2302      	movs	r3, #2
 8007b52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007b56:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f040 80a3 	bne.w	8007ca6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b64:	4611      	mov	r1, r2
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fe fd93 	bl	8006692 <ld_clust>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b74:	331c      	adds	r3, #28
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fd fd74 	bl	8005664 <ld_dword>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007b88:	697a      	ldr	r2, [r7, #20]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	88da      	ldrh	r2, [r3, #6]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	79fa      	ldrb	r2, [r7, #7]
 8007b9a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	3330      	adds	r3, #48	; 0x30
 8007bb2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007bb6:	2100      	movs	r1, #0
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7fd fdde 	bl	800577a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007bbe:	79fb      	ldrb	r3, [r7, #7]
 8007bc0:	f003 0320 	and.w	r3, r3, #32
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d06e      	beq.n	8007ca6 <f_open+0x37e>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d06a      	beq.n	8007ca6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	68da      	ldr	r2, [r3, #12]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	895b      	ldrh	r3, [r3, #10]
 8007bdc:	461a      	mov	r2, r3
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	899b      	ldrh	r3, [r3, #12]
 8007be2:	fb03 f302 	mul.w	r3, r3, r2
 8007be6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007bf4:	e016      	b.n	8007c24 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7fe f887 	bl	8005d0e <get_fat>
 8007c00:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007c02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d802      	bhi.n	8007c0e <f_open+0x2e6>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007c0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c14:	d102      	bne.n	8007c1c <f_open+0x2f4>
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007c1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c20:	1ad3      	subs	r3, r2, r3
 8007c22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d103      	bne.n	8007c34 <f_open+0x30c>
 8007c2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d8e0      	bhi.n	8007bf6 <f_open+0x2ce>
				}
				fp->clust = clst;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c38:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007c3a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d131      	bne.n	8007ca6 <f_open+0x37e>
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	899b      	ldrh	r3, [r3, #12]
 8007c46:	461a      	mov	r2, r3
 8007c48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c4e:	fb02 f201 	mul.w	r2, r2, r1
 8007c52:	1a9b      	subs	r3, r3, r2
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d026      	beq.n	8007ca6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7fe f837 	bl	8005cd0 <clust2sect>
 8007c62:	64f8      	str	r0, [r7, #76]	; 0x4c
 8007c64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d103      	bne.n	8007c72 <f_open+0x34a>
						res = FR_INT_ERR;
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007c70:	e019      	b.n	8007ca6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	899b      	ldrh	r3, [r3, #12]
 8007c76:	461a      	mov	r2, r3
 8007c78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c7a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c80:	441a      	add	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	7858      	ldrb	r0, [r3, #1]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a1a      	ldr	r2, [r3, #32]
 8007c94:	2301      	movs	r3, #1
 8007c96:	f7fd fc6f 	bl	8005578 <disk_read>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <f_open+0x37e>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007ca6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d002      	beq.n	8007cb4 <f_open+0x38c>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007cb4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3768      	adds	r7, #104	; 0x68
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08c      	sub	sp, #48	; 0x30
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f107 0210 	add.w	r2, r7, #16
 8007cde:	4611      	mov	r1, r2
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7ff fda5 	bl	8007830 <validate>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007cec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d107      	bne.n	8007d04 <f_write+0x44>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	7d5b      	ldrb	r3, [r3, #21]
 8007cf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d002      	beq.n	8007d0a <f_write+0x4a>
 8007d04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d08:	e16a      	b.n	8007fe0 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	7d1b      	ldrb	r3, [r3, #20]
 8007d0e:	f003 0302 	and.w	r3, r3, #2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d101      	bne.n	8007d1a <f_write+0x5a>
 8007d16:	2307      	movs	r3, #7
 8007d18:	e162      	b.n	8007fe0 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	699a      	ldr	r2, [r3, #24]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	441a      	add	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	699b      	ldr	r3, [r3, #24]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	f080 814c 	bcs.w	8007fc4 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	699b      	ldr	r3, [r3, #24]
 8007d30:	43db      	mvns	r3, r3
 8007d32:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007d34:	e146      	b.n	8007fc4 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	693a      	ldr	r2, [r7, #16]
 8007d3c:	8992      	ldrh	r2, [r2, #12]
 8007d3e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d42:	fb02 f201 	mul.w	r2, r2, r1
 8007d46:	1a9b      	subs	r3, r3, r2
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f040 80f1 	bne.w	8007f30 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	693a      	ldr	r2, [r7, #16]
 8007d54:	8992      	ldrh	r2, [r2, #12]
 8007d56:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d5a:	693a      	ldr	r2, [r7, #16]
 8007d5c:	8952      	ldrh	r2, [r2, #10]
 8007d5e:	3a01      	subs	r2, #1
 8007d60:	4013      	ands	r3, r2
 8007d62:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d143      	bne.n	8007df2 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10c      	bne.n	8007d8c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d11a      	bne.n	8007db4 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2100      	movs	r1, #0
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fe fa0f 	bl	80061a6 <create_chain>
 8007d88:	62b8      	str	r0, [r7, #40]	; 0x28
 8007d8a:	e013      	b.n	8007db4 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d007      	beq.n	8007da4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	4619      	mov	r1, r3
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f7fe fa9b 	bl	80062d6 <clmt_clust>
 8007da0:	62b8      	str	r0, [r7, #40]	; 0x28
 8007da2:	e007      	b.n	8007db4 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	4619      	mov	r1, r3
 8007dac:	4610      	mov	r0, r2
 8007dae:	f7fe f9fa 	bl	80061a6 <create_chain>
 8007db2:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 8109 	beq.w	8007fce <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d104      	bne.n	8007dcc <f_write+0x10c>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2202      	movs	r2, #2
 8007dc6:	755a      	strb	r2, [r3, #21]
 8007dc8:	2302      	movs	r3, #2
 8007dca:	e109      	b.n	8007fe0 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd2:	d104      	bne.n	8007dde <f_write+0x11e>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	755a      	strb	r2, [r3, #21]
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e100      	b.n	8007fe0 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007de2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d102      	bne.n	8007df2 <f_write+0x132>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007df0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	7d1b      	ldrb	r3, [r3, #20]
 8007df6:	b25b      	sxtb	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	da18      	bge.n	8007e2e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	7858      	ldrb	r0, [r3, #1]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6a1a      	ldr	r2, [r3, #32]
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	f7fd fbd4 	bl	80055b8 <disk_write>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d004      	beq.n	8007e20 <f_write+0x160>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	755a      	strb	r2, [r3, #21]
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e0df      	b.n	8007fe0 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	7d1b      	ldrb	r3, [r3, #20]
 8007e24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e28:	b2da      	uxtb	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007e2e:	693a      	ldr	r2, [r7, #16]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	69db      	ldr	r3, [r3, #28]
 8007e34:	4619      	mov	r1, r3
 8007e36:	4610      	mov	r0, r2
 8007e38:	f7fd ff4a 	bl	8005cd0 <clust2sect>
 8007e3c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d104      	bne.n	8007e4e <f_write+0x18e>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2202      	movs	r2, #2
 8007e48:	755a      	strb	r2, [r3, #21]
 8007e4a:	2302      	movs	r3, #2
 8007e4c:	e0c8      	b.n	8007fe0 <f_write+0x320>
			sect += csect;
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	4413      	add	r3, r2
 8007e54:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	899b      	ldrh	r3, [r3, #12]
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e62:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007e64:	6a3b      	ldr	r3, [r7, #32]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d043      	beq.n	8007ef2 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007e6a:	69ba      	ldr	r2, [r7, #24]
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	4413      	add	r3, r2
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	8952      	ldrh	r2, [r2, #10]
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d905      	bls.n	8007e84 <f_write+0x1c4>
					cc = fs->csize - csect;
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	895b      	ldrh	r3, [r3, #10]
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	1ad3      	subs	r3, r2, r3
 8007e82:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	7858      	ldrb	r0, [r3, #1]
 8007e88:	6a3b      	ldr	r3, [r7, #32]
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	69f9      	ldr	r1, [r7, #28]
 8007e8e:	f7fd fb93 	bl	80055b8 <disk_write>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d004      	beq.n	8007ea2 <f_write+0x1e2>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	755a      	strb	r2, [r3, #21]
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e09e      	b.n	8007fe0 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6a1a      	ldr	r2, [r3, #32]
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	1ad3      	subs	r3, r2, r3
 8007eaa:	6a3a      	ldr	r2, [r7, #32]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d918      	bls.n	8007ee2 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6a1a      	ldr	r2, [r3, #32]
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	8992      	ldrh	r2, [r2, #12]
 8007ec2:	fb02 f303 	mul.w	r3, r2, r3
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	18d1      	adds	r1, r2, r3
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	899b      	ldrh	r3, [r3, #12]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f7fd fc32 	bl	8005738 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	7d1b      	ldrb	r3, [r3, #20]
 8007ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007edc:	b2da      	uxtb	r2, r3
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	899b      	ldrh	r3, [r3, #12]
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	fb02 f303 	mul.w	r3, r2, r3
 8007eee:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8007ef0:	e04b      	b.n	8007f8a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	697a      	ldr	r2, [r7, #20]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d016      	beq.n	8007f2a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	699a      	ldr	r2, [r3, #24]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d210      	bcs.n	8007f2a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	7858      	ldrb	r0, [r3, #1]
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007f12:	2301      	movs	r3, #1
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	f7fd fb2f 	bl	8005578 <disk_read>
 8007f1a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d004      	beq.n	8007f2a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2201      	movs	r2, #1
 8007f24:	755a      	strb	r2, [r3, #21]
 8007f26:	2301      	movs	r3, #1
 8007f28:	e05a      	b.n	8007fe0 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	697a      	ldr	r2, [r7, #20]
 8007f2e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	899b      	ldrh	r3, [r3, #12]
 8007f34:	4618      	mov	r0, r3
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	699b      	ldr	r3, [r3, #24]
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	8992      	ldrh	r2, [r2, #12]
 8007f3e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f42:	fb02 f201 	mul.w	r2, r2, r1
 8007f46:	1a9b      	subs	r3, r3, r2
 8007f48:	1ac3      	subs	r3, r0, r3
 8007f4a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d901      	bls.n	8007f58 <f_write+0x298>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	8992      	ldrh	r2, [r2, #12]
 8007f66:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f6a:	fb02 f200 	mul.w	r2, r2, r0
 8007f6e:	1a9b      	subs	r3, r3, r2
 8007f70:	440b      	add	r3, r1
 8007f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f74:	69f9      	ldr	r1, [r7, #28]
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7fd fbde 	bl	8005738 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	7d1b      	ldrb	r3, [r3, #20]
 8007f80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007f8a:	69fa      	ldr	r2, [r7, #28]
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f8e:	4413      	add	r3, r2
 8007f90:	61fb      	str	r3, [r7, #28]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	699a      	ldr	r2, [r3, #24]
 8007f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f98:	441a      	add	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	619a      	str	r2, [r3, #24]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	68da      	ldr	r2, [r3, #12]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	bf38      	it	cc
 8007faa:	461a      	movcc	r2, r3
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	60da      	str	r2, [r3, #12]
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	441a      	add	r2, r3
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	601a      	str	r2, [r3, #0]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f47f aeb5 	bne.w	8007d36 <f_write+0x76>
 8007fcc:	e000      	b.n	8007fd0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007fce:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	7d1b      	ldrb	r3, [r3, #20]
 8007fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3730      	adds	r7, #48	; 0x30
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f107 0208 	add.w	r2, r7, #8
 8007ff6:	4611      	mov	r1, r2
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7ff fc19 	bl	8007830 <validate>
 8007ffe:	4603      	mov	r3, r0
 8008000:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008002:	7dfb      	ldrb	r3, [r7, #23]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d168      	bne.n	80080da <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	7d1b      	ldrb	r3, [r3, #20]
 800800c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008010:	2b00      	cmp	r3, #0
 8008012:	d062      	beq.n	80080da <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	7d1b      	ldrb	r3, [r3, #20]
 8008018:	b25b      	sxtb	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	da15      	bge.n	800804a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	7858      	ldrb	r0, [r3, #1]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6a1a      	ldr	r2, [r3, #32]
 800802c:	2301      	movs	r3, #1
 800802e:	f7fd fac3 	bl	80055b8 <disk_write>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d001      	beq.n	800803c <f_sync+0x54>
 8008038:	2301      	movs	r3, #1
 800803a:	e04f      	b.n	80080dc <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	7d1b      	ldrb	r3, [r3, #20]
 8008040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008044:	b2da      	uxtb	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800804a:	f7fd f9e7 	bl	800541c <get_fattime>
 800804e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008056:	4619      	mov	r1, r3
 8008058:	4610      	mov	r0, r2
 800805a:	f7fd fd9b 	bl	8005b94 <move_window>
 800805e:	4603      	mov	r3, r0
 8008060:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008062:	7dfb      	ldrb	r3, [r7, #23]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d138      	bne.n	80080da <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800806c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	330b      	adds	r3, #11
 8008072:	781a      	ldrb	r2, [r3, #0]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	330b      	adds	r3, #11
 8008078:	f042 0220 	orr.w	r2, r2, #32
 800807c:	b2d2      	uxtb	r2, r2
 800807e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6818      	ldr	r0, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	461a      	mov	r2, r3
 800808a:	68f9      	ldr	r1, [r7, #12]
 800808c:	f7fe fb20 	bl	80066d0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f103 021c 	add.w	r2, r3, #28
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	4619      	mov	r1, r3
 800809c:	4610      	mov	r0, r2
 800809e:	f7fd fb1f 	bl	80056e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	3316      	adds	r3, #22
 80080a6:	6939      	ldr	r1, [r7, #16]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7fd fb19 	bl	80056e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	3312      	adds	r3, #18
 80080b2:	2100      	movs	r1, #0
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7fd faf8 	bl	80056aa <st_word>
					fs->wflag = 1;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	2201      	movs	r2, #1
 80080be:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7fd fd94 	bl	8005bf0 <sync_fs>
 80080c8:	4603      	mov	r3, r0
 80080ca:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	7d1b      	ldrb	r3, [r3, #20]
 80080d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80080da:	7dfb      	ldrb	r3, [r7, #23]
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3718      	adds	r7, #24
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7ff ff7b 	bl	8007fe8 <f_sync>
 80080f2:	4603      	mov	r3, r0
 80080f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80080f6:	7bfb      	ldrb	r3, [r7, #15]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d118      	bne.n	800812e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f107 0208 	add.w	r2, r7, #8
 8008102:	4611      	mov	r1, r2
 8008104:	4618      	mov	r0, r3
 8008106:	f7ff fb93 	bl	8007830 <validate>
 800810a:	4603      	mov	r3, r0
 800810c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800810e:	7bfb      	ldrb	r3, [r7, #15]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10c      	bne.n	800812e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	4618      	mov	r0, r3
 800811a:	f7fd fc97 	bl	8005a4c <dec_lock>
 800811e:	4603      	mov	r3, r0
 8008120:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008122:	7bfb      	ldrb	r3, [r7, #15]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d102      	bne.n	800812e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800812e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008138:	b480      	push	{r7}
 800813a:	b087      	sub	sp, #28
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	4613      	mov	r3, r2
 8008144:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008146:	2301      	movs	r3, #1
 8008148:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800814a:	2300      	movs	r3, #0
 800814c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800814e:	4b1f      	ldr	r3, [pc, #124]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008150:	7a5b      	ldrb	r3, [r3, #9]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	2b00      	cmp	r3, #0
 8008156:	d131      	bne.n	80081bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008158:	4b1c      	ldr	r3, [pc, #112]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 800815a:	7a5b      	ldrb	r3, [r3, #9]
 800815c:	b2db      	uxtb	r3, r3
 800815e:	461a      	mov	r2, r3
 8008160:	4b1a      	ldr	r3, [pc, #104]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008162:	2100      	movs	r1, #0
 8008164:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008166:	4b19      	ldr	r3, [pc, #100]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008168:	7a5b      	ldrb	r3, [r3, #9]
 800816a:	b2db      	uxtb	r3, r3
 800816c:	4a17      	ldr	r2, [pc, #92]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008176:	4b15      	ldr	r3, [pc, #84]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008178:	7a5b      	ldrb	r3, [r3, #9]
 800817a:	b2db      	uxtb	r3, r3
 800817c:	461a      	mov	r2, r3
 800817e:	4b13      	ldr	r3, [pc, #76]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008180:	4413      	add	r3, r2
 8008182:	79fa      	ldrb	r2, [r7, #7]
 8008184:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008186:	4b11      	ldr	r3, [pc, #68]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008188:	7a5b      	ldrb	r3, [r3, #9]
 800818a:	b2db      	uxtb	r3, r3
 800818c:	1c5a      	adds	r2, r3, #1
 800818e:	b2d1      	uxtb	r1, r2
 8008190:	4a0e      	ldr	r2, [pc, #56]	; (80081cc <FATFS_LinkDriverEx+0x94>)
 8008192:	7251      	strb	r1, [r2, #9]
 8008194:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008196:	7dbb      	ldrb	r3, [r7, #22]
 8008198:	3330      	adds	r3, #48	; 0x30
 800819a:	b2da      	uxtb	r2, r3
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	3301      	adds	r3, #1
 80081a4:	223a      	movs	r2, #58	; 0x3a
 80081a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	3302      	adds	r3, #2
 80081ac:	222f      	movs	r2, #47	; 0x2f
 80081ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	3303      	adds	r3, #3
 80081b4:	2200      	movs	r2, #0
 80081b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80081b8:	2300      	movs	r3, #0
 80081ba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80081bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	371c      	adds	r7, #28
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	200002f0 	.word	0x200002f0

080081d0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80081da:	2200      	movs	r2, #0
 80081dc:	6839      	ldr	r1, [r7, #0]
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7ff ffaa 	bl	8008138 <FATFS_LinkDriverEx>
 80081e4:	4603      	mov	r3, r0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3708      	adds	r7, #8
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
	...

080081f0 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b085      	sub	sp, #20
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	460b      	mov	r3, r1
 80081fa:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80081fc:	2300      	movs	r3, #0
 80081fe:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8008200:	2301      	movs	r3, #1
 8008202:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8008204:	4b15      	ldr	r3, [pc, #84]	; (800825c <FATFS_UnLinkDriverEx+0x6c>)
 8008206:	7a5b      	ldrb	r3, [r3, #9]
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b00      	cmp	r3, #0
 800820c:	d01e      	beq.n	800824c <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	3b30      	subs	r3, #48	; 0x30
 8008214:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8008216:	7bbb      	ldrb	r3, [r7, #14]
 8008218:	4a10      	ldr	r2, [pc, #64]	; (800825c <FATFS_UnLinkDriverEx+0x6c>)
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	4413      	add	r3, r2
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d013      	beq.n	800824c <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8008224:	7bbb      	ldrb	r3, [r7, #14]
 8008226:	4a0d      	ldr	r2, [pc, #52]	; (800825c <FATFS_UnLinkDriverEx+0x6c>)
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4413      	add	r3, r2
 800822c:	2200      	movs	r2, #0
 800822e:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8008230:	7bbb      	ldrb	r3, [r7, #14]
 8008232:	4a0a      	ldr	r2, [pc, #40]	; (800825c <FATFS_UnLinkDriverEx+0x6c>)
 8008234:	4413      	add	r3, r2
 8008236:	2200      	movs	r2, #0
 8008238:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 800823a:	4b08      	ldr	r3, [pc, #32]	; (800825c <FATFS_UnLinkDriverEx+0x6c>)
 800823c:	7a5b      	ldrb	r3, [r3, #9]
 800823e:	b2db      	uxtb	r3, r3
 8008240:	3b01      	subs	r3, #1
 8008242:	b2da      	uxtb	r2, r3
 8008244:	4b05      	ldr	r3, [pc, #20]	; (800825c <FATFS_UnLinkDriverEx+0x6c>)
 8008246:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8008248:	2300      	movs	r3, #0
 800824a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800824c:	7bfb      	ldrb	r3, [r7, #15]
}
 800824e:	4618      	mov	r0, r3
 8008250:	3714      	adds	r7, #20
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	200002f0 	.word	0x200002f0

08008260 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8008268:	2100      	movs	r1, #0
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7ff ffc0 	bl	80081f0 <FATFS_UnLinkDriverEx>
 8008270:	4603      	mov	r3, r0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3708      	adds	r7, #8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
	...

0800827c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	4603      	mov	r3, r0
 8008284:	6039      	str	r1, [r7, #0]
 8008286:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008288:	88fb      	ldrh	r3, [r7, #6]
 800828a:	2b7f      	cmp	r3, #127	; 0x7f
 800828c:	d802      	bhi.n	8008294 <ff_convert+0x18>
		c = chr;
 800828e:	88fb      	ldrh	r3, [r7, #6]
 8008290:	81fb      	strh	r3, [r7, #14]
 8008292:	e025      	b.n	80082e0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00b      	beq.n	80082b2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800829a:	88fb      	ldrh	r3, [r7, #6]
 800829c:	2bff      	cmp	r3, #255	; 0xff
 800829e:	d805      	bhi.n	80082ac <ff_convert+0x30>
 80082a0:	88fb      	ldrh	r3, [r7, #6]
 80082a2:	3b80      	subs	r3, #128	; 0x80
 80082a4:	4a12      	ldr	r2, [pc, #72]	; (80082f0 <ff_convert+0x74>)
 80082a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082aa:	e000      	b.n	80082ae <ff_convert+0x32>
 80082ac:	2300      	movs	r3, #0
 80082ae:	81fb      	strh	r3, [r7, #14]
 80082b0:	e016      	b.n	80082e0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80082b2:	2300      	movs	r3, #0
 80082b4:	81fb      	strh	r3, [r7, #14]
 80082b6:	e009      	b.n	80082cc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80082b8:	89fb      	ldrh	r3, [r7, #14]
 80082ba:	4a0d      	ldr	r2, [pc, #52]	; (80082f0 <ff_convert+0x74>)
 80082bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082c0:	88fa      	ldrh	r2, [r7, #6]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d006      	beq.n	80082d4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80082c6:	89fb      	ldrh	r3, [r7, #14]
 80082c8:	3301      	adds	r3, #1
 80082ca:	81fb      	strh	r3, [r7, #14]
 80082cc:	89fb      	ldrh	r3, [r7, #14]
 80082ce:	2b7f      	cmp	r3, #127	; 0x7f
 80082d0:	d9f2      	bls.n	80082b8 <ff_convert+0x3c>
 80082d2:	e000      	b.n	80082d6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80082d4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80082d6:	89fb      	ldrh	r3, [r7, #14]
 80082d8:	3380      	adds	r3, #128	; 0x80
 80082da:	b29b      	uxth	r3, r3
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80082e0:	89fb      	ldrh	r3, [r7, #14]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	08008e58 	.word	0x08008e58

080082f4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b087      	sub	sp, #28
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	4603      	mov	r3, r0
 80082fc:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80082fe:	88fb      	ldrh	r3, [r7, #6]
 8008300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008304:	d201      	bcs.n	800830a <ff_wtoupper+0x16>
 8008306:	4b3e      	ldr	r3, [pc, #248]	; (8008400 <ff_wtoupper+0x10c>)
 8008308:	e000      	b.n	800830c <ff_wtoupper+0x18>
 800830a:	4b3e      	ldr	r3, [pc, #248]	; (8008404 <ff_wtoupper+0x110>)
 800830c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	1c9a      	adds	r2, r3, #2
 8008312:	617a      	str	r2, [r7, #20]
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8008318:	8a7b      	ldrh	r3, [r7, #18]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d068      	beq.n	80083f0 <ff_wtoupper+0xfc>
 800831e:	88fa      	ldrh	r2, [r7, #6]
 8008320:	8a7b      	ldrh	r3, [r7, #18]
 8008322:	429a      	cmp	r2, r3
 8008324:	d364      	bcc.n	80083f0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	1c9a      	adds	r2, r3, #2
 800832a:	617a      	str	r2, [r7, #20]
 800832c:	881b      	ldrh	r3, [r3, #0]
 800832e:	823b      	strh	r3, [r7, #16]
 8008330:	8a3b      	ldrh	r3, [r7, #16]
 8008332:	0a1b      	lsrs	r3, r3, #8
 8008334:	81fb      	strh	r3, [r7, #14]
 8008336:	8a3b      	ldrh	r3, [r7, #16]
 8008338:	b2db      	uxtb	r3, r3
 800833a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800833c:	88fa      	ldrh	r2, [r7, #6]
 800833e:	8a79      	ldrh	r1, [r7, #18]
 8008340:	8a3b      	ldrh	r3, [r7, #16]
 8008342:	440b      	add	r3, r1
 8008344:	429a      	cmp	r2, r3
 8008346:	da49      	bge.n	80083dc <ff_wtoupper+0xe8>
			switch (cmd) {
 8008348:	89fb      	ldrh	r3, [r7, #14]
 800834a:	2b08      	cmp	r3, #8
 800834c:	d84f      	bhi.n	80083ee <ff_wtoupper+0xfa>
 800834e:	a201      	add	r2, pc, #4	; (adr r2, 8008354 <ff_wtoupper+0x60>)
 8008350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008354:	08008379 	.word	0x08008379
 8008358:	0800838b 	.word	0x0800838b
 800835c:	080083a1 	.word	0x080083a1
 8008360:	080083a9 	.word	0x080083a9
 8008364:	080083b1 	.word	0x080083b1
 8008368:	080083b9 	.word	0x080083b9
 800836c:	080083c1 	.word	0x080083c1
 8008370:	080083c9 	.word	0x080083c9
 8008374:	080083d1 	.word	0x080083d1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008378:	88fa      	ldrh	r2, [r7, #6]
 800837a:	8a7b      	ldrh	r3, [r7, #18]
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	005b      	lsls	r3, r3, #1
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	4413      	add	r3, r2
 8008384:	881b      	ldrh	r3, [r3, #0]
 8008386:	80fb      	strh	r3, [r7, #6]
 8008388:	e027      	b.n	80083da <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800838a:	88fa      	ldrh	r2, [r7, #6]
 800838c:	8a7b      	ldrh	r3, [r7, #18]
 800838e:	1ad3      	subs	r3, r2, r3
 8008390:	b29b      	uxth	r3, r3
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	b29b      	uxth	r3, r3
 8008398:	88fa      	ldrh	r2, [r7, #6]
 800839a:	1ad3      	subs	r3, r2, r3
 800839c:	80fb      	strh	r3, [r7, #6]
 800839e:	e01c      	b.n	80083da <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80083a0:	88fb      	ldrh	r3, [r7, #6]
 80083a2:	3b10      	subs	r3, #16
 80083a4:	80fb      	strh	r3, [r7, #6]
 80083a6:	e018      	b.n	80083da <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80083a8:	88fb      	ldrh	r3, [r7, #6]
 80083aa:	3b20      	subs	r3, #32
 80083ac:	80fb      	strh	r3, [r7, #6]
 80083ae:	e014      	b.n	80083da <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80083b0:	88fb      	ldrh	r3, [r7, #6]
 80083b2:	3b30      	subs	r3, #48	; 0x30
 80083b4:	80fb      	strh	r3, [r7, #6]
 80083b6:	e010      	b.n	80083da <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80083b8:	88fb      	ldrh	r3, [r7, #6]
 80083ba:	3b1a      	subs	r3, #26
 80083bc:	80fb      	strh	r3, [r7, #6]
 80083be:	e00c      	b.n	80083da <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80083c0:	88fb      	ldrh	r3, [r7, #6]
 80083c2:	3308      	adds	r3, #8
 80083c4:	80fb      	strh	r3, [r7, #6]
 80083c6:	e008      	b.n	80083da <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80083c8:	88fb      	ldrh	r3, [r7, #6]
 80083ca:	3b50      	subs	r3, #80	; 0x50
 80083cc:	80fb      	strh	r3, [r7, #6]
 80083ce:	e004      	b.n	80083da <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80083d0:	88fb      	ldrh	r3, [r7, #6]
 80083d2:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80083d6:	80fb      	strh	r3, [r7, #6]
 80083d8:	bf00      	nop
			}
			break;
 80083da:	e008      	b.n	80083ee <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80083dc:	89fb      	ldrh	r3, [r7, #14]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d195      	bne.n	800830e <ff_wtoupper+0x1a>
 80083e2:	8a3b      	ldrh	r3, [r7, #16]
 80083e4:	005b      	lsls	r3, r3, #1
 80083e6:	697a      	ldr	r2, [r7, #20]
 80083e8:	4413      	add	r3, r2
 80083ea:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80083ec:	e78f      	b.n	800830e <ff_wtoupper+0x1a>
			break;
 80083ee:	bf00      	nop
	}

	return chr;
 80083f0:	88fb      	ldrh	r3, [r7, #6]
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	371c      	adds	r7, #28
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	08008f58 	.word	0x08008f58
 8008404:	0800914c 	.word	0x0800914c

08008408 <__errno>:
 8008408:	4b01      	ldr	r3, [pc, #4]	; (8008410 <__errno+0x8>)
 800840a:	6818      	ldr	r0, [r3, #0]
 800840c:	4770      	bx	lr
 800840e:	bf00      	nop
 8008410:	20000024 	.word	0x20000024

08008414 <__libc_init_array>:
 8008414:	b570      	push	{r4, r5, r6, lr}
 8008416:	4e0d      	ldr	r6, [pc, #52]	; (800844c <__libc_init_array+0x38>)
 8008418:	4c0d      	ldr	r4, [pc, #52]	; (8008450 <__libc_init_array+0x3c>)
 800841a:	1ba4      	subs	r4, r4, r6
 800841c:	10a4      	asrs	r4, r4, #2
 800841e:	2500      	movs	r5, #0
 8008420:	42a5      	cmp	r5, r4
 8008422:	d109      	bne.n	8008438 <__libc_init_array+0x24>
 8008424:	4e0b      	ldr	r6, [pc, #44]	; (8008454 <__libc_init_array+0x40>)
 8008426:	4c0c      	ldr	r4, [pc, #48]	; (8008458 <__libc_init_array+0x44>)
 8008428:	f000 fc3a 	bl	8008ca0 <_init>
 800842c:	1ba4      	subs	r4, r4, r6
 800842e:	10a4      	asrs	r4, r4, #2
 8008430:	2500      	movs	r5, #0
 8008432:	42a5      	cmp	r5, r4
 8008434:	d105      	bne.n	8008442 <__libc_init_array+0x2e>
 8008436:	bd70      	pop	{r4, r5, r6, pc}
 8008438:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800843c:	4798      	blx	r3
 800843e:	3501      	adds	r5, #1
 8008440:	e7ee      	b.n	8008420 <__libc_init_array+0xc>
 8008442:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008446:	4798      	blx	r3
 8008448:	3501      	adds	r5, #1
 800844a:	e7f2      	b.n	8008432 <__libc_init_array+0x1e>
 800844c:	08009244 	.word	0x08009244
 8008450:	08009244 	.word	0x08009244
 8008454:	08009244 	.word	0x08009244
 8008458:	08009248 	.word	0x08009248

0800845c <memset>:
 800845c:	4402      	add	r2, r0
 800845e:	4603      	mov	r3, r0
 8008460:	4293      	cmp	r3, r2
 8008462:	d100      	bne.n	8008466 <memset+0xa>
 8008464:	4770      	bx	lr
 8008466:	f803 1b01 	strb.w	r1, [r3], #1
 800846a:	e7f9      	b.n	8008460 <memset+0x4>

0800846c <sniprintf>:
 800846c:	b40c      	push	{r2, r3}
 800846e:	b530      	push	{r4, r5, lr}
 8008470:	4b17      	ldr	r3, [pc, #92]	; (80084d0 <sniprintf+0x64>)
 8008472:	1e0c      	subs	r4, r1, #0
 8008474:	b09d      	sub	sp, #116	; 0x74
 8008476:	681d      	ldr	r5, [r3, #0]
 8008478:	da08      	bge.n	800848c <sniprintf+0x20>
 800847a:	238b      	movs	r3, #139	; 0x8b
 800847c:	602b      	str	r3, [r5, #0]
 800847e:	f04f 30ff 	mov.w	r0, #4294967295
 8008482:	b01d      	add	sp, #116	; 0x74
 8008484:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008488:	b002      	add	sp, #8
 800848a:	4770      	bx	lr
 800848c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008490:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008494:	bf14      	ite	ne
 8008496:	f104 33ff 	addne.w	r3, r4, #4294967295
 800849a:	4623      	moveq	r3, r4
 800849c:	9304      	str	r3, [sp, #16]
 800849e:	9307      	str	r3, [sp, #28]
 80084a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80084a4:	9002      	str	r0, [sp, #8]
 80084a6:	9006      	str	r0, [sp, #24]
 80084a8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80084ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80084ae:	ab21      	add	r3, sp, #132	; 0x84
 80084b0:	a902      	add	r1, sp, #8
 80084b2:	4628      	mov	r0, r5
 80084b4:	9301      	str	r3, [sp, #4]
 80084b6:	f000 f867 	bl	8008588 <_svfiprintf_r>
 80084ba:	1c43      	adds	r3, r0, #1
 80084bc:	bfbc      	itt	lt
 80084be:	238b      	movlt	r3, #139	; 0x8b
 80084c0:	602b      	strlt	r3, [r5, #0]
 80084c2:	2c00      	cmp	r4, #0
 80084c4:	d0dd      	beq.n	8008482 <sniprintf+0x16>
 80084c6:	9b02      	ldr	r3, [sp, #8]
 80084c8:	2200      	movs	r2, #0
 80084ca:	701a      	strb	r2, [r3, #0]
 80084cc:	e7d9      	b.n	8008482 <sniprintf+0x16>
 80084ce:	bf00      	nop
 80084d0:	20000024 	.word	0x20000024

080084d4 <__ssputs_r>:
 80084d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084d8:	688e      	ldr	r6, [r1, #8]
 80084da:	429e      	cmp	r6, r3
 80084dc:	4682      	mov	sl, r0
 80084de:	460c      	mov	r4, r1
 80084e0:	4690      	mov	r8, r2
 80084e2:	4699      	mov	r9, r3
 80084e4:	d837      	bhi.n	8008556 <__ssputs_r+0x82>
 80084e6:	898a      	ldrh	r2, [r1, #12]
 80084e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084ec:	d031      	beq.n	8008552 <__ssputs_r+0x7e>
 80084ee:	6825      	ldr	r5, [r4, #0]
 80084f0:	6909      	ldr	r1, [r1, #16]
 80084f2:	1a6f      	subs	r7, r5, r1
 80084f4:	6965      	ldr	r5, [r4, #20]
 80084f6:	2302      	movs	r3, #2
 80084f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084fc:	fb95 f5f3 	sdiv	r5, r5, r3
 8008500:	f109 0301 	add.w	r3, r9, #1
 8008504:	443b      	add	r3, r7
 8008506:	429d      	cmp	r5, r3
 8008508:	bf38      	it	cc
 800850a:	461d      	movcc	r5, r3
 800850c:	0553      	lsls	r3, r2, #21
 800850e:	d530      	bpl.n	8008572 <__ssputs_r+0x9e>
 8008510:	4629      	mov	r1, r5
 8008512:	f000 fb2b 	bl	8008b6c <_malloc_r>
 8008516:	4606      	mov	r6, r0
 8008518:	b950      	cbnz	r0, 8008530 <__ssputs_r+0x5c>
 800851a:	230c      	movs	r3, #12
 800851c:	f8ca 3000 	str.w	r3, [sl]
 8008520:	89a3      	ldrh	r3, [r4, #12]
 8008522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008526:	81a3      	strh	r3, [r4, #12]
 8008528:	f04f 30ff 	mov.w	r0, #4294967295
 800852c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008530:	463a      	mov	r2, r7
 8008532:	6921      	ldr	r1, [r4, #16]
 8008534:	f000 faa8 	bl	8008a88 <memcpy>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800853e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	6126      	str	r6, [r4, #16]
 8008546:	6165      	str	r5, [r4, #20]
 8008548:	443e      	add	r6, r7
 800854a:	1bed      	subs	r5, r5, r7
 800854c:	6026      	str	r6, [r4, #0]
 800854e:	60a5      	str	r5, [r4, #8]
 8008550:	464e      	mov	r6, r9
 8008552:	454e      	cmp	r6, r9
 8008554:	d900      	bls.n	8008558 <__ssputs_r+0x84>
 8008556:	464e      	mov	r6, r9
 8008558:	4632      	mov	r2, r6
 800855a:	4641      	mov	r1, r8
 800855c:	6820      	ldr	r0, [r4, #0]
 800855e:	f000 fa9e 	bl	8008a9e <memmove>
 8008562:	68a3      	ldr	r3, [r4, #8]
 8008564:	1b9b      	subs	r3, r3, r6
 8008566:	60a3      	str	r3, [r4, #8]
 8008568:	6823      	ldr	r3, [r4, #0]
 800856a:	441e      	add	r6, r3
 800856c:	6026      	str	r6, [r4, #0]
 800856e:	2000      	movs	r0, #0
 8008570:	e7dc      	b.n	800852c <__ssputs_r+0x58>
 8008572:	462a      	mov	r2, r5
 8008574:	f000 fb54 	bl	8008c20 <_realloc_r>
 8008578:	4606      	mov	r6, r0
 800857a:	2800      	cmp	r0, #0
 800857c:	d1e2      	bne.n	8008544 <__ssputs_r+0x70>
 800857e:	6921      	ldr	r1, [r4, #16]
 8008580:	4650      	mov	r0, sl
 8008582:	f000 faa5 	bl	8008ad0 <_free_r>
 8008586:	e7c8      	b.n	800851a <__ssputs_r+0x46>

08008588 <_svfiprintf_r>:
 8008588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858c:	461d      	mov	r5, r3
 800858e:	898b      	ldrh	r3, [r1, #12]
 8008590:	061f      	lsls	r7, r3, #24
 8008592:	b09d      	sub	sp, #116	; 0x74
 8008594:	4680      	mov	r8, r0
 8008596:	460c      	mov	r4, r1
 8008598:	4616      	mov	r6, r2
 800859a:	d50f      	bpl.n	80085bc <_svfiprintf_r+0x34>
 800859c:	690b      	ldr	r3, [r1, #16]
 800859e:	b96b      	cbnz	r3, 80085bc <_svfiprintf_r+0x34>
 80085a0:	2140      	movs	r1, #64	; 0x40
 80085a2:	f000 fae3 	bl	8008b6c <_malloc_r>
 80085a6:	6020      	str	r0, [r4, #0]
 80085a8:	6120      	str	r0, [r4, #16]
 80085aa:	b928      	cbnz	r0, 80085b8 <_svfiprintf_r+0x30>
 80085ac:	230c      	movs	r3, #12
 80085ae:	f8c8 3000 	str.w	r3, [r8]
 80085b2:	f04f 30ff 	mov.w	r0, #4294967295
 80085b6:	e0c8      	b.n	800874a <_svfiprintf_r+0x1c2>
 80085b8:	2340      	movs	r3, #64	; 0x40
 80085ba:	6163      	str	r3, [r4, #20]
 80085bc:	2300      	movs	r3, #0
 80085be:	9309      	str	r3, [sp, #36]	; 0x24
 80085c0:	2320      	movs	r3, #32
 80085c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085c6:	2330      	movs	r3, #48	; 0x30
 80085c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085cc:	9503      	str	r5, [sp, #12]
 80085ce:	f04f 0b01 	mov.w	fp, #1
 80085d2:	4637      	mov	r7, r6
 80085d4:	463d      	mov	r5, r7
 80085d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80085da:	b10b      	cbz	r3, 80085e0 <_svfiprintf_r+0x58>
 80085dc:	2b25      	cmp	r3, #37	; 0x25
 80085de:	d13e      	bne.n	800865e <_svfiprintf_r+0xd6>
 80085e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80085e4:	d00b      	beq.n	80085fe <_svfiprintf_r+0x76>
 80085e6:	4653      	mov	r3, sl
 80085e8:	4632      	mov	r2, r6
 80085ea:	4621      	mov	r1, r4
 80085ec:	4640      	mov	r0, r8
 80085ee:	f7ff ff71 	bl	80084d4 <__ssputs_r>
 80085f2:	3001      	adds	r0, #1
 80085f4:	f000 80a4 	beq.w	8008740 <_svfiprintf_r+0x1b8>
 80085f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085fa:	4453      	add	r3, sl
 80085fc:	9309      	str	r3, [sp, #36]	; 0x24
 80085fe:	783b      	ldrb	r3, [r7, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 809d 	beq.w	8008740 <_svfiprintf_r+0x1b8>
 8008606:	2300      	movs	r3, #0
 8008608:	f04f 32ff 	mov.w	r2, #4294967295
 800860c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008610:	9304      	str	r3, [sp, #16]
 8008612:	9307      	str	r3, [sp, #28]
 8008614:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008618:	931a      	str	r3, [sp, #104]	; 0x68
 800861a:	462f      	mov	r7, r5
 800861c:	2205      	movs	r2, #5
 800861e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008622:	4850      	ldr	r0, [pc, #320]	; (8008764 <_svfiprintf_r+0x1dc>)
 8008624:	f7f7 fde4 	bl	80001f0 <memchr>
 8008628:	9b04      	ldr	r3, [sp, #16]
 800862a:	b9d0      	cbnz	r0, 8008662 <_svfiprintf_r+0xda>
 800862c:	06d9      	lsls	r1, r3, #27
 800862e:	bf44      	itt	mi
 8008630:	2220      	movmi	r2, #32
 8008632:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008636:	071a      	lsls	r2, r3, #28
 8008638:	bf44      	itt	mi
 800863a:	222b      	movmi	r2, #43	; 0x2b
 800863c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008640:	782a      	ldrb	r2, [r5, #0]
 8008642:	2a2a      	cmp	r2, #42	; 0x2a
 8008644:	d015      	beq.n	8008672 <_svfiprintf_r+0xea>
 8008646:	9a07      	ldr	r2, [sp, #28]
 8008648:	462f      	mov	r7, r5
 800864a:	2000      	movs	r0, #0
 800864c:	250a      	movs	r5, #10
 800864e:	4639      	mov	r1, r7
 8008650:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008654:	3b30      	subs	r3, #48	; 0x30
 8008656:	2b09      	cmp	r3, #9
 8008658:	d94d      	bls.n	80086f6 <_svfiprintf_r+0x16e>
 800865a:	b1b8      	cbz	r0, 800868c <_svfiprintf_r+0x104>
 800865c:	e00f      	b.n	800867e <_svfiprintf_r+0xf6>
 800865e:	462f      	mov	r7, r5
 8008660:	e7b8      	b.n	80085d4 <_svfiprintf_r+0x4c>
 8008662:	4a40      	ldr	r2, [pc, #256]	; (8008764 <_svfiprintf_r+0x1dc>)
 8008664:	1a80      	subs	r0, r0, r2
 8008666:	fa0b f000 	lsl.w	r0, fp, r0
 800866a:	4318      	orrs	r0, r3
 800866c:	9004      	str	r0, [sp, #16]
 800866e:	463d      	mov	r5, r7
 8008670:	e7d3      	b.n	800861a <_svfiprintf_r+0x92>
 8008672:	9a03      	ldr	r2, [sp, #12]
 8008674:	1d11      	adds	r1, r2, #4
 8008676:	6812      	ldr	r2, [r2, #0]
 8008678:	9103      	str	r1, [sp, #12]
 800867a:	2a00      	cmp	r2, #0
 800867c:	db01      	blt.n	8008682 <_svfiprintf_r+0xfa>
 800867e:	9207      	str	r2, [sp, #28]
 8008680:	e004      	b.n	800868c <_svfiprintf_r+0x104>
 8008682:	4252      	negs	r2, r2
 8008684:	f043 0302 	orr.w	r3, r3, #2
 8008688:	9207      	str	r2, [sp, #28]
 800868a:	9304      	str	r3, [sp, #16]
 800868c:	783b      	ldrb	r3, [r7, #0]
 800868e:	2b2e      	cmp	r3, #46	; 0x2e
 8008690:	d10c      	bne.n	80086ac <_svfiprintf_r+0x124>
 8008692:	787b      	ldrb	r3, [r7, #1]
 8008694:	2b2a      	cmp	r3, #42	; 0x2a
 8008696:	d133      	bne.n	8008700 <_svfiprintf_r+0x178>
 8008698:	9b03      	ldr	r3, [sp, #12]
 800869a:	1d1a      	adds	r2, r3, #4
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	9203      	str	r2, [sp, #12]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	bfb8      	it	lt
 80086a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80086a8:	3702      	adds	r7, #2
 80086aa:	9305      	str	r3, [sp, #20]
 80086ac:	4d2e      	ldr	r5, [pc, #184]	; (8008768 <_svfiprintf_r+0x1e0>)
 80086ae:	7839      	ldrb	r1, [r7, #0]
 80086b0:	2203      	movs	r2, #3
 80086b2:	4628      	mov	r0, r5
 80086b4:	f7f7 fd9c 	bl	80001f0 <memchr>
 80086b8:	b138      	cbz	r0, 80086ca <_svfiprintf_r+0x142>
 80086ba:	2340      	movs	r3, #64	; 0x40
 80086bc:	1b40      	subs	r0, r0, r5
 80086be:	fa03 f000 	lsl.w	r0, r3, r0
 80086c2:	9b04      	ldr	r3, [sp, #16]
 80086c4:	4303      	orrs	r3, r0
 80086c6:	3701      	adds	r7, #1
 80086c8:	9304      	str	r3, [sp, #16]
 80086ca:	7839      	ldrb	r1, [r7, #0]
 80086cc:	4827      	ldr	r0, [pc, #156]	; (800876c <_svfiprintf_r+0x1e4>)
 80086ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086d2:	2206      	movs	r2, #6
 80086d4:	1c7e      	adds	r6, r7, #1
 80086d6:	f7f7 fd8b 	bl	80001f0 <memchr>
 80086da:	2800      	cmp	r0, #0
 80086dc:	d038      	beq.n	8008750 <_svfiprintf_r+0x1c8>
 80086de:	4b24      	ldr	r3, [pc, #144]	; (8008770 <_svfiprintf_r+0x1e8>)
 80086e0:	bb13      	cbnz	r3, 8008728 <_svfiprintf_r+0x1a0>
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	3307      	adds	r3, #7
 80086e6:	f023 0307 	bic.w	r3, r3, #7
 80086ea:	3308      	adds	r3, #8
 80086ec:	9303      	str	r3, [sp, #12]
 80086ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f0:	444b      	add	r3, r9
 80086f2:	9309      	str	r3, [sp, #36]	; 0x24
 80086f4:	e76d      	b.n	80085d2 <_svfiprintf_r+0x4a>
 80086f6:	fb05 3202 	mla	r2, r5, r2, r3
 80086fa:	2001      	movs	r0, #1
 80086fc:	460f      	mov	r7, r1
 80086fe:	e7a6      	b.n	800864e <_svfiprintf_r+0xc6>
 8008700:	2300      	movs	r3, #0
 8008702:	3701      	adds	r7, #1
 8008704:	9305      	str	r3, [sp, #20]
 8008706:	4619      	mov	r1, r3
 8008708:	250a      	movs	r5, #10
 800870a:	4638      	mov	r0, r7
 800870c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008710:	3a30      	subs	r2, #48	; 0x30
 8008712:	2a09      	cmp	r2, #9
 8008714:	d903      	bls.n	800871e <_svfiprintf_r+0x196>
 8008716:	2b00      	cmp	r3, #0
 8008718:	d0c8      	beq.n	80086ac <_svfiprintf_r+0x124>
 800871a:	9105      	str	r1, [sp, #20]
 800871c:	e7c6      	b.n	80086ac <_svfiprintf_r+0x124>
 800871e:	fb05 2101 	mla	r1, r5, r1, r2
 8008722:	2301      	movs	r3, #1
 8008724:	4607      	mov	r7, r0
 8008726:	e7f0      	b.n	800870a <_svfiprintf_r+0x182>
 8008728:	ab03      	add	r3, sp, #12
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	4622      	mov	r2, r4
 800872e:	4b11      	ldr	r3, [pc, #68]	; (8008774 <_svfiprintf_r+0x1ec>)
 8008730:	a904      	add	r1, sp, #16
 8008732:	4640      	mov	r0, r8
 8008734:	f3af 8000 	nop.w
 8008738:	f1b0 3fff 	cmp.w	r0, #4294967295
 800873c:	4681      	mov	r9, r0
 800873e:	d1d6      	bne.n	80086ee <_svfiprintf_r+0x166>
 8008740:	89a3      	ldrh	r3, [r4, #12]
 8008742:	065b      	lsls	r3, r3, #25
 8008744:	f53f af35 	bmi.w	80085b2 <_svfiprintf_r+0x2a>
 8008748:	9809      	ldr	r0, [sp, #36]	; 0x24
 800874a:	b01d      	add	sp, #116	; 0x74
 800874c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008750:	ab03      	add	r3, sp, #12
 8008752:	9300      	str	r3, [sp, #0]
 8008754:	4622      	mov	r2, r4
 8008756:	4b07      	ldr	r3, [pc, #28]	; (8008774 <_svfiprintf_r+0x1ec>)
 8008758:	a904      	add	r1, sp, #16
 800875a:	4640      	mov	r0, r8
 800875c:	f000 f882 	bl	8008864 <_printf_i>
 8008760:	e7ea      	b.n	8008738 <_svfiprintf_r+0x1b0>
 8008762:	bf00      	nop
 8008764:	08009208 	.word	0x08009208
 8008768:	0800920e 	.word	0x0800920e
 800876c:	08009212 	.word	0x08009212
 8008770:	00000000 	.word	0x00000000
 8008774:	080084d5 	.word	0x080084d5

08008778 <_printf_common>:
 8008778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800877c:	4691      	mov	r9, r2
 800877e:	461f      	mov	r7, r3
 8008780:	688a      	ldr	r2, [r1, #8]
 8008782:	690b      	ldr	r3, [r1, #16]
 8008784:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008788:	4293      	cmp	r3, r2
 800878a:	bfb8      	it	lt
 800878c:	4613      	movlt	r3, r2
 800878e:	f8c9 3000 	str.w	r3, [r9]
 8008792:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008796:	4606      	mov	r6, r0
 8008798:	460c      	mov	r4, r1
 800879a:	b112      	cbz	r2, 80087a2 <_printf_common+0x2a>
 800879c:	3301      	adds	r3, #1
 800879e:	f8c9 3000 	str.w	r3, [r9]
 80087a2:	6823      	ldr	r3, [r4, #0]
 80087a4:	0699      	lsls	r1, r3, #26
 80087a6:	bf42      	ittt	mi
 80087a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80087ac:	3302      	addmi	r3, #2
 80087ae:	f8c9 3000 	strmi.w	r3, [r9]
 80087b2:	6825      	ldr	r5, [r4, #0]
 80087b4:	f015 0506 	ands.w	r5, r5, #6
 80087b8:	d107      	bne.n	80087ca <_printf_common+0x52>
 80087ba:	f104 0a19 	add.w	sl, r4, #25
 80087be:	68e3      	ldr	r3, [r4, #12]
 80087c0:	f8d9 2000 	ldr.w	r2, [r9]
 80087c4:	1a9b      	subs	r3, r3, r2
 80087c6:	42ab      	cmp	r3, r5
 80087c8:	dc28      	bgt.n	800881c <_printf_common+0xa4>
 80087ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80087ce:	6822      	ldr	r2, [r4, #0]
 80087d0:	3300      	adds	r3, #0
 80087d2:	bf18      	it	ne
 80087d4:	2301      	movne	r3, #1
 80087d6:	0692      	lsls	r2, r2, #26
 80087d8:	d42d      	bmi.n	8008836 <_printf_common+0xbe>
 80087da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087de:	4639      	mov	r1, r7
 80087e0:	4630      	mov	r0, r6
 80087e2:	47c0      	blx	r8
 80087e4:	3001      	adds	r0, #1
 80087e6:	d020      	beq.n	800882a <_printf_common+0xb2>
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	68e5      	ldr	r5, [r4, #12]
 80087ec:	f8d9 2000 	ldr.w	r2, [r9]
 80087f0:	f003 0306 	and.w	r3, r3, #6
 80087f4:	2b04      	cmp	r3, #4
 80087f6:	bf08      	it	eq
 80087f8:	1aad      	subeq	r5, r5, r2
 80087fa:	68a3      	ldr	r3, [r4, #8]
 80087fc:	6922      	ldr	r2, [r4, #16]
 80087fe:	bf0c      	ite	eq
 8008800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008804:	2500      	movne	r5, #0
 8008806:	4293      	cmp	r3, r2
 8008808:	bfc4      	itt	gt
 800880a:	1a9b      	subgt	r3, r3, r2
 800880c:	18ed      	addgt	r5, r5, r3
 800880e:	f04f 0900 	mov.w	r9, #0
 8008812:	341a      	adds	r4, #26
 8008814:	454d      	cmp	r5, r9
 8008816:	d11a      	bne.n	800884e <_printf_common+0xd6>
 8008818:	2000      	movs	r0, #0
 800881a:	e008      	b.n	800882e <_printf_common+0xb6>
 800881c:	2301      	movs	r3, #1
 800881e:	4652      	mov	r2, sl
 8008820:	4639      	mov	r1, r7
 8008822:	4630      	mov	r0, r6
 8008824:	47c0      	blx	r8
 8008826:	3001      	adds	r0, #1
 8008828:	d103      	bne.n	8008832 <_printf_common+0xba>
 800882a:	f04f 30ff 	mov.w	r0, #4294967295
 800882e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008832:	3501      	adds	r5, #1
 8008834:	e7c3      	b.n	80087be <_printf_common+0x46>
 8008836:	18e1      	adds	r1, r4, r3
 8008838:	1c5a      	adds	r2, r3, #1
 800883a:	2030      	movs	r0, #48	; 0x30
 800883c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008840:	4422      	add	r2, r4
 8008842:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008846:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800884a:	3302      	adds	r3, #2
 800884c:	e7c5      	b.n	80087da <_printf_common+0x62>
 800884e:	2301      	movs	r3, #1
 8008850:	4622      	mov	r2, r4
 8008852:	4639      	mov	r1, r7
 8008854:	4630      	mov	r0, r6
 8008856:	47c0      	blx	r8
 8008858:	3001      	adds	r0, #1
 800885a:	d0e6      	beq.n	800882a <_printf_common+0xb2>
 800885c:	f109 0901 	add.w	r9, r9, #1
 8008860:	e7d8      	b.n	8008814 <_printf_common+0x9c>
	...

08008864 <_printf_i>:
 8008864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008868:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800886c:	460c      	mov	r4, r1
 800886e:	7e09      	ldrb	r1, [r1, #24]
 8008870:	b085      	sub	sp, #20
 8008872:	296e      	cmp	r1, #110	; 0x6e
 8008874:	4617      	mov	r7, r2
 8008876:	4606      	mov	r6, r0
 8008878:	4698      	mov	r8, r3
 800887a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800887c:	f000 80b3 	beq.w	80089e6 <_printf_i+0x182>
 8008880:	d822      	bhi.n	80088c8 <_printf_i+0x64>
 8008882:	2963      	cmp	r1, #99	; 0x63
 8008884:	d036      	beq.n	80088f4 <_printf_i+0x90>
 8008886:	d80a      	bhi.n	800889e <_printf_i+0x3a>
 8008888:	2900      	cmp	r1, #0
 800888a:	f000 80b9 	beq.w	8008a00 <_printf_i+0x19c>
 800888e:	2958      	cmp	r1, #88	; 0x58
 8008890:	f000 8083 	beq.w	800899a <_printf_i+0x136>
 8008894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008898:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800889c:	e032      	b.n	8008904 <_printf_i+0xa0>
 800889e:	2964      	cmp	r1, #100	; 0x64
 80088a0:	d001      	beq.n	80088a6 <_printf_i+0x42>
 80088a2:	2969      	cmp	r1, #105	; 0x69
 80088a4:	d1f6      	bne.n	8008894 <_printf_i+0x30>
 80088a6:	6820      	ldr	r0, [r4, #0]
 80088a8:	6813      	ldr	r3, [r2, #0]
 80088aa:	0605      	lsls	r5, r0, #24
 80088ac:	f103 0104 	add.w	r1, r3, #4
 80088b0:	d52a      	bpl.n	8008908 <_printf_i+0xa4>
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	6011      	str	r1, [r2, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	da03      	bge.n	80088c2 <_printf_i+0x5e>
 80088ba:	222d      	movs	r2, #45	; 0x2d
 80088bc:	425b      	negs	r3, r3
 80088be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80088c2:	486f      	ldr	r0, [pc, #444]	; (8008a80 <_printf_i+0x21c>)
 80088c4:	220a      	movs	r2, #10
 80088c6:	e039      	b.n	800893c <_printf_i+0xd8>
 80088c8:	2973      	cmp	r1, #115	; 0x73
 80088ca:	f000 809d 	beq.w	8008a08 <_printf_i+0x1a4>
 80088ce:	d808      	bhi.n	80088e2 <_printf_i+0x7e>
 80088d0:	296f      	cmp	r1, #111	; 0x6f
 80088d2:	d020      	beq.n	8008916 <_printf_i+0xb2>
 80088d4:	2970      	cmp	r1, #112	; 0x70
 80088d6:	d1dd      	bne.n	8008894 <_printf_i+0x30>
 80088d8:	6823      	ldr	r3, [r4, #0]
 80088da:	f043 0320 	orr.w	r3, r3, #32
 80088de:	6023      	str	r3, [r4, #0]
 80088e0:	e003      	b.n	80088ea <_printf_i+0x86>
 80088e2:	2975      	cmp	r1, #117	; 0x75
 80088e4:	d017      	beq.n	8008916 <_printf_i+0xb2>
 80088e6:	2978      	cmp	r1, #120	; 0x78
 80088e8:	d1d4      	bne.n	8008894 <_printf_i+0x30>
 80088ea:	2378      	movs	r3, #120	; 0x78
 80088ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088f0:	4864      	ldr	r0, [pc, #400]	; (8008a84 <_printf_i+0x220>)
 80088f2:	e055      	b.n	80089a0 <_printf_i+0x13c>
 80088f4:	6813      	ldr	r3, [r2, #0]
 80088f6:	1d19      	adds	r1, r3, #4
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6011      	str	r1, [r2, #0]
 80088fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008904:	2301      	movs	r3, #1
 8008906:	e08c      	b.n	8008a22 <_printf_i+0x1be>
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6011      	str	r1, [r2, #0]
 800890c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008910:	bf18      	it	ne
 8008912:	b21b      	sxthne	r3, r3
 8008914:	e7cf      	b.n	80088b6 <_printf_i+0x52>
 8008916:	6813      	ldr	r3, [r2, #0]
 8008918:	6825      	ldr	r5, [r4, #0]
 800891a:	1d18      	adds	r0, r3, #4
 800891c:	6010      	str	r0, [r2, #0]
 800891e:	0628      	lsls	r0, r5, #24
 8008920:	d501      	bpl.n	8008926 <_printf_i+0xc2>
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	e002      	b.n	800892c <_printf_i+0xc8>
 8008926:	0668      	lsls	r0, r5, #25
 8008928:	d5fb      	bpl.n	8008922 <_printf_i+0xbe>
 800892a:	881b      	ldrh	r3, [r3, #0]
 800892c:	4854      	ldr	r0, [pc, #336]	; (8008a80 <_printf_i+0x21c>)
 800892e:	296f      	cmp	r1, #111	; 0x6f
 8008930:	bf14      	ite	ne
 8008932:	220a      	movne	r2, #10
 8008934:	2208      	moveq	r2, #8
 8008936:	2100      	movs	r1, #0
 8008938:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800893c:	6865      	ldr	r5, [r4, #4]
 800893e:	60a5      	str	r5, [r4, #8]
 8008940:	2d00      	cmp	r5, #0
 8008942:	f2c0 8095 	blt.w	8008a70 <_printf_i+0x20c>
 8008946:	6821      	ldr	r1, [r4, #0]
 8008948:	f021 0104 	bic.w	r1, r1, #4
 800894c:	6021      	str	r1, [r4, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d13d      	bne.n	80089ce <_printf_i+0x16a>
 8008952:	2d00      	cmp	r5, #0
 8008954:	f040 808e 	bne.w	8008a74 <_printf_i+0x210>
 8008958:	4665      	mov	r5, ip
 800895a:	2a08      	cmp	r2, #8
 800895c:	d10b      	bne.n	8008976 <_printf_i+0x112>
 800895e:	6823      	ldr	r3, [r4, #0]
 8008960:	07db      	lsls	r3, r3, #31
 8008962:	d508      	bpl.n	8008976 <_printf_i+0x112>
 8008964:	6923      	ldr	r3, [r4, #16]
 8008966:	6862      	ldr	r2, [r4, #4]
 8008968:	429a      	cmp	r2, r3
 800896a:	bfde      	ittt	le
 800896c:	2330      	movle	r3, #48	; 0x30
 800896e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008972:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008976:	ebac 0305 	sub.w	r3, ip, r5
 800897a:	6123      	str	r3, [r4, #16]
 800897c:	f8cd 8000 	str.w	r8, [sp]
 8008980:	463b      	mov	r3, r7
 8008982:	aa03      	add	r2, sp, #12
 8008984:	4621      	mov	r1, r4
 8008986:	4630      	mov	r0, r6
 8008988:	f7ff fef6 	bl	8008778 <_printf_common>
 800898c:	3001      	adds	r0, #1
 800898e:	d14d      	bne.n	8008a2c <_printf_i+0x1c8>
 8008990:	f04f 30ff 	mov.w	r0, #4294967295
 8008994:	b005      	add	sp, #20
 8008996:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800899a:	4839      	ldr	r0, [pc, #228]	; (8008a80 <_printf_i+0x21c>)
 800899c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80089a0:	6813      	ldr	r3, [r2, #0]
 80089a2:	6821      	ldr	r1, [r4, #0]
 80089a4:	1d1d      	adds	r5, r3, #4
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	6015      	str	r5, [r2, #0]
 80089aa:	060a      	lsls	r2, r1, #24
 80089ac:	d50b      	bpl.n	80089c6 <_printf_i+0x162>
 80089ae:	07ca      	lsls	r2, r1, #31
 80089b0:	bf44      	itt	mi
 80089b2:	f041 0120 	orrmi.w	r1, r1, #32
 80089b6:	6021      	strmi	r1, [r4, #0]
 80089b8:	b91b      	cbnz	r3, 80089c2 <_printf_i+0x15e>
 80089ba:	6822      	ldr	r2, [r4, #0]
 80089bc:	f022 0220 	bic.w	r2, r2, #32
 80089c0:	6022      	str	r2, [r4, #0]
 80089c2:	2210      	movs	r2, #16
 80089c4:	e7b7      	b.n	8008936 <_printf_i+0xd2>
 80089c6:	064d      	lsls	r5, r1, #25
 80089c8:	bf48      	it	mi
 80089ca:	b29b      	uxthmi	r3, r3
 80089cc:	e7ef      	b.n	80089ae <_printf_i+0x14a>
 80089ce:	4665      	mov	r5, ip
 80089d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80089d4:	fb02 3311 	mls	r3, r2, r1, r3
 80089d8:	5cc3      	ldrb	r3, [r0, r3]
 80089da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80089de:	460b      	mov	r3, r1
 80089e0:	2900      	cmp	r1, #0
 80089e2:	d1f5      	bne.n	80089d0 <_printf_i+0x16c>
 80089e4:	e7b9      	b.n	800895a <_printf_i+0xf6>
 80089e6:	6813      	ldr	r3, [r2, #0]
 80089e8:	6825      	ldr	r5, [r4, #0]
 80089ea:	6961      	ldr	r1, [r4, #20]
 80089ec:	1d18      	adds	r0, r3, #4
 80089ee:	6010      	str	r0, [r2, #0]
 80089f0:	0628      	lsls	r0, r5, #24
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	d501      	bpl.n	80089fa <_printf_i+0x196>
 80089f6:	6019      	str	r1, [r3, #0]
 80089f8:	e002      	b.n	8008a00 <_printf_i+0x19c>
 80089fa:	066a      	lsls	r2, r5, #25
 80089fc:	d5fb      	bpl.n	80089f6 <_printf_i+0x192>
 80089fe:	8019      	strh	r1, [r3, #0]
 8008a00:	2300      	movs	r3, #0
 8008a02:	6123      	str	r3, [r4, #16]
 8008a04:	4665      	mov	r5, ip
 8008a06:	e7b9      	b.n	800897c <_printf_i+0x118>
 8008a08:	6813      	ldr	r3, [r2, #0]
 8008a0a:	1d19      	adds	r1, r3, #4
 8008a0c:	6011      	str	r1, [r2, #0]
 8008a0e:	681d      	ldr	r5, [r3, #0]
 8008a10:	6862      	ldr	r2, [r4, #4]
 8008a12:	2100      	movs	r1, #0
 8008a14:	4628      	mov	r0, r5
 8008a16:	f7f7 fbeb 	bl	80001f0 <memchr>
 8008a1a:	b108      	cbz	r0, 8008a20 <_printf_i+0x1bc>
 8008a1c:	1b40      	subs	r0, r0, r5
 8008a1e:	6060      	str	r0, [r4, #4]
 8008a20:	6863      	ldr	r3, [r4, #4]
 8008a22:	6123      	str	r3, [r4, #16]
 8008a24:	2300      	movs	r3, #0
 8008a26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a2a:	e7a7      	b.n	800897c <_printf_i+0x118>
 8008a2c:	6923      	ldr	r3, [r4, #16]
 8008a2e:	462a      	mov	r2, r5
 8008a30:	4639      	mov	r1, r7
 8008a32:	4630      	mov	r0, r6
 8008a34:	47c0      	blx	r8
 8008a36:	3001      	adds	r0, #1
 8008a38:	d0aa      	beq.n	8008990 <_printf_i+0x12c>
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	079b      	lsls	r3, r3, #30
 8008a3e:	d413      	bmi.n	8008a68 <_printf_i+0x204>
 8008a40:	68e0      	ldr	r0, [r4, #12]
 8008a42:	9b03      	ldr	r3, [sp, #12]
 8008a44:	4298      	cmp	r0, r3
 8008a46:	bfb8      	it	lt
 8008a48:	4618      	movlt	r0, r3
 8008a4a:	e7a3      	b.n	8008994 <_printf_i+0x130>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	464a      	mov	r2, r9
 8008a50:	4639      	mov	r1, r7
 8008a52:	4630      	mov	r0, r6
 8008a54:	47c0      	blx	r8
 8008a56:	3001      	adds	r0, #1
 8008a58:	d09a      	beq.n	8008990 <_printf_i+0x12c>
 8008a5a:	3501      	adds	r5, #1
 8008a5c:	68e3      	ldr	r3, [r4, #12]
 8008a5e:	9a03      	ldr	r2, [sp, #12]
 8008a60:	1a9b      	subs	r3, r3, r2
 8008a62:	42ab      	cmp	r3, r5
 8008a64:	dcf2      	bgt.n	8008a4c <_printf_i+0x1e8>
 8008a66:	e7eb      	b.n	8008a40 <_printf_i+0x1dc>
 8008a68:	2500      	movs	r5, #0
 8008a6a:	f104 0919 	add.w	r9, r4, #25
 8008a6e:	e7f5      	b.n	8008a5c <_printf_i+0x1f8>
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d1ac      	bne.n	80089ce <_printf_i+0x16a>
 8008a74:	7803      	ldrb	r3, [r0, #0]
 8008a76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a7e:	e76c      	b.n	800895a <_printf_i+0xf6>
 8008a80:	08009219 	.word	0x08009219
 8008a84:	0800922a 	.word	0x0800922a

08008a88 <memcpy>:
 8008a88:	b510      	push	{r4, lr}
 8008a8a:	1e43      	subs	r3, r0, #1
 8008a8c:	440a      	add	r2, r1
 8008a8e:	4291      	cmp	r1, r2
 8008a90:	d100      	bne.n	8008a94 <memcpy+0xc>
 8008a92:	bd10      	pop	{r4, pc}
 8008a94:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a9c:	e7f7      	b.n	8008a8e <memcpy+0x6>

08008a9e <memmove>:
 8008a9e:	4288      	cmp	r0, r1
 8008aa0:	b510      	push	{r4, lr}
 8008aa2:	eb01 0302 	add.w	r3, r1, r2
 8008aa6:	d807      	bhi.n	8008ab8 <memmove+0x1a>
 8008aa8:	1e42      	subs	r2, r0, #1
 8008aaa:	4299      	cmp	r1, r3
 8008aac:	d00a      	beq.n	8008ac4 <memmove+0x26>
 8008aae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ab2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008ab6:	e7f8      	b.n	8008aaa <memmove+0xc>
 8008ab8:	4283      	cmp	r3, r0
 8008aba:	d9f5      	bls.n	8008aa8 <memmove+0xa>
 8008abc:	1881      	adds	r1, r0, r2
 8008abe:	1ad2      	subs	r2, r2, r3
 8008ac0:	42d3      	cmn	r3, r2
 8008ac2:	d100      	bne.n	8008ac6 <memmove+0x28>
 8008ac4:	bd10      	pop	{r4, pc}
 8008ac6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008aca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008ace:	e7f7      	b.n	8008ac0 <memmove+0x22>

08008ad0 <_free_r>:
 8008ad0:	b538      	push	{r3, r4, r5, lr}
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	2900      	cmp	r1, #0
 8008ad6:	d045      	beq.n	8008b64 <_free_r+0x94>
 8008ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008adc:	1f0c      	subs	r4, r1, #4
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	bfb8      	it	lt
 8008ae2:	18e4      	addlt	r4, r4, r3
 8008ae4:	f000 f8d2 	bl	8008c8c <__malloc_lock>
 8008ae8:	4a1f      	ldr	r2, [pc, #124]	; (8008b68 <_free_r+0x98>)
 8008aea:	6813      	ldr	r3, [r2, #0]
 8008aec:	4610      	mov	r0, r2
 8008aee:	b933      	cbnz	r3, 8008afe <_free_r+0x2e>
 8008af0:	6063      	str	r3, [r4, #4]
 8008af2:	6014      	str	r4, [r2, #0]
 8008af4:	4628      	mov	r0, r5
 8008af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008afa:	f000 b8c8 	b.w	8008c8e <__malloc_unlock>
 8008afe:	42a3      	cmp	r3, r4
 8008b00:	d90c      	bls.n	8008b1c <_free_r+0x4c>
 8008b02:	6821      	ldr	r1, [r4, #0]
 8008b04:	1862      	adds	r2, r4, r1
 8008b06:	4293      	cmp	r3, r2
 8008b08:	bf04      	itt	eq
 8008b0a:	681a      	ldreq	r2, [r3, #0]
 8008b0c:	685b      	ldreq	r3, [r3, #4]
 8008b0e:	6063      	str	r3, [r4, #4]
 8008b10:	bf04      	itt	eq
 8008b12:	1852      	addeq	r2, r2, r1
 8008b14:	6022      	streq	r2, [r4, #0]
 8008b16:	6004      	str	r4, [r0, #0]
 8008b18:	e7ec      	b.n	8008af4 <_free_r+0x24>
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	b10a      	cbz	r2, 8008b24 <_free_r+0x54>
 8008b20:	42a2      	cmp	r2, r4
 8008b22:	d9fa      	bls.n	8008b1a <_free_r+0x4a>
 8008b24:	6819      	ldr	r1, [r3, #0]
 8008b26:	1858      	adds	r0, r3, r1
 8008b28:	42a0      	cmp	r0, r4
 8008b2a:	d10b      	bne.n	8008b44 <_free_r+0x74>
 8008b2c:	6820      	ldr	r0, [r4, #0]
 8008b2e:	4401      	add	r1, r0
 8008b30:	1858      	adds	r0, r3, r1
 8008b32:	4282      	cmp	r2, r0
 8008b34:	6019      	str	r1, [r3, #0]
 8008b36:	d1dd      	bne.n	8008af4 <_free_r+0x24>
 8008b38:	6810      	ldr	r0, [r2, #0]
 8008b3a:	6852      	ldr	r2, [r2, #4]
 8008b3c:	605a      	str	r2, [r3, #4]
 8008b3e:	4401      	add	r1, r0
 8008b40:	6019      	str	r1, [r3, #0]
 8008b42:	e7d7      	b.n	8008af4 <_free_r+0x24>
 8008b44:	d902      	bls.n	8008b4c <_free_r+0x7c>
 8008b46:	230c      	movs	r3, #12
 8008b48:	602b      	str	r3, [r5, #0]
 8008b4a:	e7d3      	b.n	8008af4 <_free_r+0x24>
 8008b4c:	6820      	ldr	r0, [r4, #0]
 8008b4e:	1821      	adds	r1, r4, r0
 8008b50:	428a      	cmp	r2, r1
 8008b52:	bf04      	itt	eq
 8008b54:	6811      	ldreq	r1, [r2, #0]
 8008b56:	6852      	ldreq	r2, [r2, #4]
 8008b58:	6062      	str	r2, [r4, #4]
 8008b5a:	bf04      	itt	eq
 8008b5c:	1809      	addeq	r1, r1, r0
 8008b5e:	6021      	streq	r1, [r4, #0]
 8008b60:	605c      	str	r4, [r3, #4]
 8008b62:	e7c7      	b.n	8008af4 <_free_r+0x24>
 8008b64:	bd38      	pop	{r3, r4, r5, pc}
 8008b66:	bf00      	nop
 8008b68:	200002fc 	.word	0x200002fc

08008b6c <_malloc_r>:
 8008b6c:	b570      	push	{r4, r5, r6, lr}
 8008b6e:	1ccd      	adds	r5, r1, #3
 8008b70:	f025 0503 	bic.w	r5, r5, #3
 8008b74:	3508      	adds	r5, #8
 8008b76:	2d0c      	cmp	r5, #12
 8008b78:	bf38      	it	cc
 8008b7a:	250c      	movcc	r5, #12
 8008b7c:	2d00      	cmp	r5, #0
 8008b7e:	4606      	mov	r6, r0
 8008b80:	db01      	blt.n	8008b86 <_malloc_r+0x1a>
 8008b82:	42a9      	cmp	r1, r5
 8008b84:	d903      	bls.n	8008b8e <_malloc_r+0x22>
 8008b86:	230c      	movs	r3, #12
 8008b88:	6033      	str	r3, [r6, #0]
 8008b8a:	2000      	movs	r0, #0
 8008b8c:	bd70      	pop	{r4, r5, r6, pc}
 8008b8e:	f000 f87d 	bl	8008c8c <__malloc_lock>
 8008b92:	4a21      	ldr	r2, [pc, #132]	; (8008c18 <_malloc_r+0xac>)
 8008b94:	6814      	ldr	r4, [r2, #0]
 8008b96:	4621      	mov	r1, r4
 8008b98:	b991      	cbnz	r1, 8008bc0 <_malloc_r+0x54>
 8008b9a:	4c20      	ldr	r4, [pc, #128]	; (8008c1c <_malloc_r+0xb0>)
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	b91b      	cbnz	r3, 8008ba8 <_malloc_r+0x3c>
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f000 f863 	bl	8008c6c <_sbrk_r>
 8008ba6:	6020      	str	r0, [r4, #0]
 8008ba8:	4629      	mov	r1, r5
 8008baa:	4630      	mov	r0, r6
 8008bac:	f000 f85e 	bl	8008c6c <_sbrk_r>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d124      	bne.n	8008bfe <_malloc_r+0x92>
 8008bb4:	230c      	movs	r3, #12
 8008bb6:	6033      	str	r3, [r6, #0]
 8008bb8:	4630      	mov	r0, r6
 8008bba:	f000 f868 	bl	8008c8e <__malloc_unlock>
 8008bbe:	e7e4      	b.n	8008b8a <_malloc_r+0x1e>
 8008bc0:	680b      	ldr	r3, [r1, #0]
 8008bc2:	1b5b      	subs	r3, r3, r5
 8008bc4:	d418      	bmi.n	8008bf8 <_malloc_r+0x8c>
 8008bc6:	2b0b      	cmp	r3, #11
 8008bc8:	d90f      	bls.n	8008bea <_malloc_r+0x7e>
 8008bca:	600b      	str	r3, [r1, #0]
 8008bcc:	50cd      	str	r5, [r1, r3]
 8008bce:	18cc      	adds	r4, r1, r3
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	f000 f85c 	bl	8008c8e <__malloc_unlock>
 8008bd6:	f104 000b 	add.w	r0, r4, #11
 8008bda:	1d23      	adds	r3, r4, #4
 8008bdc:	f020 0007 	bic.w	r0, r0, #7
 8008be0:	1ac3      	subs	r3, r0, r3
 8008be2:	d0d3      	beq.n	8008b8c <_malloc_r+0x20>
 8008be4:	425a      	negs	r2, r3
 8008be6:	50e2      	str	r2, [r4, r3]
 8008be8:	e7d0      	b.n	8008b8c <_malloc_r+0x20>
 8008bea:	428c      	cmp	r4, r1
 8008bec:	684b      	ldr	r3, [r1, #4]
 8008bee:	bf16      	itet	ne
 8008bf0:	6063      	strne	r3, [r4, #4]
 8008bf2:	6013      	streq	r3, [r2, #0]
 8008bf4:	460c      	movne	r4, r1
 8008bf6:	e7eb      	b.n	8008bd0 <_malloc_r+0x64>
 8008bf8:	460c      	mov	r4, r1
 8008bfa:	6849      	ldr	r1, [r1, #4]
 8008bfc:	e7cc      	b.n	8008b98 <_malloc_r+0x2c>
 8008bfe:	1cc4      	adds	r4, r0, #3
 8008c00:	f024 0403 	bic.w	r4, r4, #3
 8008c04:	42a0      	cmp	r0, r4
 8008c06:	d005      	beq.n	8008c14 <_malloc_r+0xa8>
 8008c08:	1a21      	subs	r1, r4, r0
 8008c0a:	4630      	mov	r0, r6
 8008c0c:	f000 f82e 	bl	8008c6c <_sbrk_r>
 8008c10:	3001      	adds	r0, #1
 8008c12:	d0cf      	beq.n	8008bb4 <_malloc_r+0x48>
 8008c14:	6025      	str	r5, [r4, #0]
 8008c16:	e7db      	b.n	8008bd0 <_malloc_r+0x64>
 8008c18:	200002fc 	.word	0x200002fc
 8008c1c:	20000300 	.word	0x20000300

08008c20 <_realloc_r>:
 8008c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c22:	4607      	mov	r7, r0
 8008c24:	4614      	mov	r4, r2
 8008c26:	460e      	mov	r6, r1
 8008c28:	b921      	cbnz	r1, 8008c34 <_realloc_r+0x14>
 8008c2a:	4611      	mov	r1, r2
 8008c2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c30:	f7ff bf9c 	b.w	8008b6c <_malloc_r>
 8008c34:	b922      	cbnz	r2, 8008c40 <_realloc_r+0x20>
 8008c36:	f7ff ff4b 	bl	8008ad0 <_free_r>
 8008c3a:	4625      	mov	r5, r4
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c40:	f000 f826 	bl	8008c90 <_malloc_usable_size_r>
 8008c44:	42a0      	cmp	r0, r4
 8008c46:	d20f      	bcs.n	8008c68 <_realloc_r+0x48>
 8008c48:	4621      	mov	r1, r4
 8008c4a:	4638      	mov	r0, r7
 8008c4c:	f7ff ff8e 	bl	8008b6c <_malloc_r>
 8008c50:	4605      	mov	r5, r0
 8008c52:	2800      	cmp	r0, #0
 8008c54:	d0f2      	beq.n	8008c3c <_realloc_r+0x1c>
 8008c56:	4631      	mov	r1, r6
 8008c58:	4622      	mov	r2, r4
 8008c5a:	f7ff ff15 	bl	8008a88 <memcpy>
 8008c5e:	4631      	mov	r1, r6
 8008c60:	4638      	mov	r0, r7
 8008c62:	f7ff ff35 	bl	8008ad0 <_free_r>
 8008c66:	e7e9      	b.n	8008c3c <_realloc_r+0x1c>
 8008c68:	4635      	mov	r5, r6
 8008c6a:	e7e7      	b.n	8008c3c <_realloc_r+0x1c>

08008c6c <_sbrk_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4c06      	ldr	r4, [pc, #24]	; (8008c88 <_sbrk_r+0x1c>)
 8008c70:	2300      	movs	r3, #0
 8008c72:	4605      	mov	r5, r0
 8008c74:	4608      	mov	r0, r1
 8008c76:	6023      	str	r3, [r4, #0]
 8008c78:	f7f8 ff90 	bl	8001b9c <_sbrk>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_sbrk_r+0x1a>
 8008c80:	6823      	ldr	r3, [r4, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_sbrk_r+0x1a>
 8008c84:	602b      	str	r3, [r5, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	200024d0 	.word	0x200024d0

08008c8c <__malloc_lock>:
 8008c8c:	4770      	bx	lr

08008c8e <__malloc_unlock>:
 8008c8e:	4770      	bx	lr

08008c90 <_malloc_usable_size_r>:
 8008c90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c94:	1f18      	subs	r0, r3, #4
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	bfbc      	itt	lt
 8008c9a:	580b      	ldrlt	r3, [r1, r0]
 8008c9c:	18c0      	addlt	r0, r0, r3
 8008c9e:	4770      	bx	lr

08008ca0 <_init>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	bf00      	nop
 8008ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ca6:	bc08      	pop	{r3}
 8008ca8:	469e      	mov	lr, r3
 8008caa:	4770      	bx	lr

08008cac <_fini>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr
