{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_crc12.v@54:64@HdlIdDef", "\n  input [WIDTH-1:0] data_in,\n  output [11:0] crc12\n);\n\nreg [11:0] state = 12'b0;\n\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+12:0] full_state;\n\nassign full_state = {init ? 12'h0 : state, feedback};\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_crc12.v@56:66", "  output [11:0] crc12\n);\n\nreg [11:0] state = 12'b0;\n\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+12:0] full_state;\n\nassign full_state = {init ? 12'h0 : state, feedback};\nassign feedback = full_state[WIDTH-1+12:12] ^\n                  full_state[WIDTH-1:11] ^\n"], ["hdl/library/jesd204/jesd204_common/jesd204_crc12.v@57:67", ");\n\nreg [11:0] state = 12'b0;\n\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+12:0] full_state;\n\nassign full_state = {init ? 12'h0 : state, feedback};\nassign feedback = full_state[WIDTH-1+12:12] ^\n                  full_state[WIDTH-1:11] ^\n                  full_state[WIDTH-1:10] ^\n"]], "Diff Content": {"Delete": [[59, "reg [11:0] state = 12'b0;\n"]], "Add": [[59, "  reg [11:0] state = 12'b0;\n"]]}}