Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 16 17:18:44 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.024        0.000                      0                  104        0.186        0.000                      0                  104        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.390        0.000                      0                   69        0.186        0.000                      0                   69        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.024        0.000                      0                   35        0.685        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.704ns (20.855%)  route 2.672ns (79.145%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 13.179 - 10.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.941     3.711    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456     4.167 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.019     5.186    U_Stopwatch_DP/U_Tick_100hz/r_counter[15]
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.310 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=20, routed)          1.653     6.963    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.087 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.087    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[1]
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.680    13.179    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism              0.302    13.481    
                         clock uncertainty           -0.035    13.446    
    SLICE_X63Y35         FDCE (Setup_fdce_C_D)        0.031    13.477    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.899ns (52.931%)  route 1.689ns (47.069%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.799     3.569    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.456     4.025 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.738     4.763    U_Stopwatch_DP/U_Tick_100hz/r_counter[6]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.437 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.437    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.551    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.665    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.904 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.951     6.855    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__3_n_5
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.302     7.157 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.157    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[19]
    SLICE_X61Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.787    13.286    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X61Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.271    13.557    
                         clock uncertainty           -0.035    13.522    
    SLICE_X61Y38         FDCE (Setup_fdce_C_D)        0.029    13.551    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.949ns (54.378%)  route 1.635ns (45.622%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X61Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[1]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_FND_CNTL/U_CLK_Div/r_counter0_carry_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_FND_CNTL/U_CLK_Div/r_counter0_carry__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_FND_CNTL/U_CLK_Div/r_counter0_carry__1_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.483 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.944     8.427    U_FND_CNTL/U_CLK_Div/r_counter0_carry__2_n_4
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.307     8.734 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.734    U_FND_CNTL/U_CLK_Div/r_counter[16]
    SLICE_X61Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.852    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X61Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.031    15.146    U_FND_CNTL/U_CLK_Div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.704ns (21.751%)  route 2.533ns (78.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 13.191 - 10.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.941     3.711    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456     4.167 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.019     5.186    U_Stopwatch_DP/U_Tick_100hz/r_counter[15]
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.310 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=20, routed)          1.514     6.824    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.948 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     6.948    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[5]
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.692    13.191    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism              0.325    13.516    
                         clock uncertainty           -0.035    13.481    
    SLICE_X63Y36         FDCE (Setup_fdce_C_D)        0.029    13.510    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.758%)  route 2.532ns (78.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 13.191 - 10.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.941     3.711    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.456     4.167 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.019     5.186    U_Stopwatch_DP/U_Tick_100hz/r_counter[15]
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.310 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=20, routed)          1.513     6.823    U_Stopwatch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     6.947    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[6]
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.692    13.191    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                         clock pessimism              0.325    13.516    
                         clock uncertainty           -0.035    13.481    
    SLICE_X63Y36         FDCE (Setup_fdce_C_D)        0.031    13.512    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.879ns (54.981%)  route 1.539ns (45.019%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.799     3.569    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.456     4.025 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.738     4.763    U_Stopwatch_DP/U_Tick_100hz/r_counter[6]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.437 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.437    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.551    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.665    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.887 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.801     6.688    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__3_n_7
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.987 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     6.987    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[17]
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.811    13.310    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.325    13.635    
                         clock uncertainty           -0.035    13.600    
    SLICE_X63Y38         FDCE (Setup_fdce_C_D)        0.031    13.631    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.881ns (57.554%)  route 1.387ns (42.446%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 13.252 - 10.000 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.799     3.569    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.456     4.025 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.738     4.763    U_Stopwatch_DP/U_Tick_100hz/r_counter[6]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.437 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.437    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.551    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.885 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.649     6.535    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2_n_6
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.303     6.838 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     6.838    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[14]
    SLICE_X63Y37         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.753    13.252    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y37         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.271    13.523    
                         clock uncertainty           -0.035    13.488    
    SLICE_X63Y37         FDCE (Setup_fdce_C_D)        0.031    13.519    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.995ns (59.072%)  route 1.382ns (40.928%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.188     2.646    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.799     3.569    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.456     4.025 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.738     4.763    U_Stopwatch_DP/U_Tick_100hz/r_counter[6]
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.437 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.437    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.551 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.551    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.665 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.665    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.999 r  U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.644     6.644    U_Stopwatch_DP/U_Tick_100hz/r_counter0_carry__3_n_6
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.303     6.947 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     6.947    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[18]
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.811    13.310    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.325    13.635    
                         clock uncertainty           -0.035    13.600    
    SLICE_X63Y38         FDCE (Setup_fdce_C_D)        0.032    13.632    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.426%)  route 2.582ns (78.574%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X59Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.961     6.567    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.691 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.621     8.312    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.436 r  U_FND_CNTL/U_CLK_Div/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.436    U_FND_CNTL/U_CLK_Div/r_counter[13]
    SLICE_X61Y35         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    14.854    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X61Y35         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y35         FDCE (Setup_fdce_C_D)        0.031    15.124    U_FND_CNTL/U_CLK_Div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.950ns (58.552%)  route 1.380ns (41.448%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.629     5.150    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X61Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.691     6.297    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[1]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.934 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_FND_CNTL/U_CLK_Div/r_counter0_carry_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_FND_CNTL/U_CLK_Div/r_counter0_carry__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_FND_CNTL/U_CLK_Div/r_counter0_carry__1_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.491 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.689     8.181    U_FND_CNTL/U_CLK_Div/r_counter0_carry__2_n_6
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.300     8.481 r  U_FND_CNTL/U_CLK_Div/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.481    U_FND_CNTL/U_CLK_Div/r_counter[14]
    SLICE_X61Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.852    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X61Y33         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.075    15.190    U_FND_CNTL/U_CLK_Div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.367ns (18.310%)  route 1.637ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011     2.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100     2.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.759     3.258    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.367     3.625 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.637     5.262    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.070     5.075    
    SLICE_X60Y29         FDCE (Hold_fdce_C_CE)        0.001     5.076    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.076    
                         arrival time                           5.262    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.367ns (18.310%)  route 1.637ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011     2.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100     2.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.759     3.258    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.367     3.625 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.637     5.262    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.070     5.075    
    SLICE_X60Y29         FDCE (Hold_fdce_C_CE)        0.001     5.076    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.076    
                         arrival time                           5.262    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.367ns (18.310%)  route 1.637ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011     2.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100     2.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.759     3.258    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X62Y34         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.367     3.625 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.637     5.262    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism             -0.070     5.075    
    SLICE_X60Y29         FDCE (Hold_fdce_C_CE)        0.001     5.076    U_Stopwatch_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.076    
                         arrival time                           5.262    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.089     1.686    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.099     1.785 r  U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X58Y30         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.981    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y30         FDPE (Hold_fdpe_C_D)         0.092     1.561    U_Stopwatch_CU/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_SEC/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.358%)  route 0.126ns (37.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X64Y28         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Stopwatch_DP/U_SEC/count_reg_reg[0]/Q
                         net (fo=13, routed)          0.126     1.758    U_Stopwatch_DP/U_SEC/w_sec[0]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  U_Stopwatch_DP/U_SEC/count_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    U_Stopwatch_DP/U_SEC/count_next[5]
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.981    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.092     1.574    U_Stopwatch_DP/U_SEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.689    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.734 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.343     1.077    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.218 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.385    U_Stopwatch_DP/U_Tick_100hz/r_counter[0]
    SLICE_X63Y35         LUT1 (Prop_lut1_I0_O)        0.042     1.427 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.427    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[0]
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.958    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.056     1.014 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.390     1.404    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.327     1.077    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.105     1.182    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_SEC/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.073%)  route 0.185ns (49.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Stopwatch_DP/U_SEC/count_reg_reg[5]/Q
                         net (fo=17, routed)          0.185     1.795    U_Stopwatch_DP/U_SEC/w_sec[5]
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  U_Stopwatch_DP/U_SEC/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    U_Stopwatch_DP/U_SEC/count_next[2]
    SLICE_X63Y30         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y30         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.092     1.576    U_Stopwatch_DP/U_SEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_SEC/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.939%)  route 0.186ns (50.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Stopwatch_DP/U_SEC/count_reg_reg[5]/Q
                         net (fo=17, routed)          0.186     1.796    U_Stopwatch_DP/U_SEC/w_sec[5]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  U_Stopwatch_DP/U_SEC/count_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    U_Stopwatch_DP/U_SEC/count_next[4]
    SLICE_X63Y30         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y30         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.091     1.575    U_Stopwatch_DP/U_SEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/Q
                         net (fo=19, routed)          0.200     1.832    U_Stopwatch_DP/U_MSEC/count_reg[3]
    SLICE_X60Y29         LUT5 (Prop_lut5_I1_O)        0.043     1.875 r  U_Stopwatch_DP/U_MSEC/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_Stopwatch_DP/U_MSEC/count_next[4]
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.131     1.599    U_Stopwatch_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/Q
                         net (fo=19, routed)          0.200     1.832    U_Stopwatch_DP/U_MSEC/count_reg[3]
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  U_Stopwatch_DP/U_MSEC/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    U_Stopwatch_DP/U_MSEC/count_next[3]
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     1.588    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y35   U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Stopwatch_CU/FSM_onehot_c_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y35   U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   U_FND_CNTL/U_CLK_Div/r_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.718ns (26.375%)  route 2.004ns (73.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.539     7.869    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X61Y36         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.764    13.263    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X61Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]/C
                         clock pessimism              0.070    13.333    
                         clock uncertainty           -0.035    13.298    
    SLICE_X61Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.893    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.951%)  route 1.851ns (72.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 13.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.386     7.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y36         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.692    13.191    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism              0.070    13.261    
                         clock uncertainty           -0.035    13.226    
    SLICE_X63Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.821    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.951%)  route 1.851ns (72.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 13.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.386     7.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y36         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.692    13.191    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                         clock pessimism              0.070    13.261    
                         clock uncertainty           -0.035    13.226    
    SLICE_X63Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.821    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.951%)  route 1.851ns (72.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 13.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.386     7.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y36         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.692    13.191    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y36         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[7]/C
                         clock pessimism              0.070    13.261    
                         clock uncertainty           -0.035    13.226    
    SLICE_X63Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.821    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.718ns (29.465%)  route 1.719ns (70.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 13.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.254     7.583    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y35         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.680    13.179    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism              0.070    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X63Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.809    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.718ns (29.465%)  route 1.719ns (70.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 13.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.254     7.583    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y35         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.680    13.179    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism              0.070    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X63Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.809    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.718ns (29.465%)  route 1.719ns (70.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 13.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.254     7.583    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y35         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.680    13.179    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                         clock pessimism              0.070    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X63Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.809    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.718ns (29.465%)  route 1.719ns (70.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 13.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.254     7.583    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y35         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.680    13.179    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y35         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/C
                         clock pessimism              0.070    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X63Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.809    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.718ns (28.353%)  route 1.814ns (71.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.349     7.679    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X61Y38         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.787    13.286    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X61Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.070    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X61Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.916    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.718ns (28.794%)  route 1.776ns (71.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.465     6.030    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.299     6.329 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          1.311     7.640    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y38         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.011    12.399    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.100    12.499 r  U_Stopwatch_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.811    13.310    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X63Y38         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism              0.070    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X63Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.940    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  5.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.227ns (36.086%)  route 0.402ns (63.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.233     2.098    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X63Y30         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y30         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    U_Stopwatch_DP/U_SEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.227ns (36.086%)  route 0.402ns (63.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.233     2.098    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X63Y30         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y30         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    U_Stopwatch_DP/U_SEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.838%)  route 0.406ns (64.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.237     2.103    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y30         FDCE                                         f  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y30         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/C
                         clock pessimism             -0.478     1.505    
    SLICE_X62Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.140%)  route 0.438ns (65.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.269     2.134    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X64Y29         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X64Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X64Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    U_Stopwatch_DP/U_MSEC/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.227ns (35.081%)  route 0.420ns (64.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.251     2.116    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X60Y29         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.227ns (35.081%)  route 0.420ns (64.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.251     2.116    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X60Y29         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.227ns (35.081%)  route 0.420ns (64.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.251     2.116    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X60Y29         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    U_Stopwatch_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.140%)  route 0.438ns (65.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.269     2.134    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X65Y29         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X65Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X65Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.140%)  route 0.438ns (65.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.269     2.134    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X65Y29         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X65Y29         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X65Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.227ns (33.266%)  route 0.455ns (66.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    U_Stopwatch_CU/CLK
    SLICE_X58Y30         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.169     1.766    U_Stopwatch_CU/w_clear
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.865 f  U_Stopwatch_CU/r_counter[19]_i_3/O
                         net (fo=35, routed)          0.286     2.152    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X63Y29         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.982    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_SEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.739    





