<div id="pf1aa" class="pf w0 h0" data-page-no="1aa"><div class="pc pc1aa w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1aa.png"/><div class="t m0 x51 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">FTFA_FSTAT field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Flash command in progress</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Flash command has completed</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x33 h7 y101d ff2 fs4 fc0 sc0 ls0">RDCOLERR</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Flash Read Collision Error Flag</div><div class="t m0 x83 h7 y25a8 ff2 fs4 fc0 sc0 ls0 ws0">The RDCOLERR error bit indicates that the MCU attempted a read from a flash memory resource that</div><div class="t m0 x83 h7 y25a9 ff2 fs4 fc0 sc0 ls0 ws0">was being manipulated by a flash command (CCIF=0). Any simultaneous access is detected as a collision</div><div class="t m0 x83 h7 y25aa ff2 fs4 fc0 sc0 ls0 ws0">error by the block arbitration logic. The read data in this case cannot be guaranteed. The RDCOLERR bit</div><div class="t m0 x83 h7 y25ab ff2 fs4 fc0 sc0 ls0 ws0">is cleared by writing a 1 to it. Writing a 0 to RDCOLERR has no effect.</div><div class="t m0 x83 h7 y25ac ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No collision error detected</div><div class="t m0 x83 h7 y25ad ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Collision error detected</div><div class="t m0 x97 h7 y1b61 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x91 h7 y1561 ff2 fs4 fc0 sc0 ls0">ACCERR</div><div class="t m0 x83 h7 y1b61 ff2 fs4 fc0 sc0 ls0 ws0">Flash Access Error Flag</div><div class="t m0 x83 h7 y11d5 ff2 fs4 fc0 sc0 ls0 ws0">The ACCERR error bit indicates an illegal access has occurred to a flash memory resource caused by a</div><div class="t m0 x83 h7 y25ae ff2 fs4 fc0 sc0 ls0 ws0">violation of the command write sequence or issuing an illegal flash command. While ACCERR is set, the</div><div class="t m0 x83 h7 y25af ff2 fs4 fc0 sc0 ls0 ws0">CCIF flag cannot be cleared to launch a command. The ACCERR bit is cleared by writing a 1 to it. Writing</div><div class="t m0 x83 h7 y164d ff2 fs4 fc0 sc0 ls0 ws0">a 0 to the ACCERR bit has no effect.</div><div class="t m0 x83 h7 y1bc1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No access error detected</div><div class="t m0 x83 h7 y25b0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Access error detected</div><div class="t m0 x97 h7 y25b1 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x4f h7 y25b2 ff2 fs4 fc0 sc0 ls0">FPVIOL</div><div class="t m0 x83 h7 y25b1 ff2 fs4 fc0 sc0 ls0 ws0">Flash Protection Violation Flag</div><div class="t m0 x83 h7 y25b3 ff2 fs4 fc0 sc0 ls0 ws0">The FPVIOL error bit indicates an attempt was made to program or erase an address in a protected area</div><div class="t m0 x83 h7 y25b4 ff2 fs4 fc0 sc0 ls0 ws0">of program flash memory during a command write sequence . While FPVIOL is set, the CCIF flag cannot</div><div class="t m0 x83 h7 y1bc6 ff2 fs4 fc0 sc0 ls0 ws0">be cleared to launch a command. The FPVIOL bit is cleared by writing a 1 to it. Writing a 0 to the FPVIOL</div><div class="t m0 x83 h7 y1b6a ff2 fs4 fc0 sc0 ls0 ws0">bit has no effect.</div><div class="t m0 x83 h7 y1655 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No protection violation detected</div><div class="t m0 x83 h7 y1247 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Protection violation detected</div><div class="t m0 x1 h7 y25b5 ff2 fs4 fc0 sc0 ls0">3â€“1</div><div class="t m0 x91 h7 y25b6 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y25b5 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y25b6 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y25b7 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 xb9 h7 y25b8 ff2 fs4 fc0 sc0 ls0">MGSTAT0</div><div class="t m0 x83 h7 y25b7 ff2 fs4 fc0 sc0 ls0 ws0">Memory Controller Command Completion Status Flag</div><div class="t m0 x83 h7 y1bcc ff2 fs4 fc0 sc0 ls0 ws0">The MGSTAT0 status flag is set if an error is detected during execution of a flash command or during the</div><div class="t m0 x83 h7 y1b72 ff2 fs4 fc0 sc0 ls0 ws0">flash reset sequence. As a status flag, this bit cannot (and need not) be cleared by the user like the other</div><div class="t m0 x83 h7 y25b9 ff2 fs4 fc0 sc0 ls0 ws0">error flags in this register.</div><div class="t m0 x83 h7 y25ba ff2 fs4 fc0 sc0 ls0 ws0">The value of the MGSTAT0 bit for &quot;command-N&quot; is valid only at the end of the &quot;command-N&quot; execution</div><div class="t m0 x83 h7 y25bb ff2 fs4 fc0 sc0 ls0 ws0">when CCIF=1 and before the next command has been launched. At some point during the execution of</div><div class="t m0 x83 h7 y25bc ff2 fs4 fc0 sc0 ls0 ws0">&quot;command-N+1,&quot; the previous result is discarded and any previous error is cleared.</div><div class="t m0 x9 he y25bd ff1 fs1 fc0 sc0 ls0 ws0">27.33.2<span class="_ _b"> </span>Flash Configuration Register (FTFA_FCNFG)</div><div class="t m0 x9 hf y25be ff3 fs5 fc0 sc0 ls0 ws0">This register provides information on the current functional state of the flash memory</div><div class="t m0 x9 hf y25bf ff3 fs5 fc0 sc0 ls0">module.</div><div class="t m0 x9 hf y25c0 ff3 fs5 fc0 sc0 ls0 ws0">The erase control bits (ERSAREQ and ERSSUSP) have write restrictions. The</div><div class="t m0 x9 hf y25c1 ff3 fs5 fc0 sc0 ls0 ws0">unassigned bits read as noted and are not writable.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Registers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">426<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
