# vhdl-experiments
Cool VHDL (and Verilog) samples created just for fun
