// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_meta_merger (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_ackEventFifo_dout,
        rx_ackEventFifo_num_data_valid,
        rx_ackEventFifo_fifo_cap,
        rx_ackEventFifo_empty_n,
        rx_ackEventFifo_read,
        rx_readEvenFifo_dout,
        rx_readEvenFifo_num_data_valid,
        rx_readEvenFifo_fifo_cap,
        rx_readEvenFifo_empty_n,
        rx_readEvenFifo_read,
        tx_appMetaFifo_dout,
        tx_appMetaFifo_num_data_valid,
        tx_appMetaFifo_fifo_cap,
        tx_appMetaFifo_empty_n,
        tx_appMetaFifo_read,
        tx_ibhconnTable_req_din,
        tx_ibhconnTable_req_num_data_valid,
        tx_ibhconnTable_req_fifo_cap,
        tx_ibhconnTable_req_full_n,
        tx_ibhconnTable_req_write,
        tx_ibhMetaFifo_din,
        tx_ibhMetaFifo_num_data_valid,
        tx_ibhMetaFifo_fifo_cap,
        tx_ibhMetaFifo_full_n,
        tx_ibhMetaFifo_write,
        tx_exhMetaFifo_din,
        tx_exhMetaFifo_num_data_valid,
        tx_exhMetaFifo_fifo_cap,
        tx_exhMetaFifo_full_n,
        tx_exhMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [49:0] rx_ackEventFifo_dout;
input  [2:0] rx_ackEventFifo_num_data_valid;
input  [2:0] rx_ackEventFifo_fifo_cap;
input   rx_ackEventFifo_empty_n;
output   rx_ackEventFifo_read;
input  [161:0] rx_readEvenFifo_dout;
input  [9:0] rx_readEvenFifo_num_data_valid;
input  [9:0] rx_readEvenFifo_fifo_cap;
input   rx_readEvenFifo_empty_n;
output   rx_readEvenFifo_read;
input  [255:0] tx_appMetaFifo_dout;
input  [5:0] tx_appMetaFifo_num_data_valid;
input  [5:0] tx_appMetaFifo_fifo_cap;
input   tx_appMetaFifo_empty_n;
output   tx_appMetaFifo_read;
output  [15:0] tx_ibhconnTable_req_din;
input  [1:0] tx_ibhconnTable_req_num_data_valid;
input  [1:0] tx_ibhconnTable_req_fifo_cap;
input   tx_ibhconnTable_req_full_n;
output   tx_ibhconnTable_req_write;
output  [191:0] tx_ibhMetaFifo_din;
input  [3:0] tx_ibhMetaFifo_num_data_valid;
input  [3:0] tx_ibhMetaFifo_fifo_cap;
input   tx_ibhMetaFifo_full_n;
output   tx_ibhMetaFifo_write;
output  [161:0] tx_exhMetaFifo_din;
input  [2:0] tx_exhMetaFifo_num_data_valid;
input  [2:0] tx_exhMetaFifo_fifo_cap;
input   tx_exhMetaFifo_full_n;
output   tx_exhMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_ackEventFifo_read;
reg rx_readEvenFifo_read;
reg tx_appMetaFifo_read;
reg[15:0] tx_ibhconnTable_req_din;
reg tx_ibhconnTable_req_write;
reg[191:0] tx_ibhMetaFifo_din;
reg tx_ibhMetaFifo_write;
reg[161:0] tx_exhMetaFifo_din;
reg tx_exhMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_162_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_645;
wire   [0:0] tmp_149_i_nbreadreq_fu_176_p3;
reg    ap_predicate_op45_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_645_pp0_iter1_reg;
reg   [0:0] tmp_149_i_reg_677;
wire   [0:0] tmp_151_i_nbreadreq_fu_190_p3;
reg    ap_predicate_op53_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg   [0:0] tmp_i_reg_645_pp0_iter5_reg;
reg   [0:0] tmp_149_i_reg_677_pp0_iter5_reg;
reg   [0:0] tmp_151_i_reg_711;
reg   [0:0] tmp_151_i_reg_711_pp0_iter5_reg;
reg    ap_predicate_op79_write_state7;
reg   [0:0] ev_validPsn_reg_724;
reg   [0:0] ev_validPsn_reg_724_pp0_iter5_reg;
reg    ap_predicate_op82_write_state7;
reg    ap_predicate_op86_write_state7;
reg    ap_predicate_op89_write_state7;
reg    ap_predicate_op91_write_state7;
reg    ap_predicate_op94_write_state7;
reg    ap_predicate_op95_write_state7;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
reg    rx_ackEventFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_ibhconnTable_req_blk_n;
reg    tx_ibhMetaFifo_blk_n;
reg    tx_exhMetaFifo_blk_n;
reg    rx_readEvenFifo_blk_n;
reg    tx_appMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_645_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_645_pp0_iter3_reg;
reg   [0:0] tmp_i_reg_645_pp0_iter4_reg;
reg   [0:0] aev_validPsn_reg_649;
reg   [0:0] aev_validPsn_reg_649_pp0_iter1_reg;
reg   [0:0] aev_validPsn_reg_649_pp0_iter2_reg;
reg   [0:0] aev_validPsn_reg_649_pp0_iter3_reg;
reg   [0:0] aev_validPsn_reg_649_pp0_iter4_reg;
reg   [0:0] aev_validPsn_reg_649_pp0_iter5_reg;
reg   [0:0] aev_isNak_reg_655;
reg   [0:0] aev_isNak_reg_655_pp0_iter1_reg;
reg   [0:0] aev_isNak_reg_655_pp0_iter2_reg;
reg   [0:0] aev_isNak_reg_655_pp0_iter3_reg;
reg   [0:0] aev_isNak_reg_655_pp0_iter4_reg;
reg   [0:0] aev_isNak_reg_655_pp0_iter5_reg;
reg   [23:0] trunc_ln1797_5_reg_660;
reg   [23:0] trunc_ln1797_5_reg_660_pp0_iter1_reg;
reg   [23:0] trunc_ln1797_5_reg_660_pp0_iter2_reg;
reg   [23:0] trunc_ln1797_5_reg_660_pp0_iter3_reg;
reg   [23:0] trunc_ln1797_5_reg_660_pp0_iter4_reg;
reg   [23:0] trunc_ln1797_5_reg_660_pp0_iter5_reg;
wire   [15:0] trunc_ln628_fu_251_p1;
reg   [15:0] trunc_ln628_reg_666;
reg   [15:0] trunc_ln628_reg_666_pp0_iter1_reg;
reg   [15:0] trunc_ln628_reg_666_pp0_iter2_reg;
reg   [15:0] trunc_ln628_reg_666_pp0_iter3_reg;
reg   [15:0] trunc_ln628_reg_666_pp0_iter4_reg;
reg   [15:0] trunc_ln628_reg_666_pp0_iter5_reg;
wire   [23:0] trunc_ln1801_fu_255_p1;
reg   [23:0] trunc_ln1801_reg_671;
reg   [23:0] trunc_ln1801_reg_671_pp0_iter1_reg;
reg   [23:0] trunc_ln1801_reg_671_pp0_iter2_reg;
reg   [23:0] trunc_ln1801_reg_671_pp0_iter3_reg;
reg   [23:0] trunc_ln1801_reg_671_pp0_iter4_reg;
reg   [23:0] trunc_ln1801_reg_671_pp0_iter5_reg;
reg   [0:0] tmp_149_i_reg_677_pp0_iter2_reg;
reg   [0:0] tmp_149_i_reg_677_pp0_iter3_reg;
reg   [0:0] tmp_149_i_reg_677_pp0_iter4_reg;
reg   [161:0] rx_readEvenFifo_read_reg_681;
reg   [161:0] rx_readEvenFifo_read_reg_681_pp0_iter2_reg;
reg   [161:0] rx_readEvenFifo_read_reg_681_pp0_iter3_reg;
reg   [161:0] rx_readEvenFifo_read_reg_681_pp0_iter4_reg;
reg   [161:0] rx_readEvenFifo_read_reg_681_pp0_iter5_reg;
wire   [31:0] ev_op_code_fu_259_p1;
reg   [31:0] ev_op_code_reg_686;
reg   [31:0] ev_op_code_reg_686_pp0_iter2_reg;
reg   [31:0] ev_op_code_reg_686_pp0_iter3_reg;
reg   [31:0] ev_op_code_reg_686_pp0_iter4_reg;
reg   [31:0] ev_op_code_reg_686_pp0_iter5_reg;
reg   [0:0] tmp_39_reg_691;
reg   [0:0] tmp_39_reg_691_pp0_iter2_reg;
reg   [0:0] tmp_39_reg_691_pp0_iter3_reg;
reg   [0:0] tmp_39_reg_691_pp0_iter4_reg;
reg   [0:0] tmp_39_reg_691_pp0_iter5_reg;
reg   [23:0] ev_qpn_V_reg_696;
reg   [23:0] ev_qpn_V_reg_696_pp0_iter2_reg;
reg   [23:0] ev_qpn_V_reg_696_pp0_iter3_reg;
reg   [23:0] ev_qpn_V_reg_696_pp0_iter4_reg;
reg   [23:0] ev_qpn_V_reg_696_pp0_iter5_reg;
reg   [15:0] p_s_reg_701;
reg   [15:0] p_s_reg_701_pp0_iter2_reg;
reg   [15:0] p_s_reg_701_pp0_iter3_reg;
reg   [15:0] p_s_reg_701_pp0_iter4_reg;
reg   [15:0] p_s_reg_701_pp0_iter5_reg;
reg   [23:0] tmp_6_reg_706;
reg   [23:0] tmp_6_reg_706_pp0_iter2_reg;
reg   [23:0] tmp_6_reg_706_pp0_iter3_reg;
reg   [23:0] tmp_6_reg_706_pp0_iter4_reg;
reg   [23:0] tmp_6_reg_706_pp0_iter5_reg;
reg   [0:0] tmp_151_i_reg_711_pp0_iter3_reg;
reg   [0:0] tmp_151_i_reg_711_pp0_iter4_reg;
wire   [31:0] ev_op_code_1_fu_301_p1;
reg   [31:0] ev_op_code_1_reg_715;
reg   [31:0] ev_op_code_1_reg_715_pp0_iter3_reg;
reg   [31:0] ev_op_code_1_reg_715_pp0_iter4_reg;
reg   [31:0] ev_op_code_1_reg_715_pp0_iter5_reg;
wire   [0:0] ev_validPsn_fu_315_p3;
reg   [0:0] ev_validPsn_reg_724_pp0_iter3_reg;
reg   [0:0] ev_validPsn_reg_724_pp0_iter4_reg;
wire   [32:0] ret_V_fu_327_p2;
reg   [32:0] ret_V_reg_728;
reg   [15:0] p_12_reg_733;
reg   [15:0] p_12_reg_733_pp0_iter3_reg;
reg   [15:0] p_12_reg_733_pp0_iter4_reg;
reg   [15:0] p_12_reg_733_pp0_iter5_reg;
reg   [23:0] tmp_143_i_reg_738;
reg   [23:0] tmp_143_i_reg_738_pp0_iter3_reg;
reg   [23:0] tmp_143_i_reg_738_pp0_iter4_reg;
reg   [23:0] tmp_143_i_reg_738_pp0_iter5_reg;
reg   [23:0] tmp_144_i_reg_744;
reg   [23:0] tmp_144_i_reg_744_pp0_iter3_reg;
reg   [23:0] tmp_144_i_reg_744_pp0_iter4_reg;
reg   [23:0] tmp_144_i_reg_744_pp0_iter5_reg;
reg   [0:0] tmp_41_reg_749;
reg   [0:0] tmp_41_reg_749_pp0_iter3_reg;
reg   [0:0] tmp_41_reg_749_pp0_iter4_reg;
reg   [0:0] tmp_41_reg_749_pp0_iter5_reg;
reg   [0:0] tmp_42_reg_754;
reg   [0:0] tmp_42_reg_754_pp0_iter3_reg;
reg   [0:0] tmp_42_reg_754_pp0_iter4_reg;
reg   [0:0] tmp_42_reg_754_pp0_iter5_reg;
reg   [55:0] tmp_8_reg_759;
reg   [55:0] tmp_8_reg_759_pp0_iter3_reg;
reg   [55:0] tmp_8_reg_759_pp0_iter4_reg;
reg   [55:0] tmp_8_reg_759_pp0_iter5_reg;
reg   [47:0] tmp_9_reg_764;
reg   [47:0] tmp_9_reg_764_pp0_iter3_reg;
reg   [47:0] tmp_9_reg_764_pp0_iter4_reg;
reg   [47:0] tmp_9_reg_764_pp0_iter5_reg;
wire   [55:0] trunc_ln1831_fu_399_p1;
reg   [55:0] trunc_ln1831_reg_769;
reg   [55:0] trunc_ln1831_reg_769_pp0_iter3_reg;
reg   [55:0] trunc_ln1831_reg_769_pp0_iter4_reg;
reg   [55:0] trunc_ln1831_reg_769_pp0_iter5_reg;
wire   [65:0] grp_fu_406_p2;
reg   [65:0] mul_ln1513_reg_779;
reg    ap_block_pp0_stage0_01001;
wire   [191:0] zext_ln1829_fu_468_p1;
wire   [191:0] zext_ln1825_fu_486_p1;
wire   [191:0] zext_ln1809_fu_517_p1;
wire   [191:0] zext_ln1801_fu_549_p1;
wire   [161:0] p_13_fu_491_p6;
wire   [161:0] or_ln1802_1_fu_638_p2;
wire   [31:0] ev_length_V_fu_305_p4;
wire   [32:0] zext_ln1495_fu_323_p1;
wire   [32:0] grp_fu_406_p0;
wire   [34:0] grp_fu_406_p1;
wire   [0:0] icmp_ln1817_1_fu_426_p2;
wire   [0:0] icmp_ln1817_2_fu_431_p2;
wire   [0:0] or_ln1817_fu_436_p2;
wire   [0:0] icmp_ln1817_fu_421_p2;
wire   [0:0] or_ln1817_1_fu_442_p2;
wire   [21:0] numPkg_V_fu_412_p4;
wire   [21:0] numPkg_V_1_fu_448_p3;
wire   [181:0] tmp_154_i_fu_456_p6;
wire   [160:0] zext_ln1825_cast_fu_473_p7;
wire   [160:0] zext_ln1809_cast_fu_501_p9;
wire   [128:0] or_ln1801_1_fu_522_p7;
wire   [128:0] or_ln1801_fu_535_p2;
wire   [160:0] zext_ln1801_cast_fu_541_p3;
wire   [200:0] or_ln1802_2_fu_554_p9;
wire   [200:0] or_ln1802_fu_570_p2;
wire   [0:0] tmp_38_fu_604_p3;
wire   [0:0] tmp_fu_596_p3;
wire   [55:0] tmp_5_fu_612_p4;
wire   [47:0] tmp_s_fu_586_p4;
wire   [23:0] tmp_4_fu_576_p4;
wire   [161:0] or_ln1802_8_fu_622_p7;
reg    grp_fu_406_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [65:0] grp_fu_406_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_mul_33ns_35ns_66_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 66 ))
mul_33ns_35ns_66_3_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_406_p0),
    .din1(grp_fu_406_p1),
    .ce(grp_fu_406_ce),
    .dout(grp_fu_406_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aev_isNak_reg_655 <= rx_ackEventFifo_dout[32'd49];
        aev_validPsn_reg_649 <= rx_ackEventFifo_dout[32'd48];
        trunc_ln1797_5_reg_660 <= {{rx_ackEventFifo_dout[47:24]}};
        trunc_ln1801_reg_671 <= trunc_ln1801_fu_255_p1;
        trunc_ln628_reg_666 <= trunc_ln628_fu_251_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aev_isNak_reg_655_pp0_iter1_reg <= aev_isNak_reg_655;
        aev_validPsn_reg_649_pp0_iter1_reg <= aev_validPsn_reg_649;
        tmp_i_reg_645 <= tmp_i_nbreadreq_fu_162_p3;
        tmp_i_reg_645_pp0_iter1_reg <= tmp_i_reg_645;
        trunc_ln1797_5_reg_660_pp0_iter1_reg <= trunc_ln1797_5_reg_660;
        trunc_ln1801_reg_671_pp0_iter1_reg <= trunc_ln1801_reg_671;
        trunc_ln628_reg_666_pp0_iter1_reg <= trunc_ln628_reg_666;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        aev_isNak_reg_655_pp0_iter2_reg <= aev_isNak_reg_655_pp0_iter1_reg;
        aev_isNak_reg_655_pp0_iter3_reg <= aev_isNak_reg_655_pp0_iter2_reg;
        aev_isNak_reg_655_pp0_iter4_reg <= aev_isNak_reg_655_pp0_iter3_reg;
        aev_isNak_reg_655_pp0_iter5_reg <= aev_isNak_reg_655_pp0_iter4_reg;
        aev_validPsn_reg_649_pp0_iter2_reg <= aev_validPsn_reg_649_pp0_iter1_reg;
        aev_validPsn_reg_649_pp0_iter3_reg <= aev_validPsn_reg_649_pp0_iter2_reg;
        aev_validPsn_reg_649_pp0_iter4_reg <= aev_validPsn_reg_649_pp0_iter3_reg;
        aev_validPsn_reg_649_pp0_iter5_reg <= aev_validPsn_reg_649_pp0_iter4_reg;
        ev_op_code_1_reg_715_pp0_iter3_reg <= ev_op_code_1_reg_715;
        ev_op_code_1_reg_715_pp0_iter4_reg <= ev_op_code_1_reg_715_pp0_iter3_reg;
        ev_op_code_1_reg_715_pp0_iter5_reg <= ev_op_code_1_reg_715_pp0_iter4_reg;
        ev_op_code_reg_686_pp0_iter2_reg <= ev_op_code_reg_686;
        ev_op_code_reg_686_pp0_iter3_reg <= ev_op_code_reg_686_pp0_iter2_reg;
        ev_op_code_reg_686_pp0_iter4_reg <= ev_op_code_reg_686_pp0_iter3_reg;
        ev_op_code_reg_686_pp0_iter5_reg <= ev_op_code_reg_686_pp0_iter4_reg;
        ev_qpn_V_reg_696_pp0_iter2_reg <= ev_qpn_V_reg_696;
        ev_qpn_V_reg_696_pp0_iter3_reg <= ev_qpn_V_reg_696_pp0_iter2_reg;
        ev_qpn_V_reg_696_pp0_iter4_reg <= ev_qpn_V_reg_696_pp0_iter3_reg;
        ev_qpn_V_reg_696_pp0_iter5_reg <= ev_qpn_V_reg_696_pp0_iter4_reg;
        ev_validPsn_reg_724_pp0_iter3_reg <= ev_validPsn_reg_724;
        ev_validPsn_reg_724_pp0_iter4_reg <= ev_validPsn_reg_724_pp0_iter3_reg;
        ev_validPsn_reg_724_pp0_iter5_reg <= ev_validPsn_reg_724_pp0_iter4_reg;
        p_12_reg_733_pp0_iter3_reg <= p_12_reg_733;
        p_12_reg_733_pp0_iter4_reg <= p_12_reg_733_pp0_iter3_reg;
        p_12_reg_733_pp0_iter5_reg <= p_12_reg_733_pp0_iter4_reg;
        p_s_reg_701_pp0_iter2_reg <= p_s_reg_701;
        p_s_reg_701_pp0_iter3_reg <= p_s_reg_701_pp0_iter2_reg;
        p_s_reg_701_pp0_iter4_reg <= p_s_reg_701_pp0_iter3_reg;
        p_s_reg_701_pp0_iter5_reg <= p_s_reg_701_pp0_iter4_reg;
        rx_readEvenFifo_read_reg_681_pp0_iter2_reg <= rx_readEvenFifo_read_reg_681;
        rx_readEvenFifo_read_reg_681_pp0_iter3_reg <= rx_readEvenFifo_read_reg_681_pp0_iter2_reg;
        rx_readEvenFifo_read_reg_681_pp0_iter4_reg <= rx_readEvenFifo_read_reg_681_pp0_iter3_reg;
        rx_readEvenFifo_read_reg_681_pp0_iter5_reg <= rx_readEvenFifo_read_reg_681_pp0_iter4_reg;
        tmp_143_i_reg_738_pp0_iter3_reg <= tmp_143_i_reg_738;
        tmp_143_i_reg_738_pp0_iter4_reg <= tmp_143_i_reg_738_pp0_iter3_reg;
        tmp_143_i_reg_738_pp0_iter5_reg <= tmp_143_i_reg_738_pp0_iter4_reg;
        tmp_144_i_reg_744_pp0_iter3_reg <= tmp_144_i_reg_744;
        tmp_144_i_reg_744_pp0_iter4_reg <= tmp_144_i_reg_744_pp0_iter3_reg;
        tmp_144_i_reg_744_pp0_iter5_reg <= tmp_144_i_reg_744_pp0_iter4_reg;
        tmp_149_i_reg_677_pp0_iter2_reg <= tmp_149_i_reg_677;
        tmp_149_i_reg_677_pp0_iter3_reg <= tmp_149_i_reg_677_pp0_iter2_reg;
        tmp_149_i_reg_677_pp0_iter4_reg <= tmp_149_i_reg_677_pp0_iter3_reg;
        tmp_149_i_reg_677_pp0_iter5_reg <= tmp_149_i_reg_677_pp0_iter4_reg;
        tmp_151_i_reg_711_pp0_iter3_reg <= tmp_151_i_reg_711;
        tmp_151_i_reg_711_pp0_iter4_reg <= tmp_151_i_reg_711_pp0_iter3_reg;
        tmp_151_i_reg_711_pp0_iter5_reg <= tmp_151_i_reg_711_pp0_iter4_reg;
        tmp_39_reg_691_pp0_iter2_reg <= tmp_39_reg_691;
        tmp_39_reg_691_pp0_iter3_reg <= tmp_39_reg_691_pp0_iter2_reg;
        tmp_39_reg_691_pp0_iter4_reg <= tmp_39_reg_691_pp0_iter3_reg;
        tmp_39_reg_691_pp0_iter5_reg <= tmp_39_reg_691_pp0_iter4_reg;
        tmp_41_reg_749_pp0_iter3_reg <= tmp_41_reg_749;
        tmp_41_reg_749_pp0_iter4_reg <= tmp_41_reg_749_pp0_iter3_reg;
        tmp_41_reg_749_pp0_iter5_reg <= tmp_41_reg_749_pp0_iter4_reg;
        tmp_42_reg_754_pp0_iter3_reg <= tmp_42_reg_754;
        tmp_42_reg_754_pp0_iter4_reg <= tmp_42_reg_754_pp0_iter3_reg;
        tmp_42_reg_754_pp0_iter5_reg <= tmp_42_reg_754_pp0_iter4_reg;
        tmp_6_reg_706_pp0_iter2_reg <= tmp_6_reg_706;
        tmp_6_reg_706_pp0_iter3_reg <= tmp_6_reg_706_pp0_iter2_reg;
        tmp_6_reg_706_pp0_iter4_reg <= tmp_6_reg_706_pp0_iter3_reg;
        tmp_6_reg_706_pp0_iter5_reg <= tmp_6_reg_706_pp0_iter4_reg;
        tmp_8_reg_759_pp0_iter3_reg <= tmp_8_reg_759;
        tmp_8_reg_759_pp0_iter4_reg <= tmp_8_reg_759_pp0_iter3_reg;
        tmp_8_reg_759_pp0_iter5_reg <= tmp_8_reg_759_pp0_iter4_reg;
        tmp_9_reg_764_pp0_iter3_reg <= tmp_9_reg_764;
        tmp_9_reg_764_pp0_iter4_reg <= tmp_9_reg_764_pp0_iter3_reg;
        tmp_9_reg_764_pp0_iter5_reg <= tmp_9_reg_764_pp0_iter4_reg;
        tmp_i_reg_645_pp0_iter2_reg <= tmp_i_reg_645_pp0_iter1_reg;
        tmp_i_reg_645_pp0_iter3_reg <= tmp_i_reg_645_pp0_iter2_reg;
        tmp_i_reg_645_pp0_iter4_reg <= tmp_i_reg_645_pp0_iter3_reg;
        tmp_i_reg_645_pp0_iter5_reg <= tmp_i_reg_645_pp0_iter4_reg;
        trunc_ln1797_5_reg_660_pp0_iter2_reg <= trunc_ln1797_5_reg_660_pp0_iter1_reg;
        trunc_ln1797_5_reg_660_pp0_iter3_reg <= trunc_ln1797_5_reg_660_pp0_iter2_reg;
        trunc_ln1797_5_reg_660_pp0_iter4_reg <= trunc_ln1797_5_reg_660_pp0_iter3_reg;
        trunc_ln1797_5_reg_660_pp0_iter5_reg <= trunc_ln1797_5_reg_660_pp0_iter4_reg;
        trunc_ln1801_reg_671_pp0_iter2_reg <= trunc_ln1801_reg_671_pp0_iter1_reg;
        trunc_ln1801_reg_671_pp0_iter3_reg <= trunc_ln1801_reg_671_pp0_iter2_reg;
        trunc_ln1801_reg_671_pp0_iter4_reg <= trunc_ln1801_reg_671_pp0_iter3_reg;
        trunc_ln1801_reg_671_pp0_iter5_reg <= trunc_ln1801_reg_671_pp0_iter4_reg;
        trunc_ln1831_reg_769_pp0_iter3_reg <= trunc_ln1831_reg_769;
        trunc_ln1831_reg_769_pp0_iter4_reg <= trunc_ln1831_reg_769_pp0_iter3_reg;
        trunc_ln1831_reg_769_pp0_iter5_reg <= trunc_ln1831_reg_769_pp0_iter4_reg;
        trunc_ln628_reg_666_pp0_iter2_reg <= trunc_ln628_reg_666_pp0_iter1_reg;
        trunc_ln628_reg_666_pp0_iter3_reg <= trunc_ln628_reg_666_pp0_iter2_reg;
        trunc_ln628_reg_666_pp0_iter4_reg <= trunc_ln628_reg_666_pp0_iter3_reg;
        trunc_ln628_reg_666_pp0_iter5_reg <= trunc_ln628_reg_666_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_151_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_149_i_reg_677 == 1'd0) & (tmp_i_reg_645_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ev_op_code_1_reg_715 <= ev_op_code_1_fu_301_p1;
        ev_validPsn_reg_724 <= tx_appMetaFifo_dout[256'd192];
        p_12_reg_733 <= {{tx_appMetaFifo_dout[47:32]}};
        ret_V_reg_728 <= ret_V_fu_327_p2;
        tmp_143_i_reg_738 <= {{tx_appMetaFifo_dout[55:32]}};
        tmp_41_reg_749 <= tx_appMetaFifo_dout[256'd200];
        tmp_42_reg_754 <= tx_appMetaFifo_dout[256'd192];
        tmp_8_reg_759 <= {{tx_appMetaFifo_dout[183:128]}};
        tmp_9_reg_764 <= {{tx_appMetaFifo_dout[111:64]}};
        trunc_ln1831_reg_769 <= trunc_ln1831_fu_399_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_i_nbreadreq_fu_176_p3 == 1'd1) & (tmp_i_reg_645 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ev_op_code_reg_686 <= ev_op_code_fu_259_p1;
        ev_qpn_V_reg_696 <= {{rx_readEvenFifo_dout[55:32]}};
        p_s_reg_701 <= {{rx_readEvenFifo_dout[47:32]}};
        tmp_39_reg_691 <= rx_readEvenFifo_dout[32'd160];
        tmp_6_reg_706 <= {{rx_readEvenFifo_dout[159:136]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_151_i_reg_711_pp0_iter4_reg == 1'd1) & (tmp_149_i_reg_677_pp0_iter4_reg == 1'd0) & (tmp_i_reg_645_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1513_reg_779 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op45_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_readEvenFifo_read_reg_681 <= rx_readEvenFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_151_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_149_i_reg_677 == 1'd0) & (tmp_i_reg_645_pp0_iter1_reg == 1'd0) & (ev_validPsn_fu_315_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_144_i_reg_744 <= {{tx_appMetaFifo_dout[183:160]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_645 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_149_i_reg_677 <= tmp_149_i_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_149_i_reg_677 == 1'd0) & (tmp_i_reg_645_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_151_i_reg_711 <= tmp_151_i_nbreadreq_fu_190_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to5 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_406_ce = 1'b1;
    end else begin
        grp_fu_406_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ackEventFifo_blk_n = rx_ackEventFifo_empty_n;
    end else begin
        rx_ackEventFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ackEventFifo_read = 1'b1;
    end else begin
        rx_ackEventFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_readEvenFifo_blk_n = rx_readEvenFifo_empty_n;
    end else begin
        rx_readEvenFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_readEvenFifo_read = 1'b1;
    end else begin
        rx_readEvenFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_appMetaFifo_blk_n = tx_appMetaFifo_empty_n;
    end else begin
        tx_appMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_appMetaFifo_read = 1'b1;
    end else begin
        tx_appMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op95_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op89_write_state7 == 1'b1)))) begin
        tx_exhMetaFifo_blk_n = tx_exhMetaFifo_full_n;
    end else begin
        tx_exhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_645_pp0_iter5_reg == 1'd1)) begin
            tx_exhMetaFifo_din = or_ln1802_1_fu_638_p2;
        end else if ((ap_predicate_op95_write_state7 == 1'b1)) begin
            tx_exhMetaFifo_din = rx_readEvenFifo_read_reg_681_pp0_iter5_reg;
        end else if ((ap_predicate_op89_write_state7 == 1'b1)) begin
            tx_exhMetaFifo_din = p_13_fu_491_p6;
        end else begin
            tx_exhMetaFifo_din = 'bx;
        end
    end else begin
        tx_exhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op95_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op89_write_state7 == 1'b1)))) begin
        tx_exhMetaFifo_write = 1'b1;
    end else begin
        tx_exhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op94_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op86_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op82_write_state7 == 1'b1)))) begin
        tx_ibhMetaFifo_blk_n = tx_ibhMetaFifo_full_n;
    end else begin
        tx_ibhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_645_pp0_iter5_reg == 1'd1)) begin
            tx_ibhMetaFifo_din = zext_ln1801_fu_549_p1;
        end else if ((ap_predicate_op94_write_state7 == 1'b1)) begin
            tx_ibhMetaFifo_din = zext_ln1809_fu_517_p1;
        end else if ((ap_predicate_op86_write_state7 == 1'b1)) begin
            tx_ibhMetaFifo_din = zext_ln1825_fu_486_p1;
        end else if ((ap_predicate_op82_write_state7 == 1'b1)) begin
            tx_ibhMetaFifo_din = zext_ln1829_fu_468_p1;
        end else begin
            tx_ibhMetaFifo_din = 'bx;
        end
    end else begin
        tx_ibhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op94_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op86_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op82_write_state7 == 1'b1)))) begin
        tx_ibhMetaFifo_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op91_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op79_write_state7 == 1'b1)))) begin
        tx_ibhconnTable_req_blk_n = tx_ibhconnTable_req_full_n;
    end else begin
        tx_ibhconnTable_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_645_pp0_iter5_reg == 1'd1)) begin
            tx_ibhconnTable_req_din = trunc_ln628_reg_666_pp0_iter5_reg;
        end else if ((ap_predicate_op91_write_state7 == 1'b1)) begin
            tx_ibhconnTable_req_din = p_s_reg_701_pp0_iter5_reg;
        end else if ((ap_predicate_op79_write_state7 == 1'b1)) begin
            tx_ibhconnTable_req_din = p_12_reg_733_pp0_iter5_reg;
        end else begin
            tx_ibhconnTable_req_din = 'bx;
        end
    end else begin
        tx_ibhconnTable_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op91_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op79_write_state7 == 1'b1)))) begin
        tx_ibhconnTable_req_write = 1'b1;
    end else begin
        tx_ibhconnTable_req_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op53_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op45_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_i_reg_645_pp0_iter5_reg == 1'd1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op95_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op94_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op91_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op89_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op86_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op79_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op53_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op45_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_i_reg_645_pp0_iter5_reg == 1'd1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op95_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op94_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op91_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op89_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op86_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op79_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op53_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op45_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_i_reg_645_pp0_iter5_reg == 1'd1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op95_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op94_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op91_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op89_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op86_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op79_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op45_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op53_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (((tmp_i_reg_645_pp0_iter5_reg == 1'd1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op95_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op94_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op91_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)) | ((ap_predicate_op89_write_state7 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op86_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state7 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd1)) | ((ap_predicate_op79_write_state7 == 1'b1) & (tx_ibhconnTable_req_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op45_read_state2 = ((tmp_149_i_nbreadreq_fu_176_p3 == 1'd1) & (tmp_i_reg_645 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_read_state3 = ((tmp_151_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_149_i_reg_677 == 1'd0) & (tmp_i_reg_645_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_write_state7 = ((tmp_151_i_reg_711_pp0_iter5_reg == 1'd1) & (tmp_149_i_reg_677_pp0_iter5_reg == 1'd0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_write_state7 = ((ev_validPsn_reg_724_pp0_iter5_reg == 1'd0) & (tmp_151_i_reg_711_pp0_iter5_reg == 1'd1) & (tmp_149_i_reg_677_pp0_iter5_reg == 1'd0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_write_state7 = ((ev_validPsn_reg_724_pp0_iter5_reg == 1'd1) & (tmp_151_i_reg_711_pp0_iter5_reg == 1'd1) & (tmp_149_i_reg_677_pp0_iter5_reg == 1'd0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op89_write_state7 = ((tmp_151_i_reg_711_pp0_iter5_reg == 1'd1) & (tmp_149_i_reg_677_pp0_iter5_reg == 1'd0) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_write_state7 = ((tmp_149_i_reg_677_pp0_iter5_reg == 1'd1) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_write_state7 = ((tmp_149_i_reg_677_pp0_iter5_reg == 1'd1) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op95_write_state7 = ((tmp_149_i_reg_677_pp0_iter5_reg == 1'd1) & (tmp_i_reg_645_pp0_iter5_reg == 1'd0));
end

assign ev_length_V_fu_305_p4 = {{tx_appMetaFifo_dout[159:128]}};

assign ev_op_code_1_fu_301_p1 = tx_appMetaFifo_dout[31:0];

assign ev_op_code_fu_259_p1 = rx_readEvenFifo_dout[31:0];

assign ev_validPsn_fu_315_p3 = tx_appMetaFifo_dout[256'd192];

assign grp_fu_406_p0 = grp_fu_406_p00;

assign grp_fu_406_p00 = ret_V_reg_728;

assign grp_fu_406_p1 = 66'd12494450316;

assign icmp_ln1817_1_fu_426_p2 = ((ev_op_code_1_reg_715_pp0_iter5_reg == 32'd28) ? 1'b1 : 1'b0);

assign icmp_ln1817_2_fu_431_p2 = ((ev_op_code_1_reg_715_pp0_iter5_reg == 32'd29) ? 1'b1 : 1'b0);

assign icmp_ln1817_fu_421_p2 = ((ev_op_code_1_reg_715_pp0_iter5_reg == 32'd12) ? 1'b1 : 1'b0);

assign numPkg_V_1_fu_448_p3 = ((or_ln1817_1_fu_442_p2[0:0] == 1'b1) ? numPkg_V_fu_412_p4 : 22'd1);

assign numPkg_V_fu_412_p4 = {{mul_ln1513_reg_779[65:44]}};

assign or_ln1801_1_fu_522_p7 = {{{{{{aev_validPsn_reg_649_pp0_iter5_reg}, {8'd0}}, {trunc_ln1797_5_reg_660_pp0_iter5_reg}}, {8'd0}}, {trunc_ln1801_reg_671_pp0_iter5_reg}}, {64'd0}};

assign or_ln1801_fu_535_p2 = (or_ln1801_1_fu_522_p7 | 129'd17);

assign or_ln1802_1_fu_638_p2 = (or_ln1802_8_fu_622_p7 | 162'd17);

assign or_ln1802_2_fu_554_p9 = {{{{{{{{aev_isNak_reg_655_pp0_iter5_reg}, {7'd0}}, {aev_validPsn_reg_649_pp0_iter5_reg}}, {8'd0}}, {trunc_ln1797_5_reg_660_pp0_iter5_reg}}, {104'd0}}, {trunc_ln1801_reg_671_pp0_iter5_reg}}, {32'd0}};

assign or_ln1802_8_fu_622_p7 = {{{{{{tmp_38_fu_604_p3}, {tmp_fu_596_p3}}, {tmp_5_fu_612_p4}}, {tmp_s_fu_586_p4}}, {tmp_4_fu_576_p4}}, {32'd0}};

assign or_ln1802_fu_570_p2 = (or_ln1802_2_fu_554_p9 | 201'd17);

assign or_ln1817_1_fu_442_p2 = (or_ln1817_fu_436_p2 | icmp_ln1817_fu_421_p2);

assign or_ln1817_fu_436_p2 = (icmp_ln1817_2_fu_431_p2 | icmp_ln1817_1_fu_426_p2);

assign p_13_fu_491_p6 = {{{{{tmp_41_reg_749_pp0_iter5_reg}, {tmp_42_reg_754_pp0_iter5_reg}}, {tmp_8_reg_759_pp0_iter5_reg}}, {tmp_9_reg_764_pp0_iter5_reg}}, {trunc_ln1831_reg_769_pp0_iter5_reg}};

assign ret_V_fu_327_p2 = (zext_ln1495_fu_323_p1 + 33'd1407);

assign tmp_149_i_nbreadreq_fu_176_p3 = rx_readEvenFifo_empty_n;

assign tmp_151_i_nbreadreq_fu_190_p3 = tx_appMetaFifo_empty_n;

assign tmp_154_i_fu_456_p6 = {{{{{numPkg_V_1_fu_448_p3}, {72'd0}}, {tmp_143_i_reg_738_pp0_iter5_reg}}, {32'd0}}, {ev_op_code_1_reg_715_pp0_iter5_reg}};

assign tmp_38_fu_604_p3 = or_ln1802_fu_570_p2[32'd200];

assign tmp_4_fu_576_p4 = {{or_ln1802_fu_570_p2[55:32]}};

assign tmp_5_fu_612_p4 = {{or_ln1802_fu_570_p2[183:128]}};

assign tmp_fu_596_p3 = or_ln1802_fu_570_p2[32'd192];

assign tmp_i_nbreadreq_fu_162_p3 = rx_ackEventFifo_empty_n;

assign tmp_s_fu_586_p4 = {{or_ln1802_fu_570_p2[111:64]}};

assign trunc_ln1801_fu_255_p1 = rx_ackEventFifo_dout[23:0];

assign trunc_ln1831_fu_399_p1 = tx_appMetaFifo_dout[55:0];

assign trunc_ln628_fu_251_p1 = rx_ackEventFifo_dout[15:0];

assign zext_ln1495_fu_323_p1 = ev_length_V_fu_305_p4;

assign zext_ln1801_cast_fu_541_p3 = {{32'd2147483648}, {or_ln1801_fu_535_p2}};

assign zext_ln1801_fu_549_p1 = zext_ln1801_cast_fu_541_p3;

assign zext_ln1809_cast_fu_501_p9 = {{{{{{{{{{{{{{32'd2147483648}, {tmp_39_reg_691_pp0_iter5_reg}}}, {8'd0}}}, {tmp_6_reg_706_pp0_iter5_reg}}}, {8'd0}}}, {ev_qpn_V_reg_696_pp0_iter5_reg}}}, {32'd0}}}, {ev_op_code_reg_686_pp0_iter5_reg}};

assign zext_ln1809_fu_517_p1 = zext_ln1809_cast_fu_501_p9;

assign zext_ln1825_cast_fu_473_p7 = {{{{{{{{{{41'd1099511628032}, {tmp_144_i_reg_744_pp0_iter5_reg}}}, {8'd0}}}, {tmp_143_i_reg_738_pp0_iter5_reg}}}, {32'd0}}}, {ev_op_code_1_reg_715_pp0_iter5_reg}};

assign zext_ln1825_fu_486_p1 = zext_ln1825_cast_fu_473_p7;

assign zext_ln1829_fu_468_p1 = tmp_154_i_fu_456_p6;

endmodule //rocev2_top_meta_merger
