Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o X:/Xilinx/Lab5-3/tb_function4x1_isim_beh.exe -prj X:/Xilinx/Lab5-3/tb_function4x1_beh.prj work.tb_function4x1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/Xilinx/Lab5-3/Lab5-3.v" into library work
Analyzing Verilog file "X:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "X:/Xilinx/Lab5-3/Lab5-3.v" Line 52: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module decoder2x4
Compiling module decoder4x16
Compiling module function4x1
Compiling module tb_function4x1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable X:/Xilinx/Lab5-3/tb_function4x1_isim_beh.exe
Fuse Memory Usage: 25788 KB
Fuse CPU Usage: 1452 ms
