LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY D_flipflop IS
	PORT(D,CLOCK:STD_LOGIC;
			Q		:STD_LOGIC);
END D_flipflop;

ARCHITECTURE Behavior OF D_flipflop IS
BEGIN
	PROCESS(CLOCK)
	BEGIN
		IF CLOCK'EVENT AND CLOCK ='1' THEN
			Q <= D;
		END IF;
	END PROCESS;
	
END Behavior;