// Seed: 2126790336
module module_0;
  reg id_1 = id_1;
  assign id_1 = 1;
  reg  id_2;
  wire id_3;
  id_4(
      id_2, 1, 1, id_3 - id_3
  );
  logic [7:0] id_5;
  always
    if (1'b0) id_3 = id_3;
    else #1 id_5[1].id_1 <= id_2;
  integer id_6, id_7;
  wire id_8;
  always @(1 or id_2);
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    output tri0 id_0
    , id_2
);
  assign id_2 = 1;
  module_0();
endmodule
