0.7
2020.2
May  7 2023
15:24:31
C:/Users/Jason/Documents/Vivado/Verilog/Lab01/Lab01.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab01/Lab01.srcs/sources_1/new/half_adder.sv,1723912916,systemVerilog,,C:/Users/Jason/Documents/Vivado/Verilog/Lab01/Lab01.srcs/sources_1/new/half_adder_TB.sv,,half_adder,,uvm,,,,,,
C:/Users/Jason/Documents/Vivado/Verilog/Lab01/Lab01.srcs/sources_1/new/half_adder_TB.sv,1723912988,systemVerilog,,,,half_adder_TB,,uvm,,,,,,
