#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026835d133c0 .scope module, "test_r_type" "test_r_type" 2 4;
 .timescale -9 -12;
v0000026835d41cc0_0 .net "address", 25 0, v0000026835cb11c0_0;  1 drivers
v0000026835d41220_0 .net "alu_control", 3 0, v0000026835d0f4a0_0;  1 drivers
v0000026835d42b20_0 .net "alu_op", 3 0, v0000026835cf2f40_0;  1 drivers
v0000026835d41b80_0 .net "alu_overflow", 0 0, v0000026835d234c0_0;  1 drivers
v0000026835d41360_0 .net "alu_src", 0 0, v0000026835d23560_0;  1 drivers
v0000026835d42620_0 .net "alu_zero", 0 0, v0000026835d40ad0_0;  1 drivers
v0000026835d42da0_0 .net "branch", 0 0, v0000026835d40850_0;  1 drivers
v0000026835d42940_0 .var "clk", 0 0;
v0000026835d42120_0 .net "current_state", 4 0, L_0000026835cb5630;  1 drivers
v0000026835d41ae0_0 .var "div_zero", 0 0;
v0000026835d415e0_0 .net "funct", 5 0, v0000026835d40670_0;  1 drivers
v0000026835d41e00_0 .net "immediate", 15 0, v0000026835d40490_0;  1 drivers
v0000026835d41400_0 .var "instruction", 31 0;
v0000026835d40f00_0 .net "jump", 0 0, v0000026835d40530_0;  1 drivers
v0000026835d429e0_0 .net "load_size_control", 1 0, v0000026835d405d0_0;  1 drivers
v0000026835d41680_0 .net "mem_read", 0 0, v0000026835d408f0_0;  1 drivers
v0000026835d428a0_0 .net "mem_to_reg", 0 0, v0000026835d40990_0;  1 drivers
v0000026835d40fa0_0 .net "mem_write", 0 0, v0000026835d40710_0;  1 drivers
v0000026835d414a0_0 .net "opcode", 5 0, v0000026835d407b0_0;  1 drivers
v0000026835d41040_0 .var "overflow", 0 0;
v0000026835d410e0_0 .net "pc_source", 1 0, v0000026835d40350_0;  1 drivers
v0000026835d41900_0 .net "pc_write", 0 0, v0000026835d3fef0_0;  1 drivers
v0000026835d41540_0 .net "pc_write_cond", 0 0, v0000026835d40170_0;  1 drivers
v0000026835d42760_0 .net "rd", 4 0, v0000026835d40c10_0;  1 drivers
v0000026835d42440_0 .net "reg_dst", 0 0, v0000026835d40cb0_0;  1 drivers
v0000026835d417c0_0 .net "reg_write", 0 0, v0000026835d40d50_0;  1 drivers
v0000026835d41180_0 .var "reset", 0 0;
v0000026835d41860_0 .net "rs", 4 0, v0000026835d3ff90_0;  1 drivers
v0000026835d41ea0_0 .net "rt", 4 0, v0000026835d40210_0;  1 drivers
v0000026835d41f40_0 .net "shamt", 4 0, v0000026835d41720_0;  1 drivers
v0000026835d419a0_0 .net "store_size_control", 1 0, v0000026835d412c0_0;  1 drivers
v0000026835d41fe0_0 .var "zero_flag", 0 0;
S_0000026835d22620 .scope task, "execute_addiu" "execute_addiu" 2 128, 2 128 0, S_0000026835d133c0;
 .timescale -9 -12;
v0000026835d227b0_0 .var "imm", 15 0;
v0000026835cf3f70_0 .var "rs", 4 0;
v0000026835d19340_0 .var "rt", 4 0;
TD_test_r_type.execute_addiu ;
    %vpi_call 2 133 "$display", "  Executando: ADDIU $%0d, $%0d, %0d", v0000026835d19340_0, v0000026835cf3f70_0, v0000026835d227b0_0 {0 0 0};
    %pushi/vec4 9, 0, 6;
    %load/vec4 v0000026835cf3f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026835d19340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026835d227b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026835d41400_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000026835d41d60_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_0000026835d3f1a0;
    %join;
    %end;
S_0000026835d0e9c0 .scope task, "execute_r_type" "execute_r_type" 2 140, 2 140 0, S_0000026835d133c0;
 .timescale -9 -12;
v0000026835d0ddd0_0 .var "funct", 5 0;
v0000026835d0eb50_0 .var "rd", 4 0;
v0000026835d1e960_0 .var "rs", 4 0;
v0000026835d19cd0_0 .var "rt", 4 0;
v0000026835d18250_0 .var "shamt", 4 0;
TD_test_r_type.execute_r_type ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0000026835d1e960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026835d19cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026835d0eb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026835d18250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026835d0ddd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026835d41400_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000026835d41d60_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_0000026835d3f1a0;
    %join;
    %vpi_call 2 151 "$display", "    ALU_Control: %b, ALU_OP: %b, Reg_Write: %b, Current_State: %b", v0000026835d41220_0, v0000026835d42b20_0, v0000026835d417c0_0, v0000026835d42120_0 {0 0 0};
    %vpi_call 2 153 "$display", "    Reg_Dst: %b, ALU_Src: %b, Mem_to_Reg: %b, PC_Write: %b", v0000026835d42440_0, v0000026835d41360_0, v0000026835d428a0_0, v0000026835d41900_0 {0 0 0};
    %end;
S_0000026835d20d50 .scope task, "reset_system" "reset_system" 2 106, 2 106 0, S_0000026835d133c0;
 .timescale -9 -12;
TD_test_r_type.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d41180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026835d41400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d41fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d41040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d41ae0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d41180_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0000026835d3dd00 .scope module, "uut" "control_unit" 2 52, 3 1 0, S_0000026835d133c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /INPUT 1 "div_zero";
    .port_info 6 /OUTPUT 6 "opcode";
    .port_info 7 /OUTPUT 5 "rs";
    .port_info 8 /OUTPUT 5 "rt";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 5 "shamt";
    .port_info 11 /OUTPUT 6 "funct";
    .port_info 12 /OUTPUT 16 "immediate";
    .port_info 13 /OUTPUT 26 "address";
    .port_info 14 /OUTPUT 4 "alu_control";
    .port_info 15 /OUTPUT 1 "alu_zero";
    .port_info 16 /OUTPUT 1 "alu_overflow";
    .port_info 17 /OUTPUT 1 "reg_dst";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "branch";
    .port_info 20 /OUTPUT 1 "mem_read";
    .port_info 21 /OUTPUT 1 "mem_to_reg";
    .port_info 22 /OUTPUT 4 "alu_op";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 1 "alu_src";
    .port_info 25 /OUTPUT 1 "reg_write";
    .port_info 26 /OUTPUT 2 "load_size_control";
    .port_info 27 /OUTPUT 2 "store_size_control";
    .port_info 28 /OUTPUT 1 "pc_write";
    .port_info 29 /OUTPUT 1 "pc_write_cond";
    .port_info 30 /OUTPUT 2 "pc_source";
    .port_info 31 /OUTPUT 2 "shift_amt_selector";
    .port_info 32 /OUTPUT 5 "current_state";
P_0000026835d92010 .param/l "FUNCT_ADD" 0 3 129, C4<100000>;
P_0000026835d92048 .param/l "FUNCT_AND" 0 3 130, C4<100100>;
P_0000026835d92080 .param/l "FUNCT_DIV" 0 3 131, C4<011010>;
P_0000026835d920b8 .param/l "FUNCT_JR" 0 3 133, C4<001000>;
P_0000026835d920f0 .param/l "FUNCT_MFHI" 0 3 134, C4<010000>;
P_0000026835d92128 .param/l "FUNCT_MFLO" 0 3 135, C4<010010>;
P_0000026835d92160 .param/l "FUNCT_MULT" 0 3 132, C4<011000>;
P_0000026835d92198 .param/l "FUNCT_SLL" 0 3 136, C4<000000>;
P_0000026835d921d0 .param/l "FUNCT_SLT" 0 3 137, C4<101010>;
P_0000026835d92208 .param/l "FUNCT_SRA" 0 3 138, C4<000011>;
P_0000026835d92240 .param/l "FUNCT_SUB" 0 3 139, C4<100010>;
P_0000026835d92278 .param/l "FUNCT_XCHG" 0 3 140, C4<000101>;
P_0000026835d922b0 .param/l "OP_ADDI" 0 3 116, C4<001000>;
P_0000026835d922e8 .param/l "OP_BEQ" 0 3 117, C4<000100>;
P_0000026835d92320 .param/l "OP_BNE" 0 3 118, C4<000101>;
P_0000026835d92358 .param/l "OP_J" 0 3 125, C4<000010>;
P_0000026835d92390 .param/l "OP_JAL" 0 3 126, C4<000011>;
P_0000026835d923c8 .param/l "OP_LB" 0 3 120, C4<100000>;
P_0000026835d92400 .param/l "OP_LUI" 0 3 121, C4<001111>;
P_0000026835d92438 .param/l "OP_LW" 0 3 122, C4<100011>;
P_0000026835d92470 .param/l "OP_SB" 0 3 123, C4<101000>;
P_0000026835d924a8 .param/l "OP_SLLM" 0 3 119, C4<000001>;
P_0000026835d924e0 .param/l "OP_SW" 0 3 124, C4<101011>;
P_0000026835d92518 .param/l "OP_TYPE_R" 0 3 115, C4<000000>;
P_0000026835d92550 .param/l "ST_ADD" 0 3 87, C4<00011>;
P_0000026835d92588 .param/l "ST_ADDI" 0 3 99, C4<01111>;
P_0000026835d925c0 .param/l "ST_AND" 0 3 88, C4<00100>;
P_0000026835d925f8 .param/l "ST_BEQ" 0 3 100, C4<10000>;
P_0000026835d92630 .param/l "ST_BNE" 0 3 101, C4<10001>;
P_0000026835d92668 .param/l "ST_DECODE" 0 3 86, C4<00010>;
P_0000026835d926a0 .param/l "ST_DIV" 0 3 89, C4<00101>;
P_0000026835d926d8 .param/l "ST_DIV0" 0 3 112, C4<11100>;
P_0000026835d92710 .param/l "ST_FETCH" 0 3 85, C4<00001>;
P_0000026835d92748 .param/l "ST_J" 0 3 108, C4<11000>;
P_0000026835d92780 .param/l "ST_JAL" 0 3 109, C4<11001>;
P_0000026835d927b8 .param/l "ST_JR" 0 3 91, C4<00111>;
P_0000026835d927f0 .param/l "ST_LB" 0 3 103, C4<10011>;
P_0000026835d92828 .param/l "ST_LUI" 0 3 104, C4<10100>;
P_0000026835d92860 .param/l "ST_LW" 0 3 105, C4<10101>;
P_0000026835d92898 .param/l "ST_MFHI" 0 3 92, C4<01000>;
P_0000026835d928d0 .param/l "ST_MFLO" 0 3 93, C4<01001>;
P_0000026835d92908 .param/l "ST_MULT" 0 3 90, C4<00110>;
P_0000026835d92940 .param/l "ST_OPCODE404" 0 3 111, C4<11011>;
P_0000026835d92978 .param/l "ST_OVERFLOW" 0 3 110, C4<11010>;
P_0000026835d929b0 .param/l "ST_RESET" 0 3 84, C4<00000>;
P_0000026835d929e8 .param/l "ST_SB" 0 3 106, C4<10110>;
P_0000026835d92a20 .param/l "ST_SLL" 0 3 94, C4<01010>;
P_0000026835d92a58 .param/l "ST_SLLM" 0 3 102, C4<10010>;
P_0000026835d92a90 .param/l "ST_SLT" 0 3 95, C4<01011>;
P_0000026835d92ac8 .param/l "ST_SRA" 0 3 96, C4<01100>;
P_0000026835d92b00 .param/l "ST_SUB" 0 3 97, C4<01101>;
P_0000026835d92b38 .param/l "ST_SW" 0 3 107, C4<10111>;
P_0000026835d92b70 .param/l "ST_XCHG" 0 3 98, C4<01110>;
L_0000026835cb5630 .functor BUFZ 5, v0000026835d42300_0, C4<00000>, C4<00000>, C4<00000>;
v0000026835cb11c0_0 .var "address", 25 0;
v0000026835d0f4a0_0 .var "alu_control", 3 0;
v0000026835cf2f40_0 .var "alu_op", 3 0;
v0000026835d234c0_0 .var "alu_overflow", 0 0;
v0000026835d23560_0 .var "alu_src", 0 0;
v0000026835d40ad0_0 .var "alu_zero", 0 0;
v0000026835d40850_0 .var "branch", 0 0;
v0000026835d40030_0 .net "clk", 0 0, v0000026835d42940_0;  1 drivers
v0000026835d402b0_0 .var "counter", 4 0;
v0000026835d400d0_0 .net "current_state", 4 0, L_0000026835cb5630;  alias, 1 drivers
v0000026835d403f0_0 .net "div_zero", 0 0, v0000026835d41ae0_0;  1 drivers
v0000026835d40670_0 .var "funct", 5 0;
v0000026835d40490_0 .var "immediate", 15 0;
v0000026835d40b70_0 .net "instruction", 31 0, v0000026835d41400_0;  1 drivers
v0000026835d40530_0 .var "jump", 0 0;
v0000026835d405d0_0 .var "load_size_control", 1 0;
v0000026835d408f0_0 .var "mem_read", 0 0;
v0000026835d40990_0 .var "mem_to_reg", 0 0;
v0000026835d40710_0 .var "mem_write", 0 0;
v0000026835d407b0_0 .var "opcode", 5 0;
v0000026835d40a30_0 .net "overflow", 0 0, v0000026835d41040_0;  1 drivers
v0000026835d40350_0 .var "pc_source", 1 0;
v0000026835d3fef0_0 .var "pc_write", 0 0;
v0000026835d40170_0 .var "pc_write_cond", 0 0;
v0000026835d40c10_0 .var "rd", 4 0;
v0000026835d40cb0_0 .var "reg_dst", 0 0;
v0000026835d40d50_0 .var "reg_write", 0 0;
v0000026835d40df0_0 .net "reset", 0 0, v0000026835d41180_0;  1 drivers
v0000026835d3ff90_0 .var "rs", 4 0;
v0000026835d40210_0 .var "rt", 4 0;
v0000026835d41720_0 .var "shamt", 4 0;
v0000026835d42580_0 .var "shift_amt_selector", 1 0;
v0000026835d42300_0 .var "state", 4 0;
v0000026835d412c0_0 .var "store_size_control", 1 0;
v0000026835d41c20_0 .net "zero_flag", 0 0, v0000026835d41fe0_0;  1 drivers
E_0000026835d151a0 .event posedge, v0000026835d40030_0;
E_0000026835d165e0 .event anyedge, v0000026835d40b70_0, v0000026835cf2f40_0;
S_0000026835cb1030 .scope task, "decode_instruction" "decode_instruction" 3 247, 3 247 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.decode_instruction ;
    %load/vec4 v0000026835d407b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.0 ;
    %load/vec4 v0000026835d40670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.1 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %end;
S_0000026835c62720 .scope task, "handle_add_state" "handle_add_state" 3 284, 3 284 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_add_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %load/vec4 v0000026835d40a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_4.29;
T_4.28 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
T_4.29 ;
    %end;
S_0000026835c628b0 .scope task, "handle_addi_state" "handle_addi_state" 3 393, 3 393 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_addi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %load/vec4 v0000026835d40a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
T_5.31 ;
    %end;
S_0000026835c62a40 .scope task, "handle_and_state" "handle_and_state" 3 294, 3 294 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_and_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d1f5c0 .scope task, "handle_beq_state" "handle_beq_state" 3 403, 3 403 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_beq_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40850_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40170_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d1f750 .scope task, "handle_bne_state" "handle_bne_state" 3 413, 3 413 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_bne_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40850_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40170_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d1f8e0 .scope task, "handle_decode_state" "handle_decode_state" 3 240, 3 240 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_decode_state ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d402b0_0, 0, 5;
    %fork TD_test_r_type.uut.decode_instruction, S_0000026835cb1030;
    %join;
    %end;
S_0000026835d231a0 .scope task, "handle_div0_state" "handle_div0_state" 3 522, 3 522 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_div0_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d23330 .scope task, "handle_div_state" "handle_div_state" 3 303, 3 303 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_div_state ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %load/vec4 v0000026835d403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_11.33;
T_11.32 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
T_11.33 ;
    %end;
S_0000026835d93a10 .scope task, "handle_fetch_state" "handle_fetch_state" 3 230, 3 230 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_fetch_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d408f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d402b0_0, 0, 5;
    %end;
S_0000026835d930b0 .scope task, "handle_j_state" "handle_j_state" 3 486, 3 486 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_j_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d933d0 .scope task, "handle_jal_state" "handle_jal_state" 3 495, 3 495 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_jal_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d93560 .scope task, "handle_jr_state" "handle_jr_state" 3 318, 3 318 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_jr_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d936f0 .scope task, "handle_lb_state" "handle_lb_state" 3 432, 3 432 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d408f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d405d0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d92f20 .scope task, "handle_lui_state" "handle_lui_state" 3 444, 3 444 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lui_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d92c00 .scope task, "handle_lw_state" "handle_lw_state" 3 453, 3 453 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d408f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026835d405d0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d93240 .scope task, "handle_mfhi_state" "handle_mfhi_state" 3 326, 3 326 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mfhi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d93880 .scope task, "handle_mflo_state" "handle_mflo_state" 3 335, 3 335 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mflo_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d92d90 .scope task, "handle_mult_state" "handle_mult_state" 3 311, 3 311 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mult_state ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3f4c0 .scope task, "handle_opcode404_state" "handle_opcode404_state" 3 514, 3 514 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_opcode404_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3f010 .scope task, "handle_overflow_state" "handle_overflow_state" 3 506, 3 506 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_overflow_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3ecf0 .scope task, "handle_reset_state" "handle_reset_state" 3 222, 3 222 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_reset_state ;
    %fork TD_test_r_type.uut.reset_control_signals, S_0000026835d3e6b0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d402b0_0, 0, 5;
    %end;
S_0000026835d3fb00 .scope task, "handle_sb_state" "handle_sb_state" 3 465, 3 465 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d412c0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3e520 .scope task, "handle_sll_state" "handle_sll_state" 3 344, 3 344 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sll_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d42580_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3f7e0 .scope task, "handle_sllm_state" "handle_sllm_state" 3 423, 3 423 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sllm_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3fc90 .scope task, "handle_slt_state" "handle_slt_state" 3 354, 3 354 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_slt_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3e200 .scope task, "handle_sra_state" "handle_sra_state" 3 363, 3 363 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sra_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026835d42580_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3e070 .scope task, "handle_sub_state" "handle_sub_state" 3 373, 3 373 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sub_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %load/vec4 v0000026835d40a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_30.35;
T_30.34 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
T_30.35 ;
    %end;
S_0000026835d3ee80 .scope task, "handle_sw_state" "handle_sw_state" 3 475, 3 475 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40710_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026835d412c0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3e9d0 .scope task, "handle_xchg_state" "handle_xchg_state" 3 383, 3 383 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.handle_xchg_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
S_0000026835d3e6b0 .scope task, "reset_control_signals" "reset_control_signals" 3 189, 3 189 0, S_0000026835d3dd00;
 .timescale -9 -12;
TD_test_r_type.uut.reset_control_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d408f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026835cf2f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d23560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40d50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d405d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d412c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d3fef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d40350_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026835d42580_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d40ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d234c0_0, 0, 1;
    %end;
S_0000026835d3f1a0 .scope task, "wait_cycles" "wait_cycles" 2 120, 2 120 0, S_0000026835d133c0;
 .timescale -9 -12;
v0000026835d41d60_0 .var/i "cycles", 31 0;
TD_test_r_type.wait_cycles ;
    %load/vec4 v0000026835d41d60_0;
T_34.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.37, 5;
    %jmp/1 T_34.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026835d151a0;
    %jmp T_34.36;
T_34.37 ;
    %pop/vec4 1;
    %end;
S_0000026835d3f970 .scope task, "wait_mult_div_operation" "wait_mult_div_operation" 2 159, 2 159 0, S_0000026835d133c0;
 .timescale -9 -12;
TD_test_r_type.wait_mult_div_operation ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000026835d41d60_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_0000026835d3f1a0;
    %join;
    %end;
    .scope S_0000026835d3dd00;
T_36 ;
    %wait E_0000026835d165e0;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000026835d407b0_0, 0, 6;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000026835d3ff90_0, 0, 5;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000026835d40210_0, 0, 5;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000026835d40c10_0, 0, 5;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000026835d41720_0, 0, 5;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000026835d40670_0, 0, 6;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000026835d40490_0, 0, 16;
    %load/vec4 v0000026835d40b70_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0000026835cb11c0_0, 0, 26;
    %load/vec4 v0000026835cf2f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026835d0f4a0_0, 0, 4;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000026835d3dd00;
T_37 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %end;
    .thread T_37;
    .scope S_0000026835d3dd00;
T_38 ;
    %wait E_0000026835d151a0;
    %load/vec4 v0000026835d40df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d402b0_0, 0, 5;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000026835d42300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_38.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_38.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_38.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_38.30, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000026835d42300_0, 0, 5;
    %jmp T_38.32;
T_38.2 ;
    %fork TD_test_r_type.uut.handle_reset_state, S_0000026835d3ecf0;
    %join;
    %jmp T_38.32;
T_38.3 ;
    %fork TD_test_r_type.uut.handle_fetch_state, S_0000026835d93a10;
    %join;
    %jmp T_38.32;
T_38.4 ;
    %fork TD_test_r_type.uut.handle_decode_state, S_0000026835d1f8e0;
    %join;
    %jmp T_38.32;
T_38.5 ;
    %fork TD_test_r_type.uut.handle_overflow_state, S_0000026835d3f010;
    %join;
    %jmp T_38.32;
T_38.6 ;
    %fork TD_test_r_type.uut.handle_opcode404_state, S_0000026835d3f4c0;
    %join;
    %jmp T_38.32;
T_38.7 ;
    %fork TD_test_r_type.uut.handle_div0_state, S_0000026835d231a0;
    %join;
    %jmp T_38.32;
T_38.8 ;
    %fork TD_test_r_type.uut.handle_add_state, S_0000026835c62720;
    %join;
    %jmp T_38.32;
T_38.9 ;
    %fork TD_test_r_type.uut.handle_and_state, S_0000026835c62a40;
    %join;
    %jmp T_38.32;
T_38.10 ;
    %fork TD_test_r_type.uut.handle_div_state, S_0000026835d23330;
    %join;
    %jmp T_38.32;
T_38.11 ;
    %fork TD_test_r_type.uut.handle_mult_state, S_0000026835d92d90;
    %join;
    %jmp T_38.32;
T_38.12 ;
    %fork TD_test_r_type.uut.handle_jr_state, S_0000026835d93560;
    %join;
    %jmp T_38.32;
T_38.13 ;
    %fork TD_test_r_type.uut.handle_mfhi_state, S_0000026835d93240;
    %join;
    %jmp T_38.32;
T_38.14 ;
    %fork TD_test_r_type.uut.handle_mflo_state, S_0000026835d93880;
    %join;
    %jmp T_38.32;
T_38.15 ;
    %fork TD_test_r_type.uut.handle_sll_state, S_0000026835d3e520;
    %join;
    %jmp T_38.32;
T_38.16 ;
    %fork TD_test_r_type.uut.handle_slt_state, S_0000026835d3fc90;
    %join;
    %jmp T_38.32;
T_38.17 ;
    %fork TD_test_r_type.uut.handle_sra_state, S_0000026835d3e200;
    %join;
    %jmp T_38.32;
T_38.18 ;
    %fork TD_test_r_type.uut.handle_sub_state, S_0000026835d3e070;
    %join;
    %jmp T_38.32;
T_38.19 ;
    %fork TD_test_r_type.uut.handle_xchg_state, S_0000026835d3e9d0;
    %join;
    %jmp T_38.32;
T_38.20 ;
    %fork TD_test_r_type.uut.handle_addi_state, S_0000026835c628b0;
    %join;
    %jmp T_38.32;
T_38.21 ;
    %fork TD_test_r_type.uut.handle_beq_state, S_0000026835d1f5c0;
    %join;
    %jmp T_38.32;
T_38.22 ;
    %fork TD_test_r_type.uut.handle_bne_state, S_0000026835d1f750;
    %join;
    %jmp T_38.32;
T_38.23 ;
    %fork TD_test_r_type.uut.handle_sllm_state, S_0000026835d3f7e0;
    %join;
    %jmp T_38.32;
T_38.24 ;
    %fork TD_test_r_type.uut.handle_lb_state, S_0000026835d936f0;
    %join;
    %jmp T_38.32;
T_38.25 ;
    %fork TD_test_r_type.uut.handle_lui_state, S_0000026835d92f20;
    %join;
    %jmp T_38.32;
T_38.26 ;
    %fork TD_test_r_type.uut.handle_lw_state, S_0000026835d92c00;
    %join;
    %jmp T_38.32;
T_38.27 ;
    %fork TD_test_r_type.uut.handle_sb_state, S_0000026835d3fb00;
    %join;
    %jmp T_38.32;
T_38.28 ;
    %fork TD_test_r_type.uut.handle_sw_state, S_0000026835d3ee80;
    %join;
    %jmp T_38.32;
T_38.29 ;
    %fork TD_test_r_type.uut.handle_j_state, S_0000026835d930b0;
    %join;
    %jmp T_38.32;
T_38.30 ;
    %fork TD_test_r_type.uut.handle_jal_state, S_0000026835d933d0;
    %join;
    %jmp T_38.32;
T_38.32 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000026835d133c0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026835d42940_0, 0, 1;
T_39.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026835d42940_0;
    %inv;
    %store/vec4 v0000026835d42940_0, 0, 1;
    %jmp T_39.0;
    %end;
    .thread T_39;
    .scope S_0000026835d133c0;
T_40 ;
    %vpi_call 2 168 "$dumpfile", "test_r_type.vcd" {0 0 0};
    %vpi_call 2 169 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026835d133c0 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0000026835d133c0;
T_41 ;
    %vpi_call 2 174 "$display", "=== TESTE DAS INSTRU\303\207\303\225ES R-TYPE - VERS\303\203O REESCRITA ===\012" {0 0 0};
    %vpi_call 2 182 "$display", "=== TESTE 1: AND ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 187 "$display", "  Executando: AND $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 190 "$display", "Teste AND conclu\303\255do\012" {0 0 0};
    %vpi_call 2 200 "$display", "=== TESTE 2: DIV, MFHI, MFLO ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 23, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 205 "$display", "  Executando: DIV $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %fork TD_test_r_type.wait_mult_div_operation, S_0000026835d3f970;
    %join;
    %vpi_call 2 208 "$display", "  Executando: MFHI $3" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 210 "$display", "  Executando: MFLO $4" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 213 "$display", "Teste DIV, MFHI, MFLO conclu\303\255do\012" {0 0 0};
    %vpi_call 2 223 "$display", "=== TESTE 3: MULT, MFHI, MFLO ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 228 "$display", "  Executando: MULT $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %fork TD_test_r_type.wait_mult_div_operation, S_0000026835d3f970;
    %join;
    %vpi_call 2 231 "$display", "  Executando: MFHI $2" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 233 "$display", "  Executando: MFLO $1" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 236 "$display", "Teste MULT, MFHI, MFLO conclu\303\255do\012" {0 0 0};
    %vpi_call 2 243 "$display", "=== TESTE 4: SLL ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 247 "$display", "  Executando: SLL $3, $3, 4" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 250 "$display", "Teste SLL conclu\303\255do\012" {0 0 0};
    %vpi_call 2 261 "$display", "=== TESTE 5: SLT ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 266 "$display", "  Executando: SLT $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 268 "$display", "  Executando: SLT $3, $2, $2" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 271 "$display", "  Executando: SLT $3, $2, $1" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 274 "$display", "Teste SLT conclu\303\255do\012" {0 0 0};
    %vpi_call 2 281 "$display", "=== TESTE 6: SRA ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 65530, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 285 "$display", "  Executando: SRA $1, $1, 1" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 288 "$display", "Teste SRA conclu\303\255do\012" {0 0 0};
    %vpi_call 2 296 "$display", "=== TESTE 7: SUB ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 301 "$display", "  Executando: SUB $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 304 "$display", "Teste SUB conclu\303\255do\012" {0 0 0};
    %vpi_call 2 312 "$display", "=== TESTE 8: XCHG ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 317 "$display", "  Executando: XCHG $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 320 "$display", "Teste XCHG conclu\303\255do\012" {0 0 0};
    %vpi_call 2 328 "$display", "=== TESTE 9: ADD ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 333 "$display", "  Executando: ADD $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 336 "$display", "Teste ADD conclu\303\255do\012" {0 0 0};
    %vpi_call 2 343 "$display", "=== TESTE 10: JR ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_0000026835d20d50;
    %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000026835d19340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835cf3f70_0, 0, 5;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0000026835d227b0_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_0000026835d22620;
    %join;
    %vpi_call 2 347 "$display", "  Executando: JR $31" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000026835d1e960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d19cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d0eb50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026835d18250_0, 0, 5;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000026835d0ddd0_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_0000026835d0e9c0;
    %join;
    %vpi_call 2 350 "$display", "Teste JR conclu\303\255do\012" {0 0 0};
    %vpi_call 2 352 "$display", "\012=== RESUMO DOS SINAIS PARA GTKWAVE ===" {0 0 0};
    %vpi_call 2 353 "$display", "Sinais principais para visualiza\303\247\303\243o:" {0 0 0};
    %vpi_call 2 354 "$display", "- clk, reset" {0 0 0};
    %vpi_call 2 355 "$display", "- instruction[31:0], current_state[4:0]" {0 0 0};
    %vpi_call 2 356 "$display", "- opcode[5:0], rs[4:0], rt[4:0], rd[4:0], funct[5:0]" {0 0 0};
    %vpi_call 2 357 "$display", "- alu_control[3:0], alu_op[3:0]" {0 0 0};
    %vpi_call 2 358 "$display", "- reg_write, mem_write, pc_write" {0 0 0};
    %vpi_call 2 359 "$display", "- reg_dst, alu_src, mem_to_reg" {0 0 0};
    %vpi_call 2 360 "$display", "- branch, jump, pc_source[1:0]" {0 0 0};
    %vpi_call 2 361 "$display", "- load_size_control[1:0], store_size_control[1:0]" {0 0 0};
    %vpi_call 2 362 "$display", "- zero_flag, overflow, div_zero" {0 0 0};
    %vpi_call 2 363 "$display", "- alu_zero, alu_overflow" {0 0 0};
    %vpi_call 2 365 "$display", "\012=== TODOS OS TESTES R-TYPE CONCLU\303\215DOS ===" {0 0 0};
    %vpi_call 2 366 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_r_type.v";
    "..\..\control_unit.v";
