<?xml version="1.0" encoding="UTF-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xd" xd:fcnName="block_mmult" xd:type="hls" xd:clockId="2" xd:templateInstantiation="__NA__" xd:componentRef="block_mmult" xd:initiationInterval="220512450" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="acc_handshake"/>
  <xd:arg xd:name="A" xd:swRootName="A" xd:direction="inout" xd:busInterfaceRef="m_axi_A" xd:hwName="m_axi_A" xd:portInterfaceType="aximm" xd:arraySize="1048576" xd:dataWidth="32" xd:bufferDirection="in"/>
  <xd:arg xd:name="B" xd:swRootName="B" xd:direction="inout" xd:busInterfaceRef="m_axi_B" xd:hwName="m_axi_B" xd:portInterfaceType="aximm" xd:arraySize="1048576" xd:dataWidth="32" xd:bufferDirection="in"/>
  <xd:arg xd:name="C" xd:swRootName="C" xd:direction="inout" xd:busInterfaceRef="m_axi_C" xd:hwName="m_axi_C" xd:portInterfaceType="aximm" xd:arraySize="1048576" xd:dataWidth="32" xd:bufferDirection="out"/>
  <xd:arg xd:name="A" xd:swRootName="A" xd:direction="in" xd:busInterfaceRef="A_offset" xd:hwName="A_offset" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:aximmInterfaceRef="m_axi_A" xd:dataWidth="32"/>
  <xd:arg xd:name="B" xd:swRootName="B" xd:direction="in" xd:busInterfaceRef="B_offset" xd:hwName="B_offset" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:aximmInterfaceRef="m_axi_B" xd:dataWidth="32"/>
  <xd:arg xd:name="C" xd:swRootName="C" xd:direction="in" xd:busInterfaceRef="C_offset" xd:hwName="C_offset" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:aximmInterfaceRef="m_axi_C" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="220512449" xd:worst-case="220512449" xd:average-case="220512449"/>
  <xd:resourceEstimates xd:LUT="28904" xd:FF="20897" xd:BRAM="68" xd:DSP="160"/>
</xd:acceleratorMap>
