In archive libpi-fp.a:

gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31, 0
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1, 0
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0, 0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003f2 	strdeq	r0, [r0], -r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000107 	andeq	r0, r0, r7, lsl #2
  10:	0000cb0c 	andeq	ip, r0, ip, lsl #22
  14:	00023800 	andeq	r3, r2, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	0a070403 	beq	1c1014 <gpio_read+0x1c0f2c>
  30:	04000002 	streq	r0, [r0], #-2
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	d4060103 	strle	r0, [r6], #-259	; 0xfffffefd
  3c:	03000002 	movweq	r0, #2
  40:	02b30502 	adcseq	r0, r3, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	0002cb05 	andeq	ip, r2, r5, lsl #22
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000280 	andeq	r0, r0, r0, lsl #5
  54:	9c080103 	stflss	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00d80702 	sbcseq	r0, r8, r2, lsl #14
  60:	c2050000 	andgt	r0, r5, #0, 0
  64:	03000002 	movweq	r0, #2
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000b907 	andeq	fp, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000217 	andeq	r0, r0, r7, lsl r2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000028e 	andeq	r0, r0, lr, lsl #5
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0002a908 	andeq	sl, r2, r8, lsl #18
  b8:	00b20400 	adcseq	r0, r2, r0, lsl #8
  bc:	bd080000 	stclt	0, cr0, [r8, #-0]
  c0:	02000002 	andeq	r0, r0, #2, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070a 	strpl	r0, [r1], #-1802	; 0xfffff8f6
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	e00b0000 	and	r0, fp, r0
  e0:	00000002 	andeq	r0, r0, r2
  e4:	00001f0b 	andeq	r1, r0, fp, lsl #30
  e8:	600b0100 	andvs	r0, fp, r0, lsl #2
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00006f0b 	andeq	r6, r0, fp, lsl #30
  f4:	7e0b0500 	cfsh32vc	mvfx0, mvfx11, #0
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	00008d0b 	andeq	r8, r0, fp, lsl #26
 100:	9a0b0700 	bls	2c1c08 <gpio_read+0x2c1b20>
 104:	03000002 	movweq	r0, #2
 108:	0000aa0b 	andeq	sl, r0, fp, lsl #20
 10c:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
 110:	000001fe 	strdeq	r0, [r0], -lr
 114:	d0031504 	andle	r1, r3, r4, lsl #10
 118:	0c000000 	stceq	0, cr0, [r0], {-0}
 11c:	0000000a 	andeq	r0, r0, sl
 120:	33171d01 	tstcc	r7, #64	; 0x40
 124:	1c000000 	stcne	0, cr0, [r0], {-0}
 128:	0c202000 	stceq	0, cr2, [r0], #-0
 12c:	00000000 	andeq	r0, r0, r0
 130:	33171e01 	tstcc	r7, #1, 28
 134:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 138:	0c202000 	stceq	0, cr2, [r0], #-0
 13c:	0000022e 	andeq	r0, r0, lr, lsr #4
 140:	33171f01 	tstcc	r7, #1, 30
 144:	34000000 	strcc	r0, [r0], #-0
 148:	0d202000 	stceq	0, cr2, [r0, #-0]
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	25055501 	strcs	r5, [r5, #-1281]	; 0xfffffaff
 154:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 158:	34000000 	strcc	r0, [r0], #-0
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	0001bb9c 	muleq	r1, ip, fp
 164:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 168:	5501006e 	strpl	r0, [r1, #-110]	; 0xffffff92
 16c:	00002c18 	andeq	r2, r0, r8, lsl ip
 170:	00000800 	andeq	r0, r0, r0, lsl #16
 174:	00000000 	andeq	r0, r0, r0
 178:	02ae0f00 	adceq	r0, lr, #0, 30
 17c:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
 180:	00002c0e 	andeq	r2, r0, lr, lsl #24
 184:	00004800 	andeq	r4, r0, r0, lsl #16
 188:	00004200 	andeq	r4, r0, r0, lsl #4
 18c:	666f1000 	strbtvs	r1, [pc], -r0
 190:	59010066 	stmdbpl	r1, {r1, r2, r5, r6}
 194:	00002c0e 	andeq	r2, r0, lr, lsl #24
 198:	00008800 	andeq	r8, r0, r0, lsl #16
 19c:	00008600 	andeq	r8, r0, r0, lsl #12
 1a0:	01041100 	mrseq	r1, (UNDEF: 20)
 1a4:	03dd0000 	bicseq	r0, sp, #0, 0
 1a8:	01120000 	tsteq	r2, r0
 1ac:	01f30b50 	mvnseq	r0, r0, asr fp
 1b0:	23253550 			; <UNDEFINED> instruction: 0x23253550
 1b4:	818080b4 	strhhi	r8, [r0, r4]
 1b8:	13000002 	movwne	r0, #2
 1bc:	00000014 	andeq	r0, r0, r4, lsl r0
 1c0:	cc064e01 	stcgt	14, cr4, [r6], {1}
 1c4:	1c000000 	stcne	0, cr0, [r0], {-0}
 1c8:	01000000 	mrseq	r0, (UNDEF: 0)
 1cc:	0002169c 	muleq	r2, ip, r6
 1d0:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 1d4:	4e01006e 	cdpmi	0, 0, cr0, cr1, cr14, {3}
 1d8:	00002c1a 	andeq	r2, r0, sl, lsl ip
 1dc:	0000a300 	andeq	sl, r0, r0, lsl #6
 1e0:	00009b00 	andeq	r9, r0, r0, lsl #22
 1e4:	00760e00 	rsbseq	r0, r6, r0, lsl #28
 1e8:	2c284e01 	stccs	14, cr4, [r8], #-4
 1ec:	e5000000 	str	r0, [r0, #-0]
 1f0:	dd000000 	stcle	0, cr0, [r0, #-0]
 1f4:	14000000 	strne	r0, [r0], #-0
 1f8:	000000dc 	ldrdeq	r0, [r0], -ip
 1fc:	0000029e 	muleq	r0, lr, r2
 200:	0000020c 	andeq	r0, r0, ip, lsl #4
 204:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 208:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 20c:	0000e415 	andeq	lr, r0, r5, lsl r4
 210:	00025700 	andeq	r5, r2, r0, lsl #14
 214:	eb130000 	bl	4c0008 <gpio_read+0x4bff20>
 218:	01000000 	mrseq	r0, (UNDEF: 0)
 21c:	00bc0649 	adcseq	r0, ip, r9, asr #12
 220:	00100000 	andseq	r0, r0, r0
 224:	9c010000 	stcls	0, cr0, [r1], {-0}
 228:	00000257 	andeq	r0, r0, r7, asr r2
 22c:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 230:	1e490100 	dvfnee	f0, f1, f0
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000123 	andeq	r0, r0, r3, lsr #2
 23c:	0000011f 	andeq	r0, r0, pc, lsl r1
 240:	0000c811 	andeq	ip, r0, r1, lsl r8
 244:	00032600 	andeq	r2, r3, r0, lsl #12
 248:	50011200 	andpl	r1, r1, r0, lsl #4
 24c:	5001f303 	andpl	pc, r1, r3, lsl #6
 250:	01510112 	cmpeq	r1, r2, lsl r1
 254:	13000030 	movwne	r0, #48	; 0x30
 258:	000000fa 	strdeq	r0, [r0], -sl
 25c:	98064201 	stmdals	r6, {r0, r9, lr}
 260:	24000000 	strcs	r0, [r0], #-0
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	00029e9c 	muleq	r2, ip, lr
 26c:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 270:	4201006e 	andmi	r0, r1, #110, 0	; 0x6e
 274:	00002c1c 	andeq	r2, r0, ip, lsl ip
 278:	00014800 	andeq	r4, r1, r0, lsl #16
 27c:	00014400 	andeq	r4, r1, r0, lsl #8
 280:	00b41100 	adcseq	r1, r4, r0, lsl #2
 284:	03e90000 	mvneq	r0, #0, 0
 288:	01120000 	tsteq	r2, r0
 28c:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 290:	12202000 	eorne	r2, r0, #0, 0
 294:	31055101 	tstcc	r5, r1, lsl #2
 298:	245001f3 	ldrbcs	r0, [r0], #-499	; 0xfffffe0d
 29c:	02130000 	andseq	r0, r3, #0, 0
 2a0:	01000003 	tsteq	r0, r3
 2a4:	0074063b 	rsbseq	r0, r4, fp, lsr r6
 2a8:	00240000 	eoreq	r0, r4, r0
 2ac:	9c010000 	stcls	0, cr0, [r1], {-0}
 2b0:	000002e5 	andeq	r0, r0, r5, ror #5
 2b4:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 2b8:	1b3b0100 	blne	ec06c0 <gpio_read+0xec05d8>
 2bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 2c0:	0000016d 	andeq	r0, r0, sp, ror #2
 2c4:	00000169 	andeq	r0, r0, r9, ror #2
 2c8:	00009011 	andeq	r9, r0, r1, lsl r0
 2cc:	0003e900 	andeq	lr, r3, r0, lsl #18
 2d0:	50011200 	andpl	r1, r1, r0, lsl #4
 2d4:	001c0c05 	andseq	r0, ip, r5, lsl #24
 2d8:	01122020 	tsteq	r2, r0, lsr #32
 2dc:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 2e0:	00245001 	eoreq	r5, r4, r1
 2e4:	004a1300 	subeq	r1, sl, r0, lsl #6
 2e8:	36010000 	strcc	r0, [r1], -r0
 2ec:	00006406 	andeq	r6, r0, r6, lsl #8
 2f0:	00001000 	andeq	r1, r0, r0
 2f4:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
 2f8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 2fc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 300:	2c1f3601 	ldccs	6, cr3, [pc], {1}
 304:	92000000 	andls	r0, r0, #0, 0
 308:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
 30c:	11000001 	tstne	r0, r1
 310:	00000070 	andeq	r0, r0, r0, ror r0
 314:	00000326 	andeq	r0, r0, r6, lsr #6
 318:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 31c:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 320:	31015101 	tstcc	r1, r1, lsl #2
 324:	f0130000 			; <UNDEFINED> instruction: 0xf0130000
 328:	01000002 	tsteq	r0, r2
 32c:	00000628 	andeq	r0, r0, r8, lsr #12
 330:	00640000 	rsbeq	r0, r4, r0
 334:	9c010000 	stcls	0, cr0, [r1], {-0}
 338:	000003c1 	andeq	r0, r0, r1, asr #7
 33c:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 340:	21280100 			; <UNDEFINED> instruction: 0x21280100
 344:	0000002c 	andeq	r0, r0, ip, lsr #32
 348:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
 34c:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
 350:	0001f916 	andeq	pc, r1, r6, lsl r9	; <UNPREDICTABLE>
 354:	32280100 	eorcc	r0, r8, #0
 358:	0000010f 	andeq	r0, r0, pc, lsl #2
 35c:	000001dc 	ldrdeq	r0, [r0], -ip
 360:	000001d8 	ldrdeq	r0, [r0], -r8
 364:	66666f10 	uqadd16vs	r6, r6, r0
 368:	0e2d0100 	sufeqe	f0, f5, f0
 36c:	0000002c 	andeq	r0, r0, ip, lsr #32
 370:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 374:	000001fd 	strdeq	r0, [r0], -sp
 378:	01006710 	tsteq	r0, r0, lsl r7
 37c:	002c0e2e 	eoreq	r0, ip, lr, lsr #28
 380:	02140000 	andseq	r0, r4, #0, 0
 384:	02120000 	andseq	r0, r2, #0, 0
 388:	76100000 	ldrvc	r0, [r0], -r0
 38c:	0e300100 	rsfeqs	f0, f0, f0
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	0000022f 	andeq	r0, r0, pc, lsr #4
 398:	00000227 	andeq	r0, r0, r7, lsr #4
 39c:	00004814 	andeq	r4, r0, r4, lsl r8
 3a0:	0003dd00 	andeq	sp, r3, r0, lsl #26
 3a4:	0003b000 	andeq	fp, r3, r0
 3a8:	50011200 	andpl	r1, r1, r0, lsl #4
 3ac:	00007602 	andeq	r7, r0, r2, lsl #12
 3b0:	00005c11 	andeq	r5, r0, r1, lsl ip
 3b4:	0003e900 	andeq	lr, r3, r0, lsl #18
 3b8:	50011200 	andpl	r1, r1, r0, lsl #4
 3bc:	00007602 	andeq	r7, r0, r2, lsl #12
 3c0:	00301700 	eorseq	r1, r0, r0, lsl #14
 3c4:	b6020000 	strlt	r0, [r2], -r0
 3c8:	00006218 	andeq	r6, r0, r8, lsl r2
 3cc:	03dd0300 	bicseq	r0, sp, #0, 6
 3d0:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
 3d4:	2bb60200 	blcs	fed80bdc <gpio_read+0xfed80af4>
 3d8:	00000062 	andeq	r0, r0, r2, rrx
 3dc:	005a1900 	subseq	r1, sl, r0, lsl #18
 3e0:	005a0000 	subseq	r0, sl, r0
 3e4:	c7020000 	strgt	r0, [r2, -r0]
 3e8:	003a190a 	eorseq	r1, sl, sl, lsl #18
 3ec:	003a0000 	eorseq	r0, sl, r0
 3f0:	b2020000 	andlt	r0, r2, #0, 0
 3f4:	Address 0x00000000000003f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <gpio_read+0xe83780>
  58:	0b390b3b 	bleq	e42d4c <gpio_read+0xe42c64>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <gpio_read+0x3ba8>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01040a00 	tsteq	r4, r0, lsl #20
  70:	0b0b0b3e 	bleq	2c2d70 <gpio_read+0x2c2c88>
  74:	0b3a1349 	bleq	e84da0 <gpio_read+0xe84cb8>
  78:	0b390b3b 	bleq	e42d6c <gpio_read+0xe42c84>
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300280b 	movweq	r2, #2059	; 0x80b
  84:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  88:	00340c00 	eorseq	r0, r4, r0, lsl #24
  8c:	0b3a0e03 	bleq	e838a0 <gpio_read+0xe837b8>
  90:	0b390b3b 	bleq	e42d84 <gpio_read+0xe42c9c>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <gpio_read+0x2ce7f8>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0300050e 	movweq	r0, #1294	; 0x50e
  bc:	3b0b3a08 	blcc	2ce8e4 <gpio_read+0x2ce7fc>
  c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c8:	00001742 	andeq	r1, r0, r2, asr #14
  cc:	0300340f 	movweq	r3, #1039	; 0x40f
  d0:	3b0b3a0e 	blcc	2ce910 <gpio_read+0x2ce828>
  d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  dc:	00001742 	andeq	r1, r0, r2, asr #14
  e0:	03003410 	movweq	r3, #1040	; 0x410
  e4:	3b0b3a08 	blcc	2ce90c <gpio_read+0x2ce824>
  e8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ec:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  f0:	00001742 	andeq	r1, r0, r2, asr #14
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 110:	0b3a0e03 	bleq	e83924 <gpio_read+0xe8383c>
 114:	0b390b3b 	bleq	e42e08 <gpio_read+0xe42d20>
 118:	01111927 	tsteq	r1, r7, lsr #18
 11c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 120:	01194297 			; <UNDEFINED> instruction: 0x01194297
 124:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 128:	01018289 	smlabbeq	r1, r9, r2, r8
 12c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 130:	00001301 	andeq	r1, r0, r1, lsl #6
 134:	01828915 	orreq	r8, r2, r5, lsl r9
 138:	31011100 	mrscc	r1, (UNDEF: 17)
 13c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 140:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 144:	0b3b0b3a 	bleq	ec2e34 <gpio_read+0xec2d4c>
 148:	13490b39 	movtne	r0, #39737	; 0x9b39
 14c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 150:	17000017 	smladne	r0, r7, r0, r0
 154:	0e03012e 	adfeqsp	f0, f3, #0.5
 158:	0b3b0b3a 	bleq	ec2e48 <gpio_read+0xec2d60>
 15c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 160:	0b201349 	bleq	804e8c <gpio_read+0x804da4>
 164:	00001301 	andeq	r1, r0, r1, lsl #6
 168:	03000518 	movweq	r0, #1304	; 0x518
 16c:	3b0b3a08 	blcc	2ce994 <gpio_read+0x2ce8ac>
 170:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 174:	19000013 	stmdbne	r0, {r0, r1, r4}
 178:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 17c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 180:	0b3a0e03 	bleq	e83994 <gpio_read+0xe838ac>
 184:	0b390b3b 	bleq	e42e78 <gpio_read+0xe42d90>
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1, 0
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001eb 	andeq	r0, r0, fp, ror #3
   4:	00ef0003 	rsceq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
  2c:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
  30:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
  34:	442f6e61 	strtmi	r6, [pc], #-3681	; 3c <.debug_line+0x3c>
  38:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  3c:	73746e65 	cmnvc	r4, #1616	; 0x650
  40:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
  44:	5f676e69 	svcpl	0x00676e69
  48:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
  4c:	5f726574 	svcpl	0x00726574
  50:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
  54:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  58:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  5c:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
  60:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; ffffffa0 <gpio_read+0xfffffeb8>
  64:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  68:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  6c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  70:	73752f00 	cmnvc	r5, #0, 30
  74:	6f6c2f72 	svcvs	0x006c2f72
  78:	2f6c6163 	svccs	0x006c6163
  7c:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  80:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  94:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  98:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  9c:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  a0:	37303173 			; <UNDEFINED> instruction: 0x37303173
  a4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  a8:	63672f62 	cmnvs	r7, #392	; 0x188
  ac:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  b0:	6f6e2d6d 	svcvs	0x006e2d6d
  b4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  b8:	2f696261 	svccs	0x00696261
  bc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  c0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  c4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  c8:	67000065 	strvs	r0, [r0, -r5, rrx]
  cc:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  d0:	00010063 	andeq	r0, r1, r3, rrx
  d4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  dc:	74730000 	ldrbtvc	r0, [r3], #-0
  e0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  e4:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  e8:	0300682e 	movweq	r6, #2094	; 0x82e
  ec:	70670000 	rsbvc	r0, r7, r0
  f0:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  f4:	00000200 	andeq	r0, r0, r0, lsl #4
  f8:	00380500 	eorseq	r0, r8, r0, lsl #10
  fc:	00000205 	andeq	r0, r0, r5, lsl #4
 100:	27030000 	strcs	r0, [r3, -r0]
 104:	13050501 	movwne	r0, #21761	; 0x5501
 108:	01060705 	tsteq	r6, r5, lsl #14
 10c:	05493805 	strbeq	r3, [r9, #-2053]	; 0xfffff7fb
 110:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
 114:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 118:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 11c:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 120:	0505ba0e 	streq	fp, [r5, #-2574]	; 0xfffff5f2
 124:	1c052f06 	stcne	15, cr2, [r5], {6}
 128:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 12c:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 130:	12053006 	andne	r3, r5, #6, 0
 134:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 138:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 13c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 140:	06134b06 	ldreq	r4, [r3], -r6, lsl #22
 144:	4b01052e 	blmi	41604 <gpio_read+0x4151c>
 148:	4c062405 	cfstrsmi	mvf2, [r6], {5}
 14c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 150:	01052f06 	tsteq	r5, r6, lsl #30
 154:	20054b06 	andcs	r4, r5, r6, lsl #22
 158:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 15c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 160:	49200501 	stmdbmi	r0!, {r0, r8, sl}
 164:	31060505 	tstcc	r6, r5, lsl #10
 168:	01056606 	tsteq	r5, r6, lsl #12
 16c:	0621052f 	strteq	r0, [r1], -pc, lsr #10
 170:	1305054d 	movwne	r0, #21837	; 0x554d
 174:	01060705 	tsteq	r6, r5, lsl #14
 178:	05492105 	strbeq	r2, [r9, #-261]	; 0xfffffefb
 17c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 180:	2f010566 	svccs	0x00010566
 184:	4d062305 	stcmi	3, cr2, [r6, #-20]	; 0xffffffec
 188:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 18c:	01052f06 	tsteq	r5, r6, lsl #30
 190:	2b054b06 	blcs	152db0 <gpio_read+0x152cc8>
 194:	01063106 	tsteq	r6, r6, lsl #2
 198:	2f060505 	svccs	0x00060505
 19c:	01060705 	tsteq	r6, r5, lsl #14
 1a0:	4b060905 	blmi	1825bc <gpio_read+0x1824d4>
 1a4:	30062e06 	andcc	r2, r6, r6, lsl #28
 1a8:	2f060105 	svccs	0x00060105
 1ac:	30061d05 	andcc	r1, r6, r5, lsl #26
 1b0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 1b4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 1b8:	0505491d 	streq	r4, [r5, #-2333]	; 0xfffff6e3
 1bc:	05133106 	ldreq	r3, [r3, #-262]	; 0xfffffefa
 1c0:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 1c4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbc7 <gpio_read+0xfffffadf>
 1c8:	4a010617 	bmi	41a2c <gpio_read+0x41944>
 1cc:	042e2305 	strteq	r2, [lr], #-773	; 0xfffffcfb
 1d0:	06300502 	ldrteq	r0, [r0], -r2, lsl #10
 1d4:	2e00dc03 	cdpcs	12, 0, cr13, cr0, cr3, {0}
 1d8:	0c050104 	stfeqs	f0, [r5], {4}
 1dc:	7fa40306 	svcvc	0x00a40306
 1e0:	2f010501 	svccs	0x00010501
 1e4:	052a1005 	streq	r1, [sl, #-5]!
 1e8:	04023201 	streq	r3, [r2], #-513	; 0xfffffdff
 1ec:	Address 0x00000000000001ec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  3c:	00323354 	eorseq	r3, r2, r4, asr r3
  40:	6f697067 	svcvs	0x00697067
  44:	6165725f 	cmnvs	r5, pc, asr r2
  48:	70670064 	rsbvc	r0, r7, r4, rrx
  4c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  50:	6f5f7465 	svcvs	0x005f7465
  54:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
  58:	45470074 	strbmi	r0, [r7, #-116]	; 0xffffff8c
  5c:	00323354 	eorseq	r3, r2, r4, asr r3
  60:	4f495047 	svcmi	0x00495047
  64:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  68:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  6c:	47003054 	smlsdmi	r0, r4, r0, r3
  70:	5f4f4950 	svcpl	0x004f4950
  74:	434e5546 	movtmi	r5, #58694	; 0xe546
  78:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  7c:	50470031 	subpl	r0, r7, r1, lsr r0
  80:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  84:	5f434e55 	svcpl	0x00434e55
  88:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  8c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  90:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  94:	415f434e 	cmpmi	pc, lr, asr #6
  98:	0033544c 	eorseq	r5, r3, ip, asr #8
  9c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a4:	61686320 	cmnvs	r8, r0, lsr #6
  a8:	50470072 	subpl	r0, r7, r2, ror r0
  ac:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  b0:	5f434e55 	svcpl	0x00434e55
  b4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  bc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  c0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  c8:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  cc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  d0:	6970672f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr}^
  d4:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  d8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  dc:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  e0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  ec:	5f6f6970 	svcpl	0x006f6970
  f0:	5f746573 	svcpl	0x00746573
  f4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  f8:	70670074 	rsbvc	r0, r7, r4, ror r0
  fc:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 100:	6f5f7465 	svcvs	0x005f7465
 104:	47006666 	strmi	r6, [r0, -r6, ror #12]
 108:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 10c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 110:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 114:	31303220 	teqcc	r0, r0, lsr #4
 118:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 11c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 120:	61656c65 	cmnvs	r5, r5, ror #24
 124:	20296573 	eorcs	r6, r9, r3, ror r5
 128:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 12c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 130:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 134:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 138:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 13c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 140:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 144:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 148:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 14c:	6f6c666d 	svcvs	0x006c666d
 150:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 154:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 158:	20647261 	rsbcs	r7, r4, r1, ror #4
 15c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 160:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 164:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 168:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 16c:	316d7261 	cmncc	sp, r1, ror #4
 170:	6a363731 	bvs	d8de3c <gpio_read+0xd8dd54>
 174:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 178:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 17c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 180:	316d7261 	cmncc	sp, r1, ror #4
 184:	6a363731 	bvs	d8de50 <gpio_read+0xd8dd68>
 188:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 18c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 190:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 194:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 198:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 19c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 1a0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 1a4:	20706676 	rsbscs	r6, r0, r6, ror r6
 1a8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1ac:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1b0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1b8:	7a6b3676 	bvc	1acdb98 <gpio_read+0x1acdab0>
 1bc:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 1c0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1c4:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 1c8:	20626467 	rsbcs	r6, r2, r7, ror #8
 1cc:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1d0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1d4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1d8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1dc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1e0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1e4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1e8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1ec:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1f0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1f4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1f8:	6e756600 	cdpvs	6, 7, cr6, cr5, cr0, {0}
 1fc:	70670063 	rsbvc	r0, r7, r3, rrx
 200:	665f6f69 	ldrbvs	r6, [pc], -r9, ror #30
 204:	5f636e75 	svcpl	0x00636e75
 208:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 20c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 210:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 214:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 218:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 21c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 220:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 224:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 228:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 22c:	70670074 	rsbvc	r0, r7, r4, ror r0
 230:	6c5f6f69 	mrrcvs	15, 6, r6, pc, cr9	; <UNPREDICTABLE>
 234:	00307665 	eorseq	r7, r0, r5, ror #12
 238:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 23c:	742f7372 	strtvc	r7, [pc], #-882	; 244 <.debug_str+0x244>
 240:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 244:	6f6e6e65 	svcvs	0x006e6e65
 248:	616d6c6c 	cmnvs	sp, ip, ror #24
 24c:	6f442f6e 	svcvs	0x00442f6e
 250:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 254:	2f73746e 	svccs	0x0073746e
 258:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 25c:	515f676e 	cmppl	pc, lr, ror #14
 260:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 264:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 268:	2f323230 	svccs	0x00323230
 26c:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 270:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 274:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 278:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 27c:	00697062 	rsbeq	r7, r9, r2, rrx
 280:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 284:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 288:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 28c:	70720074 	rsbsvc	r0, r2, r4, ror r0
 290:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 294:	61686374 	smcvs	34356	; 0x8634
 298:	50470072 	subpl	r0, r7, r2, ror r0
 29c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 2a0:	5f434e55 	svcpl	0x00434e55
 2a4:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
 2a8:	61686300 	cmnvs	r8, r0, lsl #6
 2ac:	61620072 	smcvs	8194	; 0x2002
 2b0:	73006b6e 	movwvc	r6, #2926	; 0xb6e
 2b4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 2b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 2bc:	74757000 	ldrbtvc	r7, [r5], #-0
 2c0:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
 2c4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 2c8:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 2cc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 2d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2d8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 2dc:	00726168 	rsbseq	r6, r2, r8, ror #2
 2e0:	4f495047 	svcmi	0x00495047
 2e4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2e8:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2ec:	00545550 	subseq	r5, r4, r0, asr r5
 2f0:	6f697067 	svcvs	0x00697067
 2f4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2f8:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2fc:	6f697463 	svcvs	0x00697463
 300:	7067006e 	rsbvc	r0, r7, lr, rrx
 304:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 308:	6f5f7465 	svcvs	0x005f7465
 30c:	Address 0x000000000000030c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_read+0x80a508>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_read+0x4233c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000061a 	andeq	r0, r0, sl, lsl r6
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000108 	andeq	r0, r0, r8, lsl #2
  10:	0002c80c 	andeq	ip, r2, ip, lsl #16
  14:	00025200 	andeq	r5, r2, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	0e070403 	cdpeq	4, 0, cr0, cr7, cr3, {0}
  30:	04000002 	streq	r0, [r0], #-2
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	18060103 	stmdane	r6, {r0, r1, r8}
  3c:	03000003 	movweq	r0, #3
  40:	02040502 	andeq	r0, r4, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	0002f805 	andeq	pc, r2, r5, lsl #16
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000029a 	muleq	r0, sl, r2
  54:	af080103 	svcge	0x00080103
  58:	03000000 	movweq	r0, #0
  5c:	00de0702 	sbcseq	r0, lr, r2, lsl #14
  60:	ef050000 	svc	0x00050000
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000cc07 	andeq	ip, r0, r7, lsl #24
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	0000021b 	andeq	r0, r0, fp, lsl r2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000002a8 	andeq	r0, r0, r8, lsr #5
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0002c308 	andeq	ip, r2, r8, lsl #6
  b8:	00b20a00 	adcseq	r0, r2, r0, lsl #20
  bc:	dd080000 	stcle	0, cr0, [r8, #-0]
  c0:	02000002 	andeq	r0, r0, #2, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070b 	strpl	r0, [r1], #-1803	; 0xfffff8f5
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  e0:	00000003 	andeq	r0, r0, r3
  e4:	0000280c 	andeq	r2, r0, ip, lsl #16
  e8:	730c0100 	movwvc	r0, #49408	; 0xc100
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	0000820c 	andeq	r8, r0, ip, lsl #4
  f4:	910c0500 	tstls	ip, r0, lsl #10
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000a00c 	andeq	sl, r0, ip
 100:	b40c0700 	strlt	r0, [ip], #-1792	; 0xfffff900
 104:	03000002 	movweq	r0, #2
 108:	0000bd0c 	andeq	fp, r0, ip, lsl #26
 10c:	0d000200 	sfmeq	f0, 4, [r0, #-0]
 110:	00000039 	andeq	r0, r0, r9, lsr r0
 114:	0806032c 	stmdaeq	r6, {r2, r3, r5, r8, r9}
 118:	000001ab 	andeq	r0, r0, fp, lsr #3
 11c:	006f690e 	rsbeq	r6, pc, lr, lsl #18
 120:	33090903 	movwcc	r0, #39171	; 0x9903
 124:	00000000 	andeq	r0, r0, r0
 128:	7265690e 	rsbvc	r6, r5, #229376	; 0x38000
 12c:	090a0300 	stmdbeq	sl, {r8, r9}
 130:	00000033 	andeq	r0, r0, r3, lsr r0
 134:	69690e04 	stmdbvs	r9!, {r2, r9, sl, fp}^
 138:	11030072 	tstne	r3, r2, ror r0
 13c:	00003309 	andeq	r3, r0, r9, lsl #6
 140:	6c0e0800 	stcvs	8, cr0, [lr], {-0}
 144:	03007263 	movweq	r7, #611	; 0x263
 148:	00330913 	eorseq	r0, r3, r3, lsl r9
 14c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
 150:	0072636d 	rsbseq	r6, r2, sp, ror #6
 154:	33091403 	movwcc	r1, #37891	; 0x9403
 158:	10000000 	andne	r0, r0, r0
 15c:	72736c0e 	rsbsvc	r6, r3, #3584	; 0xe00
 160:	09150300 	ldmdbeq	r5, {r8, r9}
 164:	00000033 	andeq	r0, r0, r3, lsr r0
 168:	736d0e14 	cmnvc	sp, #20, 28	; 0x140
 16c:	16030072 			; <UNDEFINED> instruction: 0x16030072
 170:	00003309 	andeq	r3, r0, r9, lsl #6
 174:	e20f1800 	and	r1, pc, #0, 16
 178:	03000002 	movweq	r0, #2
 17c:	00330917 	eorseq	r0, r3, r7, lsl r9
 180:	0f1c0000 	svceq	0x001c0000
 184:	00000232 	andeq	r0, r0, r2, lsr r2
 188:	33091b03 	movwcc	r1, #39683	; 0x9b03
 18c:	20000000 	andcs	r0, r0, r0
 190:	0000090f 	andeq	r0, r0, pc, lsl #18
 194:	091d0300 	ldmdbeq	sp, {r8, r9}
 198:	00000033 	andeq	r0, r0, r3, lsr r0
 19c:	00f70f24 	rscseq	r0, r7, r4, lsr #30
 1a0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
 1a4:	00003309 	andeq	r3, r0, r9, lsl #6
 1a8:	10002800 	andne	r2, r0, r0, lsl #16
 1ac:	000000fc 	strdeq	r0, [r0], -ip
 1b0:	c1090801 	tstgt	r9, r1, lsl #16
 1b4:	04000001 	streq	r0, [r0], #-1
 1b8:	09202150 	stmdbeq	r0!, {r4, r6, r8, sp}
 1bc:	00003304 	andeq	r3, r0, r4, lsl #6
 1c0:	01bb0a00 			; <UNDEFINED> instruction: 0x01bb0a00
 1c4:	ea100000 	b	400008 <uart_disable+0x3ffe3c>
 1c8:	01000002 	tsteq	r0, r2
 1cc:	01dc2329 	bicseq	r2, ip, r9, lsr #6
 1d0:	50400000 	subpl	r0, r0, r0
 1d4:	04092021 	streq	r2, [r9], #-33	; 0xffffffdf
 1d8:	0000010f 	andeq	r0, r0, pc, lsl #2
 1dc:	0001d60a 	andeq	sp, r1, sl, lsl #12
 1e0:	03011100 	movweq	r1, #4352	; 0x1100
 1e4:	cc010000 	stcgt	0, cr0, [r1], {-0}
 1e8:	0001b806 	andeq	fp, r1, r6, lsl #16
 1ec:	00001400 	andeq	r1, r0, r0, lsl #8
 1f0:	019c0100 	orrseq	r0, ip, r0, lsl #2
 1f4:	12000002 	andne	r0, r0, #2, 0
 1f8:	000001c0 	andeq	r0, r0, r0, asr #3
 1fc:	00000201 	andeq	r0, r0, r1, lsl #4
 200:	00581300 	subseq	r1, r8, r0, lsl #6
 204:	b6010000 	strlt	r0, [r1], -r0
 208:	00002505 	andeq	r2, r0, r5, lsl #10
 20c:	00019800 	andeq	r9, r1, r0, lsl #16
 210:	00002000 	andeq	r2, r0, r0
 214:	389c0100 	ldmcc	ip, {r8}
 218:	12000002 	andne	r0, r0, #2, 0
 21c:	000001a0 	andeq	r0, r0, r0, lsr #3
 220:	000005ed 	andeq	r0, r0, sp, ror #11
 224:	0001a814 	andeq	sl, r1, r4, lsl r8
 228:	0005f900 	andeq	pc, r5, r0, lsl #18
 22c:	50011500 	andpl	r1, r1, r0, lsl #10
 230:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 234:	00002021 	andeq	r2, r0, r1, lsr #32
 238:	00024413 	andeq	r4, r2, r3, lsl r4
 23c:	05b30100 	ldreq	r0, [r3, #256]!	; 0x100
 240:	00000025 	andeq	r0, r0, r5, lsr #32
 244:	00000188 	andeq	r0, r0, r8, lsl #3
 248:	00000010 	andeq	r0, r0, r0, lsl r0
 24c:	02659c01 	rsbeq	r9, r5, #256	; 0x100
 250:	90120000 	andsls	r0, r2, r0
 254:	ed000001 	stc	0, cr0, [r0, #-4]
 258:	12000005 	andne	r0, r0, #5, 0
 25c:	00000194 	muleq	r0, r4, r1
 260:	00000356 	andeq	r0, r0, r6, asr r3
 264:	03241100 			; <UNDEFINED> instruction: 0x03241100
 268:	ab010000 	blge	40270 <uart_disable+0x400a4>
 26c:	00015806 	andeq	r5, r1, r6, lsl #16
 270:	00003000 	andeq	r3, r0, r0
 274:	c99c0100 	ldmibgt	ip, {r8}
 278:	16000002 	strne	r0, [r0], -r2
 27c:	ab010063 	blge	40410 <uart_disable+0x40244>
 280:	00002c19 	andeq	r2, r0, r9, lsl ip
 284:	00000400 	andeq	r0, r0, r0, lsl #8
 288:	00000000 	andeq	r0, r0, r0
 28c:	01641200 	cmneq	r4, r0, lsl #4
 290:	05ed0000 	strbeq	r0, [sp, #0]!
 294:	68120000 	ldmdavs	r2, {}	; <UNPREDICTABLE>
 298:	28000001 	stmdacs	r0, {r0}
 29c:	17000003 	strne	r0, [r0, -r3]
 2a0:	0000017c 	andeq	r0, r0, ip, ror r1
 2a4:	00000605 	andeq	r0, r0, r5, lsl #12
 2a8:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2ac:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 2b0:	2150400c 	cmpcs	r0, ip
 2b4:	51011520 	tstpl	r1, r0, lsr #10
 2b8:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 2bc:	12001aff 	andne	r1, r0, #1044480	; 0xff000
 2c0:	00000180 	andeq	r0, r0, r0, lsl #3
 2c4:	000005ed 	andeq	r0, r0, sp, ror #11
 2c8:	01fa1300 	mvnseq	r1, r0, lsl #6
 2cc:	a3010000 	movwge	r0, #4096	; 0x1000
 2d0:	00002505 	andeq	r2, r0, r5, lsl #10
 2d4:	00012800 	andeq	r2, r1, r0, lsl #16
 2d8:	00003000 	andeq	r3, r0, r0
 2dc:	289c0100 	ldmcs	ip, {r8}
 2e0:	18000003 	stmdane	r0, {r0, r1}
 2e4:	a7010063 	strge	r0, [r1, -r3, rrx]
 2e8:	00002509 	andeq	r2, r0, r9, lsl #10
 2ec:	00002400 	andeq	r2, r0, r0, lsl #8
 2f0:	00002200 	andeq	r2, r0, r0, lsl #4
 2f4:	01301200 	teqeq	r0, r0, lsl #4
 2f8:	05ed0000 	strbeq	r0, [sp, #0]!
 2fc:	34120000 	ldrcc	r0, [r2], #-0
 300:	56000001 	strpl	r0, [r0], -r1
 304:	17000003 	strne	r0, [r0, -r3]
 308:	00000144 	andeq	r0, r0, r4, asr #2
 30c:	000005f9 	strdeq	r0, [r0], -r9
 310:	0000031e 	andeq	r0, r0, lr, lsl r3
 314:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 318:	2150400c 	cmpcs	r0, ip
 31c:	4c120020 	ldcmi	0, cr0, [r2], {32}
 320:	ed000001 	stc	0, cr0, [r0, #-4]
 324:	00000005 	andeq	r0, r0, r5
 328:	00004513 	andeq	r4, r0, r3, lsl r5
 32c:	05940100 	ldreq	r0, [r4, #256]	; 0x100
 330:	00000025 	andeq	r0, r0, r5, lsr #32
 334:	00000108 	andeq	r0, r0, r8, lsl #2
 338:	00000020 	andeq	r0, r0, r0, lsr #32
 33c:	03569c01 	cmpeq	r6, #256	; 0x100
 340:	14140000 	ldrne	r0, [r4], #-0
 344:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
 348:	15000005 	strne	r0, [r0, #-5]
 34c:	0c055001 	stceq	0, cr5, [r5], {1}
 350:	20215064 	eorcs	r5, r1, r4, rrx
 354:	0e130000 	cdpeq	0, 1, cr0, cr3, cr0, {0}
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	0025058b 	eoreq	r0, r5, fp, lsl #11
 360:	00f00000 	rscseq	r0, r0, r0
 364:	00180000 	andseq	r0, r8, r0
 368:	9c010000 	stcls	0, cr0, [r1], {-0}
 36c:	00000384 	andeq	r0, r0, r4, lsl #7
 370:	0000fc14 	andeq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
 374:	0005f900 	andeq	pc, r5, r0, lsl #18
 378:	50011500 	andpl	r1, r1, r0, lsl #10
 37c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 380:	00002021 	andeq	r2, r0, r1, lsr #32
 384:	00006911 	andeq	r6, r0, r1, lsl r9
 388:	06450100 	strbeq	r0, [r5], -r0, lsl #2
 38c:	00000040 	andeq	r0, r0, r0, asr #32
 390:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 394:	04d19c01 	ldrbeq	r9, [r1], #3073	; 0xc01
 398:	00190000 	andseq	r0, r9, r0
 39c:	01000000 	mrseq	r0, (UNDEF: 0)
 3a0:	00620e7e 	rsbeq	r0, r2, lr, ror lr
 3a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3a8:	00005017 	andeq	r5, r0, r7, lsl r0
 3ac:	00061100 	andeq	r1, r6, r0, lsl #2
 3b0:	0003c000 	andeq	ip, r3, r0
 3b4:	50011500 	andpl	r1, r1, r0, lsl #10
 3b8:	01153e01 	tsteq	r5, r1, lsl #28
 3bc:	00320151 	eorseq	r0, r2, r1, asr r1
 3c0:	00005c17 	andeq	r5, r0, r7, lsl ip
 3c4:	00061100 	andeq	r1, r6, r0, lsl #2
 3c8:	0003d800 	andeq	sp, r3, r0, lsl #16
 3cc:	50011500 	andpl	r1, r1, r0, lsl #10
 3d0:	01153f01 	tsteq	r5, r1, lsl #30
 3d4:	00320151 	eorseq	r0, r2, r1, asr r1
 3d8:	00006012 	andeq	r6, r0, r2, lsl r0
 3dc:	0005ed00 	andeq	lr, r5, r0, lsl #26
 3e0:	006c1700 	rsbeq	r1, ip, r0, lsl #14
 3e4:	058a0000 	streq	r0, [sl]
 3e8:	03fd0000 	mvnseq	r0, #0, 0
 3ec:	01150000 	tsteq	r5, r0
 3f0:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 3f4:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 3f8:	31015101 	tstcc	r1, r1, lsl #2
 3fc:	00701200 	rsbseq	r1, r0, r0, lsl #4
 400:	05ed0000 	strbeq	r0, [sp, #0]!
 404:	80170000 	andshi	r0, r7, r0
 408:	05000000 	streq	r0, [r0, #-0]
 40c:	1f000006 	svcne	0x00000006
 410:	15000004 	strne	r0, [r0, #-4]
 414:	74025001 	strvc	r5, [r2], #-1
 418:	51011500 	tstpl	r1, r0, lsl #10
 41c:	17003001 	strne	r3, [r0, -r1]
 420:	0000008c 	andeq	r0, r0, ip, lsl #1
 424:	00000605 	andeq	r0, r0, r5, lsl #12
 428:	0000043b 	andeq	r0, r0, fp, lsr r4
 42c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 430:	2150440c 	cmpcs	r0, ip, lsl #8
 434:	51011520 	tstpl	r1, r0, lsr #10
 438:	17003001 	strne	r3, [r0, -r1]
 43c:	00000098 	muleq	r0, r8, r0
 440:	00000605 	andeq	r0, r0, r5, lsl #12
 444:	00000457 	andeq	r0, r0, r7, asr r4
 448:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 44c:	21504c0c 	cmpcs	r0, ip, lsl #24
 450:	51011520 	tstpl	r1, r0, lsr #10
 454:	17003301 	strne	r3, [r0, -r1, lsl #6]
 458:	000000a4 	andeq	r0, r0, r4, lsr #1
 45c:	00000605 	andeq	r0, r0, r5, lsl #12
 460:	00000473 	andeq	r0, r0, r3, ror r4
 464:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 468:	2150500c 	cmpcs	r0, ip
 46c:	51011520 	tstpl	r1, r0, lsr #10
 470:	17003001 	strne	r3, [r0, -r1]
 474:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 478:	00000605 	andeq	r0, r0, r5, lsl #12
 47c:	00000490 	muleq	r0, r0, r4
 480:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 484:	2150480c 	cmpcs	r0, ip, lsl #16
 488:	51011520 	tstpl	r1, r0, lsr #10
 48c:	00c70802 	sbceq	r0, r7, r2, lsl #16
 490:	0000bc17 	andeq	fp, r0, r7, lsl ip
 494:	00060500 	andeq	r0, r6, r0, lsl #10
 498:	0004ae00 	andeq	sl, r4, r0, lsl #28
 49c:	50011500 	andpl	r1, r1, r0, lsl #10
 4a0:	50680c05 	rsbpl	r0, r8, r5, lsl #24
 4a4:	01152021 	tsteq	r5, r1, lsr #32
 4a8:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
 4ac:	c8170001 	ldmdagt	r7, {r0}
 4b0:	05000000 	streq	r0, [r0, #-0]
 4b4:	c7000006 	strgt	r0, [r0, -r6]
 4b8:	15000004 	strne	r0, [r0, #-4]
 4bc:	74025001 	strvc	r5, [r2], #-1
 4c0:	51011500 	tstpl	r1, r0, lsl #10
 4c4:	12003301 	andne	r3, r0, #67108864	; 0x4000000
 4c8:	000000cc 	andeq	r0, r0, ip, asr #1
 4cc:	000005ed 	andeq	r0, r0, sp, ror #11
 4d0:	02371100 	eorseq	r1, r7, #0
 4d4:	35010000 	strcc	r0, [r1, #-0]
 4d8:	0001cc06 	andeq	ip, r1, r6, lsl #24
 4dc:	00002400 	andeq	r2, r0, r0, lsl #8
 4e0:	209c0100 	addscs	r0, ip, r0, lsl #2
 4e4:	12000005 	andne	r0, r0, #5, 0
 4e8:	000001d4 	ldrdeq	r0, [r0], -r4
 4ec:	000001e1 	andeq	r0, r0, r1, ror #3
 4f0:	0001d812 	andeq	sp, r1, r2, lsl r8
 4f4:	0005ed00 	andeq	lr, r5, r0, lsl #26
 4f8:	01e41700 	mvneq	r1, r0, lsl #14
 4fc:	05200000 	streq	r0, [r0, #-0]!
 500:	05160000 	ldreq	r0, [r6, #-0]
 504:	01150000 	tsteq	r5, r0
 508:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 50c:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 510:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 514:	e81200fe 	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7}
 518:	ed000001 	stc	0, cr0, [r0, #-4]
 51c:	00000005 	andeq	r0, r0, r5
 520:	00030f1a 	andeq	r0, r3, sl, lsl pc
 524:	0d310100 	ldfeqs	f0, [r1, #-0]
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000020 	andeq	r0, r0, r0, lsr #32
 530:	05839c01 	streq	r9, [r3, #3073]	; 0xc01
 534:	531b0000 	tstpl	fp, #0, 0
 538:	01000000 	mrseq	r0, (UNDEF: 0)
 53c:	05832531 	streq	r2, [r3, #1329]	; 0x531
 540:	003b0000 	eorseq	r0, fp, r0
 544:	00370000 	eorseq	r0, r7, r0
 548:	76160000 	ldrvc	r0, [r6], -r0
 54c:	01006c61 	tsteq	r0, r1, ror #24
 550:	002c3431 	eoreq	r3, ip, r1, lsr r4
 554:	005d0000 	subseq	r0, sp, r0
 558:	00590000 	subseq	r0, r9, r0
 55c:	10170000 	andsne	r0, r7, r0
 560:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
 564:	72000005 	andvc	r0, r0, #5, 0
 568:	15000005 	strne	r0, [r0, #-5]
 56c:	74025001 	strvc	r5, [r2], #-1
 570:	1c140000 	ldcne	0, cr0, [r4], {-0}
 574:	05000000 	streq	r0, [r0, #-0]
 578:	15000006 	strne	r0, [r0, #-6]
 57c:	74025001 	strvc	r5, [r2], #-1
 580:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 584:	00058904 	andeq	r8, r5, r4, lsl #18
 588:	d51a1c00 	ldrle	r1, [sl, #-3072]	; 0xfffff400
 58c:	01000002 	tsteq	r0, r2
 590:	00200d2e 	eoreq	r0, r0, lr, lsr #26
 594:	00200000 	eoreq	r0, r0, r0
 598:	9c010000 	stcls	0, cr0, [r1], {-0}
 59c:	000005ed 	andeq	r0, r0, sp, ror #11
 5a0:	0000531b 	andeq	r5, r0, fp, lsl r3
 5a4:	242e0100 	strtcs	r0, [lr], #-256	; 0xffffff00
 5a8:	00000583 	andeq	r0, r0, r3, lsl #11
 5ac:	0000007f 	andeq	r0, r0, pc, ror r0
 5b0:	0000007b 	andeq	r0, r0, fp, ror r0
 5b4:	6c617616 	stclvs	6, cr7, [r1], #-88	; 0xffffffa8
 5b8:	332e0100 			; <UNDEFINED> instruction: 0x332e0100
 5bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 5c0:	000000a1 	andeq	r0, r0, r1, lsr #1
 5c4:	0000009d 	muleq	r0, sp, r0
 5c8:	00003017 	andeq	r3, r0, r7, lsl r0
 5cc:	0005f900 	andeq	pc, r5, r0, lsl #18
 5d0:	0005dc00 	andeq	sp, r5, r0, lsl #24
 5d4:	50011500 	andpl	r1, r1, r0, lsl #10
 5d8:	00007402 	andeq	r7, r0, r2, lsl #8
 5dc:	00003c14 	andeq	r3, r0, r4, lsl ip
 5e0:	00060500 	andeq	r0, r6, r0, lsl #10
 5e4:	50011500 	andpl	r1, r1, r0, lsl #10
 5e8:	00007402 	andeq	r7, r0, r2, lsl #8
 5ec:	001c1d00 	andseq	r1, ip, r0, lsl #26
 5f0:	001c0000 	andseq	r0, ip, r0
 5f4:	a1020000 	mrsge	r0, (UNDEF: 2)
 5f8:	03501d06 	cmpeq	r0, #384	; 0x180
 5fc:	03500000 	cmpeq	r0, #0, 0
 600:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
 604:	00f11d0b 	rscseq	r1, r1, fp, lsl #26
 608:	00f10000 	rscseq	r0, r1, r0
 60c:	b3020000 	movwlt	r0, #8192	; 0x2000
 610:	033e1d06 	teqeq	lr, #384	; 0x180
 614:	033e0000 	teqeq	lr, #0, 0
 618:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
 61c:	Address 0x000000000000061c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <uart_disable+0xe8369c>
  58:	0b390b3b 	bleq	e42d4c <uart_disable+0xe42b80>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <uart_disable+0x3ac4>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3e01040b 	cdpcc	4, 0, cr0, cr1, cr11, {0}
  78:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  7c:	3b0b3a13 	blcc	2ce8d0 <uart_disable+0x2ce704>
  80:	010b390b 	tsteq	fp, fp, lsl #18
  84:	0c000013 	stceq	0, cr0, [r0], {19}
  88:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  8c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  90:	0301130d 	movweq	r1, #4877	; 0x130d
  94:	3a0b0b0e 	bcc	2c2cd4 <uart_disable+0x2c2b08>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0013010b 	andseq	r0, r3, fp, lsl #2
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0803 	bleq	e820b8 <uart_disable+0xe81eec>
  a8:	0b390b3b 	bleq	e42d9c <uart_disable+0xe42bd0>
  ac:	0b381349 	bleq	e04dd8 <uart_disable+0xe04c0c>
  b0:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; b8 <.debug_abbrev+0xb8>
  b4:	3a0e0300 	bcc	380cbc <uart_disable+0x380af0>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  c0:	1000000b 	andne	r0, r0, fp
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	0b3b0b3a 	bleq	ec2db8 <uart_disable+0xec2bec>
  cc:	13490b39 	movtne	r0, #39737	; 0x9b39
  d0:	0000061c 	andeq	r0, r0, ip, lsl r6
  d4:	3f012e11 	svccc	0x00012e11
  d8:	3a0e0319 	bcc	380d44 <uart_disable+0x380b78>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	1119270b 	tstne	r9, fp, lsl #14
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	01828912 	orreq	r8, r2, r2, lsl r9
  f4:	31011100 	mrscc	r1, (UNDEF: 17)
  f8:	13000013 	movwne	r0, #19
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <uart_disable+0xe83748>
 104:	0b390b3b 	bleq	e42df8 <uart_disable+0xe42c2c>
 108:	13491927 	movtne	r1, #39207	; 0x9927
 10c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 110:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 114:	00130119 	andseq	r0, r3, r9, lsl r1
 118:	82891400 	addhi	r1, r9, #0, 8
 11c:	01110101 	tsteq	r1, r1, lsl #2
 120:	00001331 	andeq	r1, r0, r1, lsr r3
 124:	01828a15 	orreq	r8, r2, r5, lsl sl
 128:	91180200 	tstls	r8, r0, lsl #4
 12c:	00001842 	andeq	r1, r0, r2, asr #16
 130:	03000516 	movweq	r0, #1302	; 0x516
 134:	3b0b3a08 	blcc	2ce95c <uart_disable+0x2ce790>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 140:	00001742 	andeq	r1, r0, r2, asr #14
 144:	01828917 	orreq	r8, r2, r7, lsl r9
 148:	31011101 	tstcc	r1, r1, lsl #2
 14c:	00130113 	andseq	r0, r3, r3, lsl r1
 150:	00341800 	eorseq	r1, r4, r0, lsl #16
 154:	0b3a0803 	bleq	e82168 <uart_disable+0xe81f9c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	17021349 	strne	r1, [r2, -r9, asr #6]
 160:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 164:	00341900 	eorseq	r1, r4, r0, lsl #18
 168:	0b3a0e03 	bleq	e8397c <uart_disable+0xe837b0>
 16c:	0b390b3b 	bleq	e42e60 <uart_disable+0xe42c94>
 170:	051c1349 	ldreq	r1, [ip, #-841]	; 0xfffffcb7
 174:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 178:	3a0e0301 	bcc	380d84 <uart_disable+0x380bb8>
 17c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 180:	1119270b 	tstne	r9, fp, lsl #14
 184:	40061201 	andmi	r1, r6, r1, lsl #4
 188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	0300051b 	movweq	r0, #1307	; 0x51b
 194:	3b0b3a0e 	blcc	2ce9d4 <uart_disable+0x2ce808>
 198:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 19c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1a0:	00001742 	andeq	r1, r0, r2, asr #14
 1a4:	0000351c 	andeq	r3, r0, ip, lsl r5
 1a8:	002e1d00 	eoreq	r1, lr, r0, lsl #26
 1ac:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1b0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1b4:	0b3b0b3a 	bleq	ec2ea4 <uart_disable+0xec2cd8>
 1b8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000235 	andeq	r0, r0, r5, lsr r2
   4:	00f90003 	rscseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
  2c:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
  30:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
  34:	442f6e61 	strtmi	r6, [pc], #-3681	; 3c <.debug_line+0x3c>
  38:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  3c:	73746e65 	cmnvc	r4, #1616	; 0x650
  40:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
  44:	5f676e69 	svcpl	0x00676e69
  48:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
  4c:	5f726574 	svcpl	0x00726574
  50:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
  54:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  58:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  5c:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
  60:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; ffffffa0 <uart_disable+0xfffffdd4>
  64:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  68:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  6c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  70:	73752f00 	cmnvc	r5, #0, 30
  74:	6f6c2f72 	svcvs	0x006c2f72
  78:	2f6c6163 	svccs	0x006c6163
  7c:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  80:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  94:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  98:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  9c:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  a0:	37303173 			; <UNDEFINED> instruction: 0x37303173
  a4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  a8:	63672f62 	cmnvs	r7, #392	; 0x188
  ac:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  b0:	6f6e2d6d 	svcvs	0x006e2d6d
  b4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  b8:	2f696261 	svccs	0x00696261
  bc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  c0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  c4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  c8:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  cc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  d0:	00010063 	andeq	r0, r1, r3, rrx
  d4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  dc:	61750000 	cmnvs	r5, r0
  e0:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e4:	00000200 	andeq	r0, r0, r0, lsl #4
  e8:	6f697067 	svcvs	0x00697067
  ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  f0:	74730000 	ldrbtvc	r0, [r3], #-0
  f4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  f8:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  fc:	0300682e 	movweq	r6, #2094	; 0x82e
 100:	05000000 	streq	r0, [r0, #-0]
 104:	02050039 	andeq	r0, r5, #57, 0	; 0x39
 108:	00000000 	andeq	r0, r0, r0
 10c:	06013003 	streq	r3, [r1], -r3
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	06110567 	ldreq	r0, [r1], -r7, ror #10
 118:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 11c:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 120:	06290638 			; <UNDEFINED> instruction: 0x06290638
 124:	06050501 	streq	r0, [r5], -r1, lsl #10
 128:	06110567 	ldreq	r0, [r1], -r7, ror #10
 12c:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 130:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 134:	15030616 	strne	r0, [r3, #-1558]	; 0xfffff9ea
 138:	3505052e 	strcc	r0, [r5, #-1326]	; 0xfffffad2
 13c:	68356867 	ldmdavs	r5!, {r0, r1, r2, r5, r6, fp, sp, lr}
 140:	852e0c03 	strhi	r0, [lr, #-3075]!	; 0xfffff3fd
 144:	0369696b 	cmneq	r9, #1753088	; 0x1ac000
 148:	6b13660c 	blvs	4d9980 <uart_disable+0x4d97b4>
 14c:	06010567 	streq	r0, [r1], -r7, ror #10
 150:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 154:	05052508 	streq	r2, [r5, #-1288]	; 0xfffffaf8
 158:	060d0534 			; <UNDEFINED> instruction: 0x060d0534
 15c:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
 160:	67061905 	strvs	r1, [r6, -r5, lsl #18]
 164:	05360505 	ldreq	r0, [r6, #-1285]!	; 0xfffffafb
 168:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 16c:	01054a28 	tsteq	r5, r8, lsr #20
 170:	06150530 			; <UNDEFINED> instruction: 0x06150530
 174:	2f050587 	svccs	0x00050587
 178:	0009052f 	andeq	r0, r9, pc, lsr #10
 17c:	13010402 	movwne	r0, #5122	; 0x1402
 180:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 184:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 188:	0402000c 	streq	r0, [r2], #-12
 18c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 190:	0402000a 	streq	r0, [r2], #-10
 194:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 198:	0e054c06 	cdpeq	12, 0, cr4, cr5, cr6, {0}
 19c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 1a0:	0605054a 	streq	r0, [r5], -sl, asr #10
 1a4:	01052f2f 	tsteq	r5, pc, lsr #30
 1a8:	1c051306 	stcne	3, cr1, [r5], {6}
 1ac:	01066706 	tsteq	r6, r6, lsl #14
 1b0:	4b060505 	blmi	1815cc <uart_disable+0x181400>
 1b4:	0009052f 	andeq	r0, r9, pc, lsr #10
 1b8:	13010402 	movwne	r0, #5122	; 0x1402
 1bc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1c0:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 1c4:	0402000c 	streq	r0, [r2], #-12
 1c8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 1cc:	0402000a 	streq	r0, [r2], #-10
 1d0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 1d4:	05674c06 	strbeq	r4, [r7, #-3078]!	; 0xfffff3fa
 1d8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffbdf <uart_disable+0xfffffa13>
 1dc:	054c0619 	strbeq	r0, [ip, #-1561]	; 0xfffff9e7
 1e0:	2a052e1b 	bcs	14ba54 <uart_disable+0x14b888>
 1e4:	0631052e 	ldrteq	r0, [r1], -lr, lsr #10
 1e8:	2e010501 	cfsh32cs	mvfx0, mvfx1, #1
 1ec:	31061c05 	tstcc	r6, r5, lsl #24
 1f0:	032f0505 			; <UNDEFINED> instruction: 0x032f0505
 1f4:	0e052e09 	cdpeq	14, 0, cr2, cr5, cr9, {0}
 1f8:	21050106 	tstcs	r5, r6, lsl #2
 1fc:	0301054a 	movweq	r0, #5450	; 0x154a
 200:	1a052e0a 	bne	14ba30 <uart_disable+0x14b864>
 204:	09056806 	stmdbeq	r5, {r1, r2, fp, sp, lr}
 208:	01040200 	mrseq	r0, R12_usr
 20c:	000a0530 	andeq	r0, sl, r0, lsr r5
 210:	11010402 	tstne	r1, r2, lsl #8
 214:	02000c05 	andeq	r0, r0, #1280	; 0x500
 218:	01060104 	tsteq	r6, r4, lsl #2
 21c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 220:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 224:	e8030619 	stmda	r3, {r0, r3, r4, r9, sl}
 228:	0505667e 	streq	r6, [r5, #-1662]	; 0xfffff982
 22c:	672f2f2f 	strvs	r2, [pc, -pc, lsr #30]!
 230:	2f060105 	svccs	0x00060105
 234:	01000402 	tsteq	r0, r2, lsl #8
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
   4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
   8:	61747300 	cmnvs	r4, r0, lsl #6
   c:	61750074 	cmnvs	r5, r4, ror r0
  10:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  14:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
  18:	00637465 	rsbeq	r7, r3, r5, ror #8
  1c:	5f766564 	svcpl	0x00766564
  20:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  24:	00726569 	rsbseq	r6, r2, r9, ror #10
  28:	4f495047 	svcmi	0x00495047
  2c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  30:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff0f5 <uart_disable+0xffffef29>
  34:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
  38:	78756100 	ldmdavc	r5!, {r8, sp, lr}^
  3c:	7265705f 	rsbvc	r7, r5, #95, 0	; 0x5f
  40:	73687069 	cmnvc	r8, #105, 0	; 0x69
  44:	72617500 	rsbvc	r7, r1, #0, 10
  48:	61635f74 	smcvs	13812	; 0x35f4
  4c:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
  50:	61006374 	tstvs	r0, r4, ror r3
  54:	00726464 	rsbseq	r6, r2, r4, ror #8
  58:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  5c:	5f78745f 	svcpl	0x0078745f
  60:	655f7369 	ldrbvs	r7, [pc, #-873]	; fffffcff <uart_disable+0xfffffb33>
  64:	7974706d 	ldmdbvc	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
  68:	72617500 	rsbvc	r7, r1, #0, 10
  6c:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  70:	47007469 	strmi	r7, [r0, -r9, ror #8]
  74:	5f4f4950 	svcpl	0x004f4950
  78:	434e5546 	movtmi	r5, #58694	; 0xe546
  7c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  80:	50470030 	subpl	r0, r7, r0, lsr r0
  84:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  88:	5f434e55 	svcpl	0x00434e55
  8c:	31544c41 	cmpcc	r4, r1, asr #24
  90:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  94:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  98:	415f434e 	cmpmi	pc, lr, asr #6
  9c:	0032544c 	eorseq	r5, r2, ip, asr #8
  a0:	4f495047 	svcmi	0x00495047
  a4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  a8:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  ac:	75003354 	strvc	r3, [r0, #-852]	; 0xfffffcac
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  bc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  c0:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  c4:	415f434e 	cmpmi	pc, lr, asr #6
  c8:	0035544c 	eorseq	r5, r5, ip, asr #8
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  dc:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  e0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f0:	74757000 	ldrbtvc	r7, [r5], #-0
  f4:	62003233 	andvs	r3, r0, #805306371	; 0x30000003
  f8:	00647561 	rsbeq	r7, r4, r1, ror #10
  fc:	5f787561 	svcpl	0x00787561
 100:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 104:	0073656c 	rsbseq	r6, r3, ip, ror #10
 108:	20554e47 	subscs	r4, r5, r7, asr #28
 10c:	20393943 	eorscs	r3, r9, r3, asr #18
 110:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 114:	30322031 	eorscc	r2, r2, r1, lsr r0
 118:	30313931 	eorscc	r3, r1, r1, lsr r9
 11c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 120:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 124:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 128:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 12c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 130:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 134:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 138:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 13c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 140:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 144:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 148:	205d3939 	subscs	r3, sp, r9, lsr r9
 14c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 150:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 154:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 158:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 15c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 160:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 164:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 168:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 16c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 170:	36373131 			; <UNDEFINED> instruction: 0x36373131
 174:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 178:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 17c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 180:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 184:	36373131 			; <UNDEFINED> instruction: 0x36373131
 188:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 18c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 190:	616f6c66 	cmnvs	pc, r6, ror #24
 194:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 198:	61683d69 	cmnvs	r8, r9, ror #26
 19c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
 1a0:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
 1a4:	7066763d 	rsbvc	r7, r6, sp, lsr r6
 1a8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1ac:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1b0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1b8:	6b36766d 	blvs	d9db74 <uart_disable+0xd9d9a8>
 1bc:	70662b7a 	rsbvc	r2, r6, sl, ror fp
 1c0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1c4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1c8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1cc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1d0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1d4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1d8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1dc:	20393975 	eorscs	r3, r9, r5, ror r9
 1e0:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1e4:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1e8:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1ec:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1f0:	61747365 	cmnvs	r4, r5, ror #6
 1f4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1f8:	61750067 	cmnvs	r5, r7, rrx
 1fc:	675f7472 			; <UNDEFINED> instruction: 0x675f7472
 200:	00637465 	rsbeq	r7, r3, r5, ror #8
 204:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 208:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 20c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 210:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 214:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 218:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 21c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 220:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 224:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 228:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 22c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 230:	6e630074 	mcrvs	0, 3, r0, cr3, cr4, {3}
 234:	75006c74 	strvc	r6, [r0, #-3188]	; 0xfffff38c
 238:	5f747261 	svcpl	0x00747261
 23c:	61736964 	cmnvs	r3, r4, ror #18
 240:	00656c62 	rsbeq	r6, r5, r2, ror #24
 244:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 248:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 24c:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 250:	552f0061 	strpl	r0, [pc, #-97]!	; 1f7 <.debug_str+0x1f7>
 254:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 258:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 25c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 260:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 264:	2f6e616d 	svccs	0x006e616d
 268:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 26c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 270:	70532f73 	subsvc	r2, r3, r3, ror pc
 274:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 278:	6175515f 	cmnvs	r5, pc, asr r1
 27c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 280:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 284:	53432f32 	movtpl	r2, #16178	; 0x3f32
 288:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 28c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 290:	2f323272 	svccs	0x00323272
 294:	7062696c 	rsbvc	r6, r2, ip, ror #18
 298:	6f6c0069 	svcvs	0x006c0069
 29c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 2a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 2a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2a8:	5f697072 	svcpl	0x00697072
 2ac:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 2b0:	00726168 	rsbseq	r6, r2, r8, ror #2
 2b4:	4f495047 	svcmi	0x00495047
 2b8:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2bc:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 2c0:	63003454 	movwvs	r3, #1108	; 0x454
 2c4:	00726168 	rsbseq	r6, r2, r8, ror #2
 2c8:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
 2cc:	61752f63 	cmnvs	r5, r3, ror #30
 2d0:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
 2d4:	5f726f00 	svcpl	0x00726f00
 2d8:	32336e69 	eorscc	r6, r3, #1680	; 0x690
 2dc:	74757000 	ldrbtvc	r7, [r5], #-0
 2e0:	6373006b 	cmnvs	r3, #107, 0	; 0x6b
 2e4:	63746172 	cmnvs	r4, #-2147483620	; 0x8000001c
 2e8:	61750068 	cmnvs	r5, r8, rrx
 2ec:	75007472 	strvc	r7, [r0, #-1138]	; 0xfffffb8e
 2f0:	33746e69 	cmncc	r4, #1680	; 0x690
 2f4:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 2f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 2fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 300:	72617500 	rsbvc	r7, r1, #0, 10
 304:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 308:	5f687375 	svcpl	0x00687375
 30c:	61007874 	tstvs	r0, r4, ror r8
 310:	695f646e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 314:	0032336e 	eorseq	r3, r2, lr, ror #6
 318:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 31c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 320:	00726168 	rsbseq	r6, r2, r8, ror #2
 324:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 328:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 32c:	50470063 	subpl	r0, r7, r3, rrx
 330:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 334:	5f434e55 	svcpl	0x00434e55
 338:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 33c:	70670054 	rsbvc	r0, r7, r4, asr r0
 340:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 344:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 348:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 34c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 350:	33746567 	cmncc	r4, #432013312	; 0x19c00000
 354:	Address 0x0000000000000354 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_disable+0x80a424>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <uart_disable+0x42258>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	e241c001 	sub	ip, r1, #1, 0
   8:	e3510000 	cmp	r1, #0, 0
   c:	0a000007 	beq	30 <our_crc32_inc+0x30>
  10:	e4d03001 	ldrb	r3, [r0], #1
  14:	e0233002 	eor	r3, r3, r2
  18:	e6ef3073 	uxtb	r3, r3
  1c:	e59f1014 	ldr	r1, [pc, #20]	; 38 <our_crc32_inc+0x38>
  20:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  24:	e0232422 	eor	r2, r3, r2, lsr #8
  28:	e1a0100c 	mov	r1, ip
  2c:	eafffff4 	b	4 <our_crc32_inc+0x4>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0, 0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000003d 	andeq	r0, r0, sp, lsr r0
  10:	00012f0c 	andeq	r2, r1, ip, lsl #30
  14:	00016800 	andeq	r6, r1, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004c00 	andeq	r4, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000001f2 	strdeq	r0, [r0], -r2
  2c:	d6050202 	strle	r0, [r5], -r2, lsl #4
  30:	02000001 	andeq	r0, r0, #1, 0
  34:	01e90504 	mvneq	r0, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	0001b005 	andeq	fp, r1, r5
  40:	01600300 	cmneq	r0, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00410400 	subeq	r0, r1, r0, lsl #8
  50:	01020000 	mrseq	r0, (UNDEF: 2)
  54:	00000a08 	andeq	r0, r0, r8, lsl #20
  58:	07020200 	streq	r0, [r2, -r0, lsl #4]
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	0001e003 	andeq	lr, r1, r3
  64:	19340200 	ldmdbne	r4!, {r9}
  68:	0000006c 	andeq	r0, r0, ip, rrx
  6c:	18070402 	stmdane	r7, {r1, sl}
  70:	02000000 	andeq	r0, r0, #0, 0
  74:	01490708 	cmpeq	r9, r8, lsl #14
  78:	04050000 	streq	r0, [r5], #-0
  7c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	0000013c 	andeq	r0, r0, ip, lsr r1
  88:	00006006 	andeq	r6, r0, r6
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810700 	addeq	r0, r1, r0, lsl #14
  94:	00ff0000 	rscseq	r0, pc, r0
  98:	00000008 	andeq	r0, r0, r8
  9c:	11080100 	mrsne	r0, (UNDEF: 24)
  a0:	00000088 	andeq	r0, r0, r8, lsl #1
  a4:	00000305 	andeq	r0, r0, r5, lsl #6
  a8:	be090000 	cdplt	0, 0, cr0, cr9, cr0, {0}
  ac:	01000001 	tsteq	r0, r1
  b0:	00600a3f 	rsbeq	r0, r0, pc, lsr sl
  b4:	003c0000 	eorseq	r0, ip, r0
  b8:	00100000 	andseq	r0, r0, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	0000010a 	andeq	r0, r0, sl, lsl #2
  c4:	6675620a 	ldrbtvs	r6, [r5], -sl, lsl #4
  c8:	203f0100 	eorscs	r0, pc, r0, lsl #2
  cc:	0000010a 	andeq	r0, r0, sl, lsl #2
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001fe0b 	andeq	pc, r1, fp, lsl #28
  dc:	2e3f0100 	rsfcse	f0, f7, f0
  e0:	00000081 	andeq	r0, r0, r1, lsl #1
  e4:	00000029 	andeq	r0, r0, r9, lsr #32
  e8:	00000025 	andeq	r0, r0, r5, lsr #32
  ec:	0000480c 	andeq	r4, r0, ip, lsl #16
  f0:	00011100 	andeq	r1, r1, r0, lsl #2
  f4:	50010d00 	andpl	r0, r1, r0, lsl #26
  f8:	5001f303 	andpl	pc, r1, r3, lsl #6
  fc:	0351010d 	cmpeq	r1, #1073741827	; 0x40000003
 100:	0d5101f3 	ldfeqe	f0, [r1, #-972]	; 0xfffffc34
 104:	30015201 	andcc	r5, r1, r1, lsl #4
 108:	040e0000 	streq	r0, [lr], #-0
 10c:	00000110 	andeq	r0, r0, r0, lsl r1
 110:	01c8090f 	biceq	r0, r8, pc, lsl #18
 114:	36010000 	strcc	r0, [r1], -r0
 118:	0000600a 	andeq	r6, r0, sl
 11c:	00000000 	andeq	r0, r0, r0
 120:	00003c00 	andeq	r3, r0, r0, lsl #24
 124:	7a9c0100 	bvc	fe70052c <our_crc32+0xfe7004f0>
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	00667562 	rsbeq	r7, r6, r2, ror #10
 130:	0a243601 	beq	90d93c <our_crc32+0x90d900>
 134:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
 138:	4a000000 	bmi	8 <.debug_info+0x8>
 13c:	0b000000 	bleq	144 <.debug_info+0x144>
 140:	000001fe 	strdeq	r0, [r0], -lr
 144:	81323601 	teqhi	r2, r1, lsl #12
 148:	73000000 	movwvc	r0, #0
 14c:	6f000000 	svcvs	0x00000000
 150:	0a000000 	beq	158 <.debug_info+0x158>
 154:	00637263 	rsbeq	r7, r3, r3, ror #4
 158:	60413601 	subvs	r3, r1, r1, lsl #12
 15c:	95000000 	strls	r0, [r0, #-0]
 160:	91000000 	mrsls	r0, (UNDEF: 0)
 164:	10000000 	andne	r0, r0, r0
 168:	37010070 	smlsdxcc	r1, r0, r0, r0
 16c:	00017a14 	andeq	r7, r1, r4, lsl sl
 170:	0000b900 	andeq	fp, r0, r0, lsl #18
 174:	0000b300 	andeq	fp, r0, r0, lsl #6
 178:	040e0000 	streq	r0, [lr], #-0
 17c:	0000004d 	andeq	r0, r0, sp, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <our_crc32+0x2c0070>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <our_crc32+0x380bec>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	0b002405 	bleq	9050 <our_crc32+0x9014>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <our_crc32+0xe8382c>
  58:	0b390b3b 	bleq	e42d4c <our_crc32+0xe42d10>
  5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  60:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  64:	03193f01 	tsteq	r9, #1, 30
  68:	3b0b3a0e 	blcc	2ce8a8 <our_crc32+0x2ce86c>
  6c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300050a 	movweq	r0, #1290	; 0x50a
  84:	3b0b3a08 	blcc	2ce8ac <our_crc32+0x2ce870>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	0300050b 	movweq	r0, #1291	; 0x50b
  98:	3b0b3a0e 	blcc	2ce8d8 <our_crc32+0x2ce89c>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	0182890c 	orreq	r8, r2, ip, lsl #18
  ac:	31011101 	tstcc	r1, r1, lsl #2
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b4:	0001828a 	andeq	r8, r1, sl, lsl #5
  b8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	0b0b000f 	bleq	2c0104 <our_crc32+0x2c00c8>
  c4:	00001349 	andeq	r1, r0, r9, asr #6
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000003c 	andeq	r0, r0, ip, lsr r0
   8:	00000047 	andeq	r0, r0, r7, asr #32
   c:	47500001 	ldrbmi	r0, [r0, -r1]
  10:	4c000000 	stcmi	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00003c00 	andeq	r3, r0, r0, lsl #24
  2c:	00004700 	andeq	r4, r0, r0, lsl #14
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000047 	andeq	r0, r0, r7, asr #32
  38:	0000004c 	andeq	r0, r0, ip, asr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	00000001 	andeq	r0, r0, r1
  50:	00040000 	andeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000450 	andeq	r0, r0, r0, asr r4
  5c:	00003c00 	andeq	r3, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00085100 	andeq	r5, r8, r0, lsl #2
  80:	003c0000 	eorseq	r0, ip, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  98:	00000400 	andeq	r0, r0, r0, lsl #8
  9c:	52000100 	andpl	r0, r0, #0
  a0:	00000004 	andeq	r0, r0, r4
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
  a8:	00520001 	subseq	r0, r2, r1
  ac:	00000000 	andeq	r0, r0, r0
  b0:	02000000 	andeq	r0, r0, #0, 0
  b4:	00000101 	andeq	r0, r0, r1, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00001000 	andeq	r1, r0, r0
  c0:	50000100 	andpl	r0, r0, r0, lsl #2
  c4:	00000010 	andeq	r0, r0, r0, lsl r0
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	01700003 	cmneq	r0, r3
  d0:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  d4:	00003400 	andeq	r3, r0, r0, lsl #8
  d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ea 	andeq	r0, r0, sl, ror #1
   4:	008c0003 	addeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <our_crc32+0xffffff89>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <our_crc32+0xfffffe24>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <our_crc32+0xffffff44>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	00006564 	andeq	r6, r0, r4, ror #10
  7c:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  80:	00010063 	andeq	r0, r1, r3, rrx
  84:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  88:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  8c:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  90:	00020068 	andeq	r0, r2, r8, rrx
  94:	46050000 	strmi	r0, [r5], -r0
  98:	00020500 	andeq	r0, r2, r0, lsl #10
  9c:	03000000 	movweq	r0, #0
  a0:	05050135 	streq	r0, [r5, #-309]	; 0xfffffecb
  a4:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  ac:	0b052f06 	bleq	14bccc <our_crc32+0x14bc90>
  b0:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  b4:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
  b8:	4b060905 	blmi	1824d4 <our_crc32+0x182498>
  bc:	01062005 	tsteq	r6, r5
  c0:	052e1e05 	streq	r1, [lr, #-3589]!	; 0xfffff1fb
  c4:	18052e26 	stmdane	r5, {r1, r2, r5, r9, sl, fp, sp}
  c8:	4a0d052e 	bmi	341588 <our_crc32+0x34154c>
  cc:	052d1005 	streq	r1, [sp, #-5]!
  d0:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
  d4:	2e130601 	cfmsub32cs	mvax0, mvfx0, mvfx3, mvfx1
  d8:	4c063405 	cfstrsmi	mvf3, [r6], {5}
  dc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  e0:	0c052f06 	stceq	15, cr2, [r5], {6}
  e4:	01050106 	tsteq	r5, r6, lsl #2
  e8:	0002024b 	andeq	r0, r2, fp, asr #4
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	6e750062 	cdpvs	0, 7, cr0, cr5, cr2, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	63206465 			; <UNDEFINED> instruction: 0x63206465
  14:	00726168 	rsbseq	r6, r2, r8, ror #2
  18:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  1c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  28:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  2c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  3c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  40:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  44:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  48:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  4c:	31393130 	teqcc	r9, r0, lsr r1
  50:	20353230 	eorscs	r3, r5, r0, lsr r2
  54:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  58:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  5c:	415b2029 	cmpmi	fp, r9, lsr #32
  60:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  64:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  68:	6172622d 	cmnvs	r2, sp, lsr #4
  6c:	2068636e 	rsbcs	r6, r8, lr, ror #6
  70:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  74:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  78:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  7c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  80:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  84:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  88:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  8c:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  90:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  94:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  98:	20706676 	rsbscs	r6, r0, r6, ror r6
  9c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  a4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  a8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ac:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  b4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  bc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c4:	6f6c666d 	svcvs	0x006c666d
  c8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  cc:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  d0:	20647261 	rsbcs	r7, r4, r1, ror #4
  d4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  d8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  dc:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  e0:	206d7261 	rsbcs	r7, sp, r1, ror #4
  e4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  e8:	613d6863 	teqvs	sp, r3, ror #16
  ec:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  f0:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  f4:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  f8:	20626467 	rsbcs	r6, r2, r7, ror #8
  fc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 100:	4f2d2062 	svcmi	0x002d2062
 104:	4f2d2067 	svcmi	0x002d2067
 108:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 10c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 110:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 114:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 118:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 11c:	20393975 	eorscs	r3, r9, r5, ror r9
 120:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 124:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 128:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 12c:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 130:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 134:	72632f63 	rsbvc	r2, r3, #396	; 0x18c
 138:	00632e63 	rsbeq	r2, r3, r3, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6f6c2067 	svcvs	0x006c2067
 150:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 164:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 168:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 16c:	742f7372 	strtvc	r7, [pc], #-882	; 174 <.debug_str+0x174>
 170:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 174:	6f6e6e65 	svcvs	0x006e6e65
 178:	616d6c6c 	cmnvs	sp, ip, ror #24
 17c:	6f442f6e 	svcvs	0x00442f6e
 180:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 184:	2f73746e 	svccs	0x0073746e
 188:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 18c:	515f676e 	cmppl	pc, lr, ror #14
 190:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 194:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 198:	2f323230 	svccs	0x00323230
 19c:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 1a0:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 1a4:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1a8:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1ac:	00697062 	rsbeq	r7, r9, r2, rrx
 1b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1b8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1bc:	756f0074 	strbvc	r0, [pc, #-116]!	; 150 <.debug_str+0x150>
 1c0:	72635f72 	rsbvc	r5, r3, #456	; 0x1c8
 1c4:	00323363 	eorseq	r3, r2, r3, ror #6
 1c8:	5f72756f 	svcpl	0x0072756f
 1cc:	33637263 	cmncc	r3, #805306374	; 0x30000006
 1d0:	6e695f32 	mcrvs	15, 3, r5, cr9, cr2, {1}
 1d4:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 1d8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 1e4:	745f3233 	ldrbvc	r3, [pc], #-563	; 1ec <.debug_str+0x1ec>
 1e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ec:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1f8:	61686320 	cmnvs	r8, r0, lsr #6
 1fc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <our_crc32+0x80a5b4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <our_crc32+0x423e8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc>:
   0:	e1a0c000 	mov	ip, r0
   4:	e16f0f10 	clz	r0, r0
   8:	e1a002a0 	lsr	r0, r0, #5
   c:	e3510000 	cmp	r1, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e3500000 	cmp	r0, #0, 0
  18:	1a000033 	bne	ec <fast_hash_inc+0xec>
  1c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  20:	e201e003 	and	lr, r1, #3, 0
  24:	e1a01121 	lsr	r1, r1, #2
  28:	e3510000 	cmp	r1, #0, 0
  2c:	0a00000c 	beq	64 <fast_hash_inc+0x64>
  30:	e5dc0001 	ldrb	r0, [ip, #1]
  34:	e5dc3000 	ldrb	r3, [ip]
  38:	e0833400 	add	r3, r3, r0, lsl #8
  3c:	e0833002 	add	r3, r3, r2
  40:	e5dc0003 	ldrb	r0, [ip, #3]
  44:	e5dc2002 	ldrb	r2, [ip, #2]
  48:	e0822400 	add	r2, r2, r0, lsl #8
  4c:	e0232582 	eor	r2, r3, r2, lsl #11
  50:	e0222803 	eor	r2, r2, r3, lsl #16
  54:	e28cc004 	add	ip, ip, #4, 0
  58:	e08225a2 	add	r2, r2, r2, lsr #11
  5c:	e2411001 	sub	r1, r1, #1, 0
  60:	eafffff0 	b	28 <fast_hash_inc+0x28>
  64:	e35e0002 	cmp	lr, #2, 0
  68:	0a000013 	beq	bc <fast_hash_inc+0xbc>
  6c:	e35e0003 	cmp	lr, #3, 0
  70:	0a000008 	beq	98 <fast_hash_inc+0x98>
  74:	e35e0001 	cmp	lr, #1, 0
  78:	0a000016 	beq	d8 <fast_hash_inc+0xd8>
  7c:	e0222182 	eor	r2, r2, r2, lsl #3
  80:	e08202a2 	add	r0, r2, r2, lsr #5
  84:	e0200200 	eor	r0, r0, r0, lsl #4
  88:	e08008a0 	add	r0, r0, r0, lsr #17
  8c:	e0200c80 	eor	r0, r0, r0, lsl #25
  90:	e0800320 	add	r0, r0, r0, lsr #6
  94:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  98:	e5dc1001 	ldrb	r1, [ip, #1]
  9c:	e5dc3000 	ldrb	r3, [ip]
  a0:	e0833401 	add	r3, r3, r1, lsl #8
  a4:	e0832002 	add	r2, r3, r2
  a8:	e0222802 	eor	r2, r2, r2, lsl #16
  ac:	e1dc30d2 	ldrsb	r3, [ip, #2]
  b0:	e0222903 	eor	r2, r2, r3, lsl #18
  b4:	e08225a2 	add	r2, r2, r2, lsr #11
  b8:	eaffffef 	b	7c <fast_hash_inc+0x7c>
  bc:	e5dc1001 	ldrb	r1, [ip, #1]
  c0:	e5dc3000 	ldrb	r3, [ip]
  c4:	e0833401 	add	r3, r3, r1, lsl #8
  c8:	e0832002 	add	r2, r3, r2
  cc:	e0222582 	eor	r2, r2, r2, lsl #11
  d0:	e08228a2 	add	r2, r2, r2, lsr #17
  d4:	eaffffe8 	b	7c <fast_hash_inc+0x7c>
  d8:	e1dc30d0 	ldrsb	r3, [ip]
  dc:	e0832002 	add	r2, r3, r2
  e0:	e0222502 	eor	r2, r2, r2, lsl #10
  e4:	e08220a2 	add	r2, r2, r2, lsr #1
  e8:	eaffffe3 	b	7c <fast_hash_inc+0x7c>
  ec:	e3a00000 	mov	r0, #0, 0
  f0:	e12fff1e 	bx	lr

000000f4 <fast_hash>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	e1a02001 	mov	r2, r1
  fc:	ebfffffe 	bl	0 <fast_hash_inc>
 100:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000046 	andeq	r0, r0, r6, asr #32
  10:	0000000c 	andeq	r0, r0, ip
  14:	00017300 	andeq	r7, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00010400 	andeq	r0, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	38070403 	stmdacc	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001da05 	andeq	sp, r1, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001f2 	strdeq	r0, [r0], -r2
  48:	bb050803 	bllt	142014 <fast_hash+0x141f20>
  4c:	04000001 	streq	r0, [r0], #-1
  50:	0000015c 	andeq	r0, r0, ip, asr r1
  54:	5b182e02 	blpl	60b864 <fast_hash+0x60b770>
  58:	03000000 	movweq	r0, #0
  5c:	00130801 	andseq	r0, r3, r1, lsl #16
  60:	02030000 	andeq	r0, r3, #0, 0
  64:	00003307 	andeq	r3, r0, r7, lsl #6
  68:	01e90400 	mvneq	r0, r0, lsl #8
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040300 	streq	r0, [r4, -r0, lsl #6]
  78:	00000021 	andeq	r0, r0, r1, lsr #32
  7c:	45070803 	strmi	r0, [r7, #-2051]	; 0xfffff7fd
  80:	05000001 	streq	r0, [r0, #-1]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	c9070000 	stmdbgt	r7, {}	; <UNPREDICTABLE>
  94:	03000001 	movweq	r0, #1
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	000001d5 	ldrdeq	r0, [r0], -r5
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	01e40700 	mvneq	r0, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	0000020d 	andeq	r0, r0, sp, lsl #4
  dc:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  e0:	00000000 	andeq	r0, r0, r0
  e4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00016a9c 	muleq	r1, ip, sl
  f0:	01fb0b00 	mvnseq	r0, r0, lsl #22
  f4:	13010000 	movwne	r0, #4096	; 0x1000
  f8:	00016a25 	andeq	r6, r1, r5, lsr #20
  fc:	00000800 	andeq	r0, r0, r0, lsl #16
 100:	00000000 	andeq	r0, r0, r0
 104:	656c0c00 	strbvs	r0, [ip, #-3072]!	; 0xfffff400
 108:	1301006e 	movwne	r0, #4206	; 0x106e
 10c:	00006935 	andeq	r6, r0, r5, lsr r9
 110:	00004900 	andeq	r4, r0, r0, lsl #18
 114:	00003f00 	andeq	r3, r0, r0, lsl #30
 118:	016e0b00 	cmneq	lr, r0, lsl #22
 11c:	13010000 	movwne	r0, #4096	; 0x1000
 120:	00006943 	andeq	r6, r0, r3, asr #18
 124:	00009200 	andeq	r9, r0, r0, lsl #4
 128:	00008800 	andeq	r8, r0, r0, lsl #16
 12c:	000e0d00 	andeq	r0, lr, r0, lsl #26
 130:	14010000 	strne	r0, [r1], #-0
 134:	0000b312 	andeq	fp, r0, r2, lsl r3
 138:	0000d500 	andeq	sp, r0, r0, lsl #10
 13c:	0000d100 	andeq	sp, r0, r0, lsl #2
 140:	6d740e00 	ldclvs	14, cr0, [r4, #-0]
 144:	15010070 	strne	r0, [r1, #-112]	; 0xffffff90
 148:	0000690e 	andeq	r6, r0, lr, lsl #18
 14c:	0000f900 	andeq	pc, r0, r0, lsl #18
 150:	0000f300 	andeq	pc, r0, r0, lsl #6
 154:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 158:	1601006d 	strne	r0, [r1], -sp, rrx
 15c:	00002509 	andeq	r2, r0, r9, lsl #10
 160:	00014600 	andeq	r4, r1, r0, lsl #12
 164:	00014400 	andeq	r4, r1, r0, lsl #8
 168:	04080000 	streq	r0, [r8], #-0
 16c:	00000170 	andeq	r0, r0, r0, ror r1
 170:	0164100f 	cmneq	r4, pc
 174:	0f010000 	svceq	0x00010000
 178:	0000690a 	andeq	r6, r0, sl, lsl #18
 17c:	0000f400 	andeq	pc, r0, r0, lsl #8
 180:	00001000 	andeq	r1, r0, r0
 184:	0b9c0100 	bleq	fe70058c <fast_hash+0xfe700498>
 188:	000001fb 	strdeq	r0, [r0], -fp
 18c:	6a210f01 	bvs	843d98 <fast_hash+0x843ca4>
 190:	5d000001 	stcpl	0, cr0, [r0, #-4]
 194:	59000001 	stmdbpl	r0, {r0}
 198:	0c000001 	stceq	0, cr0, [r0], {1}
 19c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 1a0:	69310f01 	ldmdbvs	r1!, {r0, r8, r9, sl, fp}
 1a4:	82000000 	andhi	r0, r0, #0, 0
 1a8:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 1ac:	11000001 	tstne	r0, r1
 1b0:	00000100 	andeq	r0, r0, r0, lsl #2
 1b4:	000000d7 	ldrdeq	r0, [r0], -r7
 1b8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 1bc:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 1c0:	f3035101 	vrhadd.u8	d5, d3, d1
 1c4:	01125101 	tsteq	r2, r1, lsl #2
 1c8:	01f30352 	mvnseq	r0, r2, asr r3
 1cc:	00000051 	andeq	r0, r0, r1, asr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_hash+0x2bffb8>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <fast_hash+0xe8374c>
  30:	0b390b3b 	bleq	e42d24 <fast_hash+0xe42c30>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <fast_hash+0x380b60>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <fast_hash+0xec2c70>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <fast_hash+0xec2c8c>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <fast_hash+0xec2ca0>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <fast_hash+0xec2cb4>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <fast_hash+0xec2cc8>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	00000026 	andeq	r0, r0, r6, lsr #32
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <fast_hash+0x380c5c>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	00001942 	andeq	r1, r0, r2, asr #18
  fc:	01828911 	orreq	r8, r2, r1, lsl r9
 100:	31011101 	tstcc	r1, r1, lsl #2
 104:	12000013 	andne	r0, r0, #19, 0
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000000 	mrseq	r0, (UNDEF: 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000000 	andeq	r0, r0, r0
   c:	00000008 	andeq	r0, r0, r8
  10:	08500001 	ldmdaeq	r0, {r0}^
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00285c00 	eoreq	r5, r8, r0, lsl #24
  20:	00ec0000 	rsceq	r0, ip, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
  2c:	000000ec 	andeq	r0, r0, ip, ror #1
  30:	000000f4 	strdeq	r0, [r0], -r4
  34:	005c0001 	subseq	r0, ip, r1
	...
  4c:	00002800 	andeq	r2, r0, r0, lsl #16
  50:	51000100 	mrspl	r0, (UNDEF: 16)
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	0000007c 	andeq	r0, r0, ip, ror r0
  5c:	98510001 	ldmdals	r1, {r0}^
  60:	9c000000 	stcls	0, cr0, [r0], {-0}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00bc5100 	adcseq	r5, ip, r0, lsl #2
  6c:	00c00000 	sbceq	r0, r0, r0
  70:	00010000 	andeq	r0, r1, r0
  74:	0000d851 	andeq	sp, r0, r1, asr r8
  78:	0000f400 	andeq	pc, r0, r0, lsl #8
  7c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  94:	00400000 	subeq	r0, r0, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00004052 	andeq	r4, r0, r2, asr r0
  a0:	00005400 	andeq	r5, r0, r0, lsl #8
  a4:	53000100 	movwpl	r0, #256	; 0x100
  a8:	00000054 	andeq	r0, r0, r4, asr r0
  ac:	00000084 	andeq	r0, r0, r4, lsl #1
  b0:	84520001 	ldrbhi	r0, [r2], #-1
  b4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	00985000 	addseq	r5, r8, r0
  c0:	00f40000 	rscseq	r0, r4, r0
  c4:	00010000 	andeq	r0, r1, r0
  c8:	00000052 	andeq	r0, r0, r2, asr r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000200 	andeq	r0, r0, r0, lsl #4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000800 	andeq	r0, r0, r0, lsl #16
  dc:	50000100 	andpl	r0, r0, r0, lsl #2
  e0:	00000008 	andeq	r0, r0, r8
  e4:	000000f4 	strdeq	r0, [r0], -r4
  e8:	005c0001 	subseq	r0, ip, r1
	...
  f8:	00005000 	andeq	r5, r0, r0
  fc:	00005400 	andeq	r5, r0, r0, lsl #8
 100:	52000100 	andpl	r0, r0, #0
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	00000058 	andeq	r0, r0, r8, asr r0
 10c:	00700012 	rsbseq	r0, r0, r2, lsl r0
 110:	027c2438 	rsbseq	r2, ip, #56, 8	; 0x38000000
 114:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 118:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 11c:	9f270073 	svcls	0x00270073
 120:	00000058 	andeq	r0, r0, r8, asr r0
 124:	00000064 	andeq	r0, r0, r4, rrx
 128:	00700012 	rsbseq	r0, r0, r2, lsl r0
 12c:	7e7c2438 	mrcvc	4, 3, r2, cr12, cr8, {1}
 130:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 134:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 138:	9f270073 	svcls	0x00270073
	...
 144:	00240000 	eoreq	r0, r4, r0
 148:	00ec0000 	rsceq	r0, ip, r0
 14c:	00010000 	andeq	r0, r1, r0
 150:	0000005e 	andeq	r0, r0, lr, asr r0
	...
 15c:	0000f400 	andeq	pc, r0, r0, lsl #8
 160:	0000ff00 	andeq	pc, r0, r0, lsl #30
 164:	50000100 	andpl	r0, r0, r0, lsl #2
 168:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 16c:	00000104 	andeq	r0, r0, r4, lsl #2
 170:	01f30004 	mvnseq	r0, r4
 174:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 180:	00f40000 	rscseq	r0, r4, r0
 184:	00ff0000 	rscseq	r0, pc, r0
 188:	00010000 	andeq	r0, r1, r0
 18c:	0000ff51 	andeq	pc, r0, r1, asr pc	; <UNPREDICTABLE>
 190:	00010400 	andeq	r0, r1, r0, lsl #8
 194:	f3000400 	vshl.u8	d0, d0, d0
 198:	009f5101 	addseq	r5, pc, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000104 	andeq	r0, r0, r4, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000264 	andeq	r0, r0, r4, ror #4
   4:	00e60003 	rsceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <fast_hash+0xfffffed1>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <fast_hash+0xfffffd6c>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <fast_hash+0xfffffe8c>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  84:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  88:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffed8 <fast_hash+0xfffffde4>
  8c:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  90:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  9c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  a0:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  a4:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  a8:	30325f72 	eorscc	r5, r2, r2, ror pc
  ac:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  b0:	30343253 	eorscc	r3, r4, r3, asr r2
  b4:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  b8:	32327270 	eorscc	r7, r2, #112, 4
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  d0:	0100632e 	tsteq	r0, lr, lsr #6
  d4:	74730000 	ldrbtvc	r0, [r3], #-0
  d8:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  dc:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  e0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  e4:	70720000 	rsbsvc	r0, r2, r0
  e8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  ec:	00000003 	andeq	r0, r0, r3
  f0:	05004905 	streq	r4, [r0, #-2309]	; 0xfffff6fb
  f4:	00000002 	andeq	r0, r0, r2
  f8:	01120300 	tsteq	r2, r0, lsl #6
  fc:	13130505 	tstne	r3, #20971520	; 0x1400000
 100:	1a051413 	bne	145154 <fast_hash+0x145060>
 104:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 108:	08052e12 	stmdaeq	r5, {r1, r4, r9, sl, fp, sp}
 10c:	4549054a 	strbmi	r0, [r9, #-1354]	; 0xfffffab6
 110:	35060505 	strcc	r0, [r6, #-1285]	; 0xfffffafb
 114:	01060905 	tsteq	r6, r5, lsl #18
 118:	2f060505 	svccs	0x00060505
 11c:	01060905 	tsteq	r6, r5, lsl #18
 120:	31060505 	tstcc	r6, r5, lsl #10
 124:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 128:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
 12c:	04020005 	streq	r0, [r2], #-5
 130:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 134:	04020009 	streq	r0, [r2], #-9
 138:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 13c:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
 140:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 144:	0402000f 	streq	r0, [r2], #-15
 148:	09056602 	stmdbeq	r5, {r1, r9, sl, sp, lr}
 14c:	02040200 	andeq	r0, r4, #0, 4
 150:	13052f06 	movwne	r2, #24326	; 0x5f06
 154:	02040200 	andeq	r0, r4, #0, 4
 158:	10050106 	andne	r0, r5, r6, lsl #2
 15c:	02040200 	andeq	r0, r4, #0, 4
 160:	00090566 	andeq	r0, r9, r6, ror #10
 164:	06020402 	streq	r0, [r2], -r2, lsl #8
 168:	0010052f 	andseq	r0, r0, pc, lsr #10
 16c:	06020402 	streq	r0, [r2], -r2, lsl #8
 170:	00090501 	andeq	r0, r9, r1, lsl #10
 174:	06020402 	streq	r0, [r2], -r2, lsl #8
 178:	000f052f 	andeq	r0, pc, pc, lsr #10
 17c:	06020402 	streq	r0, [r2], -r2, lsl #8
 180:	00090501 	andeq	r0, r9, r1, lsl #10
 184:	06020402 	streq	r0, [r2], -r2, lsl #8
 188:	000f052f 	andeq	r0, pc, pc, lsr #10
 18c:	06020402 	streq	r0, [r2], -r2, lsl #8
 190:	00140501 	andseq	r0, r4, r1, lsl #10
 194:	06020402 	streq	r0, [r2], -r2, lsl #8
 198:	00170529 	andseq	r0, r7, r9, lsr #10
 19c:	06020402 	streq	r0, [r2], -r2, lsl #8
 1a0:	04020001 	streq	r0, [r2], #-1
 1a4:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
 1a8:	2e090306 	cdpcs	3, 0, cr0, cr9, cr6, {0}
 1ac:	05ba1003 	ldreq	r1, [sl, #3]!
 1b0:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1b4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbb7 <fast_hash+0xfffffac3>
 1b8:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1bc:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbbf <fast_hash+0xfffffacb>
 1c0:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1c4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbc7 <fast_hash+0xfffffad3>
 1c8:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1cc:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbcf <fast_hash+0xfffffadb>
 1d0:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1d4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbd7 <fast_hash+0xfffffae3>
 1d8:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1dc:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
 1e0:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 1e4:	69030611 	stmdbvs	r3, {r0, r4, r9, sl}
 1e8:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
 1ec:	16052e01 	strne	r2, [r5], -r1, lsl #28
 1f0:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 1f4:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1f8:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1fc:	061a052f 	ldreq	r0, [sl], -pc, lsr #10
 200:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 204:	2f061105 	svccs	0x00061105
 208:	01061605 	tsteq	r6, r5, lsl #12
 20c:	2f061105 	svccs	0x00061105
 210:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 214:	16052e01 	strne	r2, [r5], -r1, lsl #28
 218:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 21c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 220:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 224:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 228:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 22c:	19052f2f 	stmdbne	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 230:	16050106 	strne	r0, [r5], -r6, lsl #2
 234:	0611052e 	ldreq	r0, [r1], -lr, lsr #10
 238:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 23c:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 240:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 244:	2a052e01 	bcs	14ba50 <fast_hash+0x14b95c>
 248:	052e6503 	streq	r6, [lr, #-1283]!	; 0xfffffafd
 24c:	2e270301 	cdpcs	3, 2, cr0, cr7, cr1, {0}
 250:	03063605 	movweq	r3, #26117	; 0x6605
 254:	01062e50 	tsteq	r6, r0, asr lr
 258:	4b060505 	blmi	181674 <fast_hash+0x181580>
 25c:	01060c05 	tsteq	r6, r5, lsl #24
 260:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 264:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
   8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
   c:	61640063 	cmnvs	r4, r3, rrx
  10:	75006174 	strvc	r6, [r0, #-372]	; 0xfffffe8c
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  48:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  4c:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  50:	20312e32 	eorscs	r2, r1, r2, lsr lr
  54:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  58:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  5c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  60:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  64:	5b202965 	blpl	80a600 <fast_hash+0x80a50c>
  68:	2f4d5241 	svccs	0x004d5241
  6c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  70:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  74:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  78:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  7c:	6f697369 	svcvs	0x00697369
  80:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  84:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  88:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  8c:	616f6c66 	cmnvs	pc, r6, ror #24
  90:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  94:	61683d69 	cmnvs	r8, r9, ror #26
  98:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  9c:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  a0:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a4:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  a8:	613d7570 	teqvs	sp, r0, ror r5
  ac:	31316d72 	teqcc	r1, r2, ror sp
  b0:	7a6a3637 	bvc	1a8d994 <fast_hash+0x1a8d8a0>
  b4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  bc:	613d656e 	teqvs	sp, lr, ror #10
  c0:	31316d72 	teqcc	r1, r2, ror sp
  c4:	7a6a3637 	bvc	1a8d9a8 <fast_hash+0x1a8d8b4>
  c8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  cc:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  d0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d8:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  dc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e0:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e8:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  ec:	616d2d20 	cmnvs	sp, r0, lsr #26
  f0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f8:	2b7a6b36 	blcs	1e9add8 <fast_hash+0x1e9ace4>
  fc:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 100:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 104:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 108:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 10c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 110:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 114:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 118:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 11c:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 120:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 124:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 128:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 12c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 130:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 134:	00676e69 	rsbeq	r6, r7, r9, ror #28
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 140:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 144:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 148:	6f6c2067 	svcvs	0x006c2067
 14c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 150:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	00746e69 	rsbseq	r6, r4, r9, ror #28
 15c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 160:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 164:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 168:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 16c:	61680068 	cmnvs	r8, r8, rrx
 170:	2f006873 	svccs	0x00006873
 174:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 178:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 17c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 180:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffd0 <fast_hash+0xfffffedc>
 184:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 188:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 18c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 190:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 194:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 198:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 19c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1a0:	30325f72 	eorscc	r5, r2, r2, ror pc
 1a4:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1a8:	30343253 	eorscc	r3, r4, r3, asr r2
 1ac:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1b0:	32327270 	eorscc	r7, r2, #112, 4
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1d4:	61686300 	cmnvs	r8, r0, lsl #6
 1d8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1dc:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	6b747570 	blvs	1d1d7ac <fast_hash+0x1d1d6b8>
 1e8:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1ec:	5f323374 	svcpl	0x00323374
 1f0:	6f6c0074 	svcvs	0x006c0074
 1f4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1f8:	5f00746e 	svcpl	0x0000746e
 1fc:	61746164 	cmnvs	r4, r4, ror #2
 200:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 204:	2064656e 	rsbcs	r6, r4, lr, ror #10
 208:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 20c:	73616600 	cmnvc	r1, #0, 12
 210:	61685f74 	smcvs	34292	; 0x85f4
 214:	695f6873 	ldmdbvs	pc, {r0, r1, r4, r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
 218:	Address 0x0000000000000218 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_hash+0x80a4fc>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000f4 	strdeq	r0, [r0], -r4
  20:	8e040e50 	mcrhi	14, 0, r0, cr4, cr0, {2}
  24:	0e660201 	cdpeq	2, 6, cr0, cr6, cr1, {0}
  28:	0000ce00 	andeq	ip, r0, r0, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	000000f4 	strdeq	r0, [r0], -r4
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash+0x12cd738>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <fast_hash+0x42330>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e1a03000 	mov	r3, r0
   4:	e3520000 	cmp	r2, #0, 0
   8:	0a000008 	beq	30 <memchr+0x30>
   c:	e1a00003 	mov	r0, r3
  10:	e2833001 	add	r3, r3, #1, 0
  14:	e5d0c000 	ldrb	ip, [r0]
  18:	e15c0001 	cmp	ip, r1
  1c:	012fff1e 	bxeq	lr
  20:	e2522001 	subs	r2, r2, #1, 0
  24:	1afffff8 	bne	c <memchr+0xc>
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr
  30:	e3a00000 	mov	r0, #0, 0
  34:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013f 	andeq	r0, r0, pc, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000003a 	andeq	r0, r0, sl, lsr r0
  10:	0001330c 	andeq	r3, r1, ip, lsl #6
  14:	00016700 	andeq	r6, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	43070404 	movwmi	r0, #29700	; 0x7404
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01e60601 	mvneq	r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001ce05 	andeq	ip, r1, r5, lsl #28
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001dd 	ldrdeq	r0, [r0], -sp
  54:	af050804 	svcge	0x00050804
  58:	04000001 	streq	r0, [r0], #-1
  5c:	00070801 	andeq	r0, r7, r1, lsl #16
  60:	5b050000 	blpl	140068 <memchr+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00270702 	eoreq	r0, r7, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00001507 	andeq	r1, r0, r7, lsl #10
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000150 	andeq	r0, r0, r0, asr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0001c908 	andeq	ip, r1, r8, lsl #18
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	d8080000 	stmdale	r8, {}	; <UNPREDICTABLE>
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	00012c0a 	andeq	r2, r1, sl, lsl #24
  d4:	08260100 	stmdaeq	r6!, {r8}
  d8:	00000133 	andeq	r0, r0, r3, lsr r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	01339c01 	teqeq	r3, r1, lsl #24
  e8:	730b0000 	movwvc	r0, #45056	; 0xb000
  ec:	1b260100 	blne	9804f4 <memchr+0x9804f4>
  f0:	00000135 	andeq	r0, r0, r5, lsr r1
  f4:	00000008 	andeq	r0, r0, r8
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0100630c 	tsteq	r0, ip, lsl #6
 100:	00252226 	eoreq	r2, r5, r6, lsr #4
 104:	51010000 	mrspl	r0, (UNDEF: 1)
 108:	01006e0b 	tsteq	r0, fp, lsl #28
 10c:	002c2c26 	eoreq	r2, ip, r6, lsr #24
 110:	00450000 	subeq	r0, r5, r0
 114:	003f0000 	eorseq	r0, pc, r0
 118:	000d0000 	andeq	r0, sp, r0
 11c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 120:	28010070 	stmdacs	r1, {r4, r5, r6}
 124:	00013c18 	andeq	r3, r1, r8, lsl ip
 128:	00007200 	andeq	r7, r0, r0, lsl #4
 12c:	00007000 	andeq	r7, r0, r0
 130:	0f000000 	svceq	0x00000000
 134:	3b040904 	blcc	10254c <memchr+0x10254c>
 138:	10000001 	andne	r0, r0, r1
 13c:	00620409 	rsbeq	r0, r2, r9, lsl #8
 140:	Address 0x0000000000000140 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memchr+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memchr+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memchr+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memchr+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memchr+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memchr+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memchr+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memchr+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memchr+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
  b4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  bc:	0b3b0b3a 	bleq	ec2dac <memchr+0xec2dac>
  c0:	13490b39 	movtne	r0, #39737	; 0x9b39
  c4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c8:	0f000017 	svceq	0x00000017
  cc:	0b0b000f 	bleq	2c0110 <memchr+0x2c0110>
  d0:	26100000 	ldrcs	r0, [r0], -r0
  d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	0000000c 	andeq	r0, r0, ip
  10:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  14:	30000000 	andcc	r0, r0, r0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	00003400 	andeq	r3, r0, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000034 	andeq	r0, r0, r4, lsr r0
  30:	00000038 	andeq	r0, r0, r8, lsr r0
  34:	00530001 	subseq	r0, r3, r1
	...
  40:	00000101 	andeq	r0, r0, r1, lsl #2
  44:	00000000 	andeq	r0, r0, r0
  48:	00002000 	andeq	r2, r0, r0
  4c:	52000100 	andpl	r0, r0, #0
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	00000024 	andeq	r0, r0, r4, lsr #32
  58:	7f720003 	svcvc	0x00720003
  5c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  60:	00003800 	andeq	r3, r0, r0, lsl #16
  64:	52000100 	andpl	r0, r0, #0
	...
  70:	000c0000 	andeq	r0, ip, r0
  74:	00300000 	eorseq	r0, r0, r0
  78:	00010000 	andeq	r0, r1, r0
  7c:	00000053 	andeq	r0, r0, r3, asr r0
  80:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	00000028 	andeq	r0, r0, r8, lsr #32
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000127 	andeq	r0, r0, r7, lsr #2
   4:	00e40003 	rsceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <memchr+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <memchr+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  d0:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  dc:	00020068 	andeq	r0, r2, r8, rrx
  e0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  e4:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	2f050000 	svccs	0x00050000
  f0:	00020500 	andeq	r0, r2, r0, lsl #10
  f4:	03000000 	movweq	r0, #0
  f8:	01060125 	tsteq	r6, r5, lsr #2
  fc:	2f060205 	svccs	0x00060205
 100:	01060505 	tsteq	r6, r5, lsl #10
 104:	0603052e 	streq	r0, [r3], -lr, lsr #10
 108:	13040531 	movwne	r0, #17713	; 0x4531
 10c:	2e060a05 	vmlacs.f32	s0, s12, s10
 110:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
 114:	0b052e07 	bleq	14b938 <memchr+0x14b938>
 118:	03054c06 	movweq	r4, #23558	; 0x5c06
 11c:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 120:	054a3009 	strbeq	r3, [sl, #-9]
 124:	02022f01 	andeq	r2, r2, #1, 30
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  3c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  40:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  44:	20312e32 	eorscs	r2, r1, r2, lsr lr
  48:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  4c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  50:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  54:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  58:	5b202965 	blpl	80a5f4 <memchr+0x80a5f4>
  5c:	2f4d5241 	svccs	0x004d5241
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  68:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  6c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  70:	6f697369 	svcvs	0x00697369
  74:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  78:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  7c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  80:	616f6c66 	cmnvs	pc, r6, ror #24
  84:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  88:	61683d69 	cmnvs	r8, r9, ror #26
  8c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  90:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  94:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  98:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  9c:	613d7570 	teqvs	sp, r0, ror r5
  a0:	31316d72 	teqcc	r1, r2, ror sp
  a4:	7a6a3637 	bvc	1a8d988 <memchr+0x1a8d988>
  a8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ac:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b0:	613d656e 	teqvs	sp, lr, ror #10
  b4:	31316d72 	teqcc	r1, r2, ror sp
  b8:	7a6a3637 	bvc	1a8d99c <memchr+0x1a8d99c>
  bc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  cc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  d8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  dc:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  e8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  ec:	2b7a6b36 	blcs	1e9adcc <memchr+0x1e9adcc>
  f0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  f4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 100:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 104:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 108:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 10c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 110:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 114:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 118:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 11c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 120:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 124:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 128:	00676e69 	rsbeq	r6, r7, r9, ror #28
 12c:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
 130:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
 134:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 138:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
 13c:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
 140:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
 144:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 158:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 164:	2f00746e 	svccs	0x0000746e
 168:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 16c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 170:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 174:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffc4 <memchr+0xffffffc4>
 178:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 17c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 180:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 184:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 188:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 18c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 190:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 194:	30325f72 	eorscc	r5, r2, r2, ror pc
 198:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 19c:	30343253 	eorscc	r3, r4, r3, asr r2
 1a0:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1a4:	32327270 	eorscc	r7, r2, #112, 4
 1a8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1ac:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1bc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1c0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c8:	61686300 	cmnvs	r8, r0, lsl #6
 1cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d8:	6b747570 	blvs	1d1d7a0 <memchr+0x1d1d7a0>
 1dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1e4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1ec:	61686320 	cmnvs	r8, r0, lsr #6
 1f0:	Address 0x00000000000001f0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memchr+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e1a0e000 	mov	lr, r0
   8:	e3a03000 	mov	r3, #0, 0
   c:	e1530002 	cmp	r3, r2
  10:	2a000005 	bcs	2c <memcmp+0x2c>
  14:	e7dec003 	ldrb	ip, [lr, r3]
  18:	e7d10003 	ldrb	r0, [r1, r3]
  1c:	e05c0000 	subs	r0, ip, r0
  20:	149df004 	popne	{pc}		; (ldrne pc, [sp], #4)
  24:	e2833001 	add	r3, r3, #1, 0
  28:	eafffff7 	b	c <memcmp+0xc>
  2c:	e3a00000 	mov	r0, #0, 0
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000183 	andeq	r0, r0, r3, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000041 	andeq	r0, r0, r1, asr #32
  10:	0001e20c 	andeq	lr, r1, ip, lsl #4
  14:	00015700 	andeq	r5, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	33070404 	movwcc	r0, #29700	; 0x7404
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01d60601 	bicseq	r0, r6, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001be05 	andeq	fp, r1, r5, lsl #28
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001cd 	andeq	r0, r0, sp, asr #3
  54:	9f050804 	svcls	0x00050804
  58:	04000001 	streq	r0, [r0], #-1
  5c:	000e0801 	andeq	r0, lr, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	002e0702 	eoreq	r0, lr, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00001c07 	andeq	r1, r0, r7, lsl #24
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000140 	andeq	r0, r0, r0, asr #2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000001ad 	andeq	r0, r0, sp, lsr #3
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0001b908 	andeq	fp, r1, r8, lsl #18
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	c8080000 	stmdagt	r8, {}	; <UNPREDICTABLE>
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000070a 	andeq	r0, r0, sl, lsl #14
  d4:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000034 	andeq	r0, r0, r4, lsr r0
  e4:	01799c01 	cmneq	r9, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	01791803 	cmneq	r9, r3, lsl #16
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0c0000 	svcpl	0x000c0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	01792903 	cmneq	r9, r3, lsl #18
 108:	51010000 	mrspl	r0, (UNDEF: 1)
 10c:	0001f20d 	andeq	pc, r1, sp, lsl #4
 110:	35030100 	strcc	r0, [r3, #-256]	; 0xffffff00
 114:	0000002c 	andeq	r0, r0, ip, lsr #32
 118:	730e5201 	movwvc	r5, #57857	; 0xe201
 11c:	04010031 	streq	r0, [r1], #-49	; 0xffffffcf
 120:	0001801a 	andeq	r8, r1, sl, lsl r0
 124:	00002600 	andeq	r2, r0, r0, lsl #12
 128:	00002200 	andeq	r2, r0, r0, lsl #4
 12c:	32730e00 	rsbscc	r0, r3, #0, 28
 130:	25040100 	strcs	r0, [r4, #-256]	; 0xffffff00
 134:	00000180 	andeq	r0, r0, r0, lsl #3
 138:	00000046 	andeq	r0, r0, r6, asr #32
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000080f 	andeq	r0, r0, pc, lsl #16
 144:	00002400 	andeq	r2, r0, r0, lsl #8
 148:	00690e00 	rsbeq	r0, r9, r0, lsl #28
 14c:	250d0601 	strcs	r0, [sp, #-1537]	; 0xfffff9ff
 150:	5d000000 	stcpl	0, cr0, [r0, #-0]
 154:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 158:	0f000000 	svceq	0x00000000
 15c:	00000014 	andeq	r0, r0, r4, lsl r0
 160:	00000010 	andeq	r0, r0, r0, lsl r0
 164:	0100760e 	tsteq	r0, lr, lsl #12
 168:	00250d07 	eoreq	r0, r5, r7, lsl #26
 16c:	00800000 	addeq	r0, r0, r0
 170:	007c0000 	rsbseq	r0, ip, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	7f040900 	svcvc	0x00040900
 17c:	10000001 	andne	r0, r0, r1
 180:	00620409 	rsbeq	r0, r2, r9, lsl #8
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memcmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memcmp+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	00180213 	andseq	r0, r8, r3, lsl r2
  c0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  c4:	0b3a0803 	bleq	e820d8 <memcmp+0xe820d8>
  c8:	0b390b3b 	bleq	e42dbc <memcmp+0xe42dbc>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	010b0f00 	tsteq	fp, r0, lsl #30
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	26100000 	ldrcs	r0, [r0], -r0
  e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000c 	andeq	r0, r0, ip
   c:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005e00 	andeq	r5, r0, r0, lsl #28
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	00080000 	andeq	r0, r8, r0
  28:	000c0000 	andeq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00000c50 	andeq	r0, r0, r0, asr ip
  34:	00003400 	andeq	r3, r0, r0, lsl #8
  38:	5e000100 	adfpls	f0, f0, f0
	...
  44:	00080001 	andeq	r0, r8, r1
  48:	00340000 	eorseq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000300 	andeq	r0, r0, r0, lsl #6
  5c:	00000800 	andeq	r0, r0, r0, lsl #16
  60:	00000c00 	andeq	r0, r0, r0, lsl #24
  64:	30000200 	andcc	r0, r0, r0, lsl #4
  68:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  6c:	00003400 	andeq	r3, r0, r0, lsl #8
  70:	53000100 	movwpl	r0, #256	; 0x100
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	007c0006 	rsbseq	r0, ip, r6
  8c:	9f1c0070 	svcls	0x001c0070
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00500001 	subseq	r0, r0, r1
  9c:	00000000 	andeq	r0, r0, r0
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000014b 	andeq	r0, r0, fp, asr #2
   4:	00e40003 	rsceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <memcmp+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <memcmp+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  d0:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  dc:	00020068 	andeq	r0, r2, r8, rrx
  e0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  e4:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	3d050000 	stccc	0, cr0, [r5, #-0]
  f0:	00020500 	andeq	r0, r2, r0, lsl #10
  f4:	14000000 	strne	r0, [r0], #-0
  f8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  fc:	05144b06 	ldreq	r4, [r4, #-2822]	; 0xfffff4fa
 100:	0d050109 	stfeqs	f0, [r5, #-36]	; 0xffffffdc
 104:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
 108:	01040200 	mrseq	r0, R12_usr
 10c:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 110:	01040200 	mrseq	r0, R12_usr
 114:	09050106 	stmdbeq	r5, {r1, r2, r8}
 118:	13054b06 	movwne	r4, #23302	; 0x5b06
 11c:	1b050106 	blne	14053c <memcmp+0x14053c>
 120:	0609052e 	streq	r0, [r9], -lr, lsr #10
 124:	060b052f 	streq	r0, [fp], -pc, lsr #10
 128:	20052e01 	andcs	r2, r5, r1, lsl #28
 12c:	02040200 	andeq	r0, r4, #0, 4
 130:	21052c06 	tstcs	r5, r6, lsl #24
 134:	02040200 	andeq	r0, r4, #0, 4
 138:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 13c:	002e0204 	eoreq	r0, lr, r4, lsl #4
 140:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 144:	05170c05 	ldreq	r0, [r7, #-3077]	; 0xfffff3fb
 148:	02022f01 	andeq	r2, r2, #1, 30
 14c:	Address 0x000000000000014c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
   8:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
   c:	6e750070 	mrcvs	0, 3, r0, cr5, cr0, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  44:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  48:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  4c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  50:	31393130 	teqcc	r9, r0, lsr r1
  54:	20353230 	eorscs	r3, r5, r0, lsr r2
  58:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  5c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  60:	415b2029 	cmpmi	fp, r9, lsr #32
  64:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  68:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  6c:	6172622d 	cmnvs	r2, sp, lsr #4
  70:	2068636e 	rsbcs	r6, r8, lr, ror #6
  74:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  78:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  7c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  80:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  84:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  88:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  8c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  90:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  94:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  98:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  9c:	20706676 	rsbscs	r6, r0, r6, ror r6
  a0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  a8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  ac:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  b0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  b8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  bc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c8:	6f6c666d 	svcvs	0x006c666d
  cc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  d0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  d4:	20647261 	rsbcs	r7, r4, r1, ror #4
  d8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  dc:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  e0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  e4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  e8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  ec:	613d6863 	teqvs	sp, r3, ror #16
  f0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  f4:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  f8:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  fc:	20626467 	rsbcs	r6, r2, r7, ror #8
 100:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 104:	4f2d2062 	svcmi	0x002d2062
 108:	4f2d2067 	svcmi	0x002d2067
 10c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 110:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 114:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 118:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 11c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 120:	20393975 	eorscs	r3, r9, r5, ror r9
 124:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 128:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 12c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 130:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 134:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 138:	2064656e 	rsbcs	r6, r4, lr, ror #10
 13c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 148:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 14c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 150:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 154:	2f00746e 	svccs	0x0000746e
 158:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 15c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 160:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 164:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffb4 <memcmp+0xffffffb4>
 168:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 16c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 170:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 174:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 178:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 17c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 180:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 184:	30325f72 	eorscc	r5, r2, r2, ror pc
 188:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 18c:	30343253 	eorscc	r3, r4, r3, asr r2
 190:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 194:	32327270 	eorscc	r7, r2, #112, 4
 198:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 19c:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ac:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1b0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1b8:	61686300 	cmnvs	r8, r0, lsl #6
 1bc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c8:	6b747570 	blvs	1d1d790 <memcmp+0x1d1d790>
 1cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1d0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1d4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1d8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1dc:	61686320 	cmnvs	r8, r0, lsr #6
 1e0:	2f2e0072 	svccs	0x002e0072
 1e4:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1e8:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
 1ec:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
 1f0:	626e0063 	rsbvs	r0, lr, #99, 0	; 0x63
 1f4:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memcmp+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e2103003 	ands	r3, r0, #3, 0
   4:	1a000011 	bne	50 <memcpy+0x50>
   8:	e211c003 	ands	ip, r1, #3, 0
   c:	1a00000c 	bne	44 <memcpy+0x44>
  10:	e2123003 	ands	r3, r2, #3, 0
  14:	1a00000f 	bne	58 <memcpy+0x58>
  18:	e1a02122 	lsr	r2, r2, #2
  1c:	ea000002 	b	2c <memcpy+0x2c>
  20:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  24:	e780c103 	str	ip, [r0, r3, lsl #2]
  28:	e2833001 	add	r3, r3, #1, 0
  2c:	e1530002 	cmp	r3, r2
  30:	3afffffa 	bcc	20 <memcpy+0x20>
  34:	e12fff1e 	bx	lr
  38:	e7d1c003 	ldrb	ip, [r1, r3]
  3c:	e7c0c003 	strb	ip, [r0, r3]
  40:	e2833001 	add	r3, r3, #1, 0
  44:	e1530002 	cmp	r3, r2
  48:	3afffffa 	bcc	38 <memcpy+0x38>
  4c:	e12fff1e 	bx	lr
  50:	e3a03000 	mov	r3, #0, 0
  54:	eafffffa 	b	44 <memcpy+0x44>
  58:	e1a0300c 	mov	r3, ip
  5c:	eafffff8 	b	44 <memcpy+0x44>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000003a 	andeq	r0, r0, sl, lsr r0
  10:	00015d0c 	andeq	r5, r1, ip, lsl #26
  14:	00016d00 	andeq	r6, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	39070404 	stmdbcc	r7, {r2, sl}
  3c:	05000001 	streq	r0, [r0, #-1]
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	f3060104 	vrhadd.u8	d0, d6, d4
  48:	04000001 	streq	r0, [r0], #-1
  4c:	01db0502 	bicseq	r0, fp, r2, lsl #10
  50:	04040000 	streq	r0, [r4], #-0
  54:	0001ea05 	andeq	lr, r1, r5, lsl #20
  58:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  5c:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
  60:	07080104 	streq	r0, [r8, -r4, lsl #2]
  64:	05000000 	streq	r0, [r0, #-0]
  68:	00000060 	andeq	r0, r0, r0, rrx
  6c:	27070204 	strcs	r0, [r7, -r4, lsl #4]
  70:	04000000 	streq	r0, [r0], #-0
  74:	00150704 	andseq	r0, r5, r4, lsl #14
  78:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  7c:	00014607 	andeq	r4, r1, r7, lsl #12
  80:	00250600 	eoreq	r0, r5, r0, lsl #12
  84:	00900000 	addseq	r0, r0, r0
  88:	25070000 	strcs	r0, [r7, #-0]
  8c:	00000000 	andeq	r0, r0, r0
  90:	0001c308 	andeq	ip, r1, r8, lsl #6
  94:	0e1c0200 	cdpeq	2, 1, cr0, cr12, cr0, {0}
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00810409 	addeq	r0, r1, r9, lsl #8
  a0:	25060000 	strcs	r0, [r6, #-0]
  a4:	b1000000 	mrslt	r0, (UNDEF: 0)
  a8:	07000000 	streq	r0, [r0, -r0]
  ac:	000000b1 	strheq	r0, [r0], -r1
  b0:	be040900 	vmlalt.f16	s0, s8, s0	; <UNPREDICTABLE>
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	01cf0801 	biceq	r0, pc, r1, lsl #16
  bc:	b7050000 	strlt	r0, [r5, -r0]
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	000001e5 	andeq	r0, r0, r5, ror #3
  c8:	cf0e2102 	svcgt	0x000e2102
  cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d0:	0000a204 	andeq	sl, r0, r4, lsl #4
  d4:	01d40a00 	bicseq	r0, r4, r0, lsl #20
  d8:	06010000 	streq	r0, [r1], -r0
  dc:	0001c707 	andeq	ip, r1, r7, lsl #14
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00006000 	andeq	r6, r0, r0
  e8:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
  ec:	0b000001 	bleq	f8 <.debug_info+0xf8>
  f0:	00747364 	rsbseq	r7, r4, r4, ror #6
  f4:	c7140601 	ldrgt	r0, [r4, -r1, lsl #12]
  f8:	01000001 	tsteq	r0, r1
  fc:	72730b50 	rsbsvc	r0, r3, #80, 22	; 0x14000
 100:	06010063 	streq	r0, [r1], -r3, rrx
 104:	0001c925 	andeq	ip, r1, r5, lsr #18
 108:	0c510100 	ldfeqe	f0, [r1], {-0}
 10c:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 110:	2c310601 	ldccs	6, cr0, [r1], #-4
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	0000012c 	andeq	r0, r0, ip, lsr #2
 124:	000001e0 	andeq	r0, r0, r0, ror #3
 128:	000001d4 	ldrdeq	r0, [r0], -r4
 12c:	0000180e 	andeq	r1, r0, lr, lsl #16
 130:	00002000 	andeq	r2, r0, r0
 134:	00018c00 	andeq	r8, r1, r0, lsl #24
 138:	006e0f00 	rsbeq	r0, lr, r0, lsl #30
 13c:	38120d01 	ldmdacc	r2, {r0, r8, sl, fp}
 140:	34000000 	strcc	r0, [r0], #-0
 144:	32000000 	andcc	r0, r0, #0, 0
 148:	0f000000 	svceq	0x00000000
 14c:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
 150:	0001e513 	andeq	lr, r1, r3, lsl r5
 154:	00004900 	andeq	r4, r0, r0, lsl #18
 158:	00004700 	andeq	r4, r0, r0, lsl #14
 15c:	00730f00 	rsbseq	r0, r3, r0, lsl #30
 160:	eb190f01 	bl	643d6c <memcpy+0x643d6c>
 164:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 168:	5c000000 	stcpl	0, cr0, [r0], {-0}
 16c:	10000000 	andne	r0, r0, r0
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	0100690f 	tsteq	r0, pc, lsl #18
 17c:	00381611 	eorseq	r1, r8, r1, lsl r6
 180:	00750000 	rsbseq	r0, r5, r0
 184:	00710000 	rsbseq	r0, r1, r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	00003810 	andeq	r3, r0, r0, lsl r8
 190:	00001800 	andeq	r1, r0, r0, lsl #16
 194:	00641100 	rsbeq	r1, r4, r0, lsl #2
 198:	f1181401 			; <UNDEFINED> instruction: 0xf1181401
 19c:	11000001 	tstne	r0, r1
 1a0:	15010073 	strne	r0, [r1, #-115]	; 0xffffff8d
 1a4:	0001f71e 	andeq	pc, r1, lr, lsl r7	; <UNPREDICTABLE>
 1a8:	00381000 	eorseq	r1, r8, r0
 1ac:	00180000 	andseq	r0, r8, r0
 1b0:	690f0000 	stmdbvs	pc, {}	; <UNPREDICTABLE>
 1b4:	16160100 	ldrne	r0, [r6], -r0, lsl #2
 1b8:	00000038 	andeq	r0, r0, r8, lsr r0
 1bc:	00000096 	muleq	r0, r6, r0
 1c0:	00000094 	muleq	r0, r4, r0
 1c4:	12000000 	andne	r0, r0, #0, 0
 1c8:	cf040904 	svcgt	0x00040904
 1cc:	13000001 	movwne	r0, #1
 1d0:	0000be14 	andeq	fp, r0, r4, lsl lr
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	00381500 	eorseq	r1, r8, r0, lsl #10
 1dc:	00060000 	andeq	r0, r6, r0
 1e0:	0001d005 	andeq	sp, r1, r5
 1e4:	38040900 	stmdacc	r4, {r8, fp}
 1e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1ec:	00003f04 	andeq	r3, r0, r4, lsl #30
 1f0:	60040900 	andvs	r0, r4, r0, lsl #18
 1f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1f8:	00006704 	andeq	r6, r0, r4, lsl #14
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcpy+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcpy+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcpy+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcpy+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcpy+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a0e 	blcc	2ce8e0 <memcpy+0x2ce8e0>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  b8:	000e1c19 	andeq	r1, lr, r9, lsl ip
  bc:	010b0e00 	tsteq	fp, r0, lsl #28
  c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a08 	blcc	2ce8f4 <memcpy+0x2ce8f4>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d8:	00001742 	andeq	r1, r0, r2, asr #14
  dc:	11010b10 	tstne	r1, r0, lsl fp
  e0:	00061201 	andeq	r1, r6, r1, lsl #4
  e4:	00341100 	eorseq	r1, r4, r0, lsl #2
  e8:	0b3a0803 	bleq	e820fc <memcpy+0xe820fc>
  ec:	0b390b3b 	bleq	e42de0 <memcpy+0xe42de0>
  f0:	00001349 	andeq	r1, r0, r9, asr #6
  f4:	0b000f12 	bleq	3d44 <memcpy+0x3d44>
  f8:	1300000b 	movwne	r0, #11
  fc:	00000026 	andeq	r0, r0, r6, lsr #32
 100:	49010114 	stmdbmi	r1, {r2, r4, r8}
 104:	00130113 	andseq	r0, r3, r3, lsl r1
 108:	00211500 	eoreq	r1, r1, r0, lsl #10
 10c:	0b2f1349 	bleq	bc4e38 <memcpy+0xbc4e38>
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	001c0000 	andseq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001c52 	andeq	r1, r0, r2, asr ip
  14:	00003800 	andeq	r3, r0, r0, lsl #16
  18:	f3000400 	vshl.u8	d0, d0, d0
  1c:	389f5201 	ldmcc	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  20:	60000000 	andvs	r0, r0, r0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00520001 	subseq	r0, r2, r1
  40:	00000000 	andeq	r0, r0, r0
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	00001c00 	andeq	r1, r0, r0, lsl #24
  4c:	00003800 	andeq	r3, r0, r0, lsl #16
  50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  5c:	001c0002 	andseq	r0, ip, r2
  60:	00380000 	eorseq	r0, r8, r0
  64:	00010000 	andeq	r0, r1, r0
  68:	00000051 	andeq	r0, r0, r1, asr r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000400 	andeq	r0, r0, r0, lsl #8
  74:	00001c00 	andeq	r1, r0, r0, lsl #24
  78:	00002000 	andeq	r2, r0, r0
  7c:	30000200 	andcc	r0, r0, r0, lsl #4
  80:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  84:	00003800 	andeq	r3, r0, r0, lsl #16
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00380000 	eorseq	r0, r8, r0
  98:	00500000 	subseq	r0, r0, r0
  9c:	00010000 	andeq	r0, r1, r0
  a0:	00000053 	andeq	r0, r0, r3, asr r0
  a4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001cb 	andeq	r0, r0, fp, asr #3
   4:	00e40003 	rsceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <memcpy+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <memcpy+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  d0:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  dc:	00020068 	andeq	r0, r2, r8, rrx
  e0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  e4:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  f0:	00020500 	andeq	r0, r2, r0, lsl #10
  f4:	17000000 	strne	r0, [r0, -r0]
  f8:	05170505 	ldreq	r0, [r7, #-1285]	; 0xfffffafb
  fc:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 100:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
 104:	27054a01 	strcs	r4, [r5, -r1, lsl #20]
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	0009054a 	andeq	r0, r9, sl, asr #10
 110:	06020402 	streq	r0, [r2], -r2, lsl #8
 114:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
 118:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
 11c:	00010204 	andeq	r0, r1, r4, lsl #4
 120:	01020402 	tsteq	r2, r2, lsl #8
 124:	02040200 	andeq	r0, r4, #0, 4
 128:	00120513 	andseq	r0, r2, r3, lsl r5
 12c:	06020402 	streq	r0, [r2], -r2, lsl #8
 130:	00090501 	andeq	r0, r9, r1, lsl #10
 134:	06020402 	streq	r0, [r2], -r2, lsl #8
 138:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 13c:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 140:	05140204 	ldreq	r0, [r4, #-516]	; 0xfffffdfc
 144:	0402000d 	streq	r0, [r2], #-13
 148:	09050102 	stmdbeq	r5, {r1, r8}
 14c:	02040200 	andeq	r0, r4, #0, 4
 150:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
 154:	03040200 	movweq	r0, #16896	; 0x4200
 158:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 15c:	03040200 	movweq	r0, #16896	; 0x4200
 160:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 164:	03040200 	movweq	r0, #16896	; 0x4200
 168:	0024052e 	eoreq	r0, r4, lr, lsr #10
 16c:	06030402 	streq	r0, [r3], -r2, lsl #8
 170:	0025052d 	eoreq	r0, r5, sp, lsr #10
 174:	06030402 	streq	r0, [r3], -r2, lsl #8
 178:	001d0501 	andseq	r0, sp, r1, lsl #10
 17c:	06010402 	streq	r0, [r1], -r2, lsl #8
 180:	0009052e 	andeq	r0, r9, lr, lsr #10
 184:	06010402 	streq	r0, [r1], -r2, lsl #8
 188:	04020001 	streq	r0, [r2], #-1
 18c:	0d056601 	stceq	6, cr6, [r5, #-4]
 190:	03040200 	movweq	r0, #16896	; 0x4200
 194:	15051806 	strne	r1, [r5, #-2054]	; 0xfffff7fa
 198:	03040200 	movweq	r0, #16896	; 0x4200
 19c:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 1a0:	03040200 	movweq	r0, #16896	; 0x4200
 1a4:	0029052e 	eoreq	r0, r9, lr, lsr #10
 1a8:	06030402 	streq	r0, [r3], -r2, lsl #8
 1ac:	002a052d 	eoreq	r0, sl, sp, lsr #10
 1b0:	06030402 	streq	r0, [r3], -r2, lsl #8
 1b4:	001d0501 	andseq	r0, sp, r1, lsl #10
 1b8:	06010402 	streq	r0, [r1], -r2, lsl #8
 1bc:	0009052e 	andeq	r0, r9, lr, lsr #10
 1c0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1c4:	04020001 	streq	r0, [r2], #-1
 1c8:	08026601 	stmdaeq	r2, {r0, r9, sl, sp, lr}
 1cc:	Address 0x00000000000001cc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  3c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  40:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  44:	20312e32 	eorscs	r2, r1, r2, lsr lr
  48:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  4c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  50:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  54:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  58:	5b202965 	blpl	80a5f4 <memcpy+0x80a5f4>
  5c:	2f4d5241 	svccs	0x004d5241
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  68:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  6c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  70:	6f697369 	svcvs	0x00697369
  74:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  78:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  7c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  80:	616f6c66 	cmnvs	pc, r6, ror #24
  84:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  88:	61683d69 	cmnvs	r8, r9, ror #26
  8c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  90:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  94:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  98:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  9c:	613d7570 	teqvs	sp, r0, ror r5
  a0:	31316d72 	teqcc	r1, r2, ror sp
  a4:	7a6a3637 	bvc	1a8d988 <memcpy+0x1a8d988>
  a8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ac:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b0:	613d656e 	teqvs	sp, lr, ror #10
  b4:	31316d72 	teqcc	r1, r2, ror sp
  b8:	7a6a3637 	bvc	1a8d99c <memcpy+0x1a8d99c>
  bc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  cc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  d8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  dc:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  e8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  ec:	2b7a6b36 	blcs	1e9adcc <memcpy+0x1e9adcc>
  f0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  f4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 100:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 104:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 108:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 10c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 110:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 114:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 118:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 11c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 120:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 124:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 128:	00676e69 	rsbeq	r6, r7, r9, ror #28
 12c:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 130:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 134:	5f5f4e4f 	svcpl	0x005f4e4f
 138:	736e7500 	cmnvc	lr, #0, 10
 13c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 140:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 144:	6f6c0074 	svcvs	0x006c0074
 148:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 164 <.debug_str+0x164>
 160:	2f636269 	svccs	0x00636269
 164:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
 168:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
 16c:	73552f00 	cmpvc	r5, #0, 30
 170:	2f737265 	svccs	0x00737265
 174:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 178:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 17c:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 180:	442f6e61 	strtmi	r6, [pc], #-3681	; 188 <.debug_str+0x188>
 184:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 188:	73746e65 	cmnvc	r4, #1616	; 0x650
 18c:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 190:	5f676e69 	svcpl	0x00676e69
 194:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 198:	5f726574 	svcpl	0x00726574
 19c:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 1a0:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 1a4:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 1a8:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 1ac:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; ec <.debug_str+0xec>
 1b0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b8:	6f6c2067 	svcvs	0x006c2067
 1bc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1c0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1c4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1c8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1cc:	63007261 	movwvs	r7, #609	; 0x261
 1d0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1d4:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
 1d8:	73007970 	movwvc	r7, #2416	; 0x970
 1dc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	74757000 	ldrbtvc	r7, [r5], #-0
 1e8:	6f6c006b 	svcvs	0x006c006b
 1ec:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1f0:	7300746e 	movwvc	r7, #1134	; 0x46e
 1f4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1f8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1fc:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 200:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 204:	Address 0x0000000000000204 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memcpy+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0, 0
   4:	e1530001 	cmp	r3, r1
   8:	2a000004 	bcs	20 <memiszero+0x20>
   c:	e7d02003 	ldrb	r2, [r0, r3]
  10:	e3520000 	cmp	r2, #0, 0
  14:	1a000003 	bne	28 <memiszero+0x28>
  18:	e2833001 	add	r3, r3, #1, 0
  1c:	eafffff8 	b	4 <memiszero+0x4>
  20:	e3a00001 	mov	r0, #1, 0
  24:	e12fff1e 	bx	lr
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000127 	andeq	r0, r0, r7, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000e0c 	andeq	r0, r0, ip, lsl #28
  14:	00016600 	andeq	r6, r1, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	42070403 	andmi	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	01e50601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001cd05 	andeq	ip, r1, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001dc 	ldrdeq	r0, [r0], -ip
  48:	ae050803 	cdpge	8, 0, cr0, cr5, cr3, {0}
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003d07 	andeq	r3, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002b 	andeq	r0, r0, fp, lsr #32
  64:	4f070803 	svcmi	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bc060000 	stclt	0, cr0, [r6], {-0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001c8 	andeq	r0, r0, r8, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d70600 	bicseq	r0, r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000021 	andeq	r0, r0, r1, lsr #32
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	30000000 	andcc	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001239c 	muleq	r1, ip, r3
  d8:	705f0a00 	subsvc	r0, pc, r0, lsl #20
  dc:	1b030100 	blne	c04e4 <memiszero+0xc04e4>
  e0:	00000123 	andeq	r0, r0, r3, lsr #2
  e4:	00000008 	andeq	r0, r0, r8
  e8:	00000000 	andeq	r0, r0, r0
  ec:	01006e0b 	tsteq	r0, fp, lsl #28
  f0:	002c2803 	eoreq	r2, ip, r3, lsl #16
  f4:	51010000 	mrspl	r0, (UNDEF: 1)
  f8:	0100700c 	tsteq	r0, ip
  fc:	009b1104 	addseq	r1, fp, r4, lsl #2
 100:	004a0000 	subeq	r0, sl, r0
 104:	00420000 	subeq	r0, r2, r0
 108:	000d0000 	andeq	r0, sp, r0
 10c:	0c000000 	stceq	0, cr0, [r0], {-0}
 110:	05010069 	streq	r0, [r1, #-105]	; 0xffffff97
 114:	0000250d 	andeq	r2, r0, sp, lsl #10
 118:	00008800 	andeq	r8, r0, r0, lsl #16
 11c:	00008400 	andeq	r8, r0, r0, lsl #8
 120:	07000000 	streq	r0, [r0, -r0]
 124:	00012904 	andeq	r2, r1, r4, lsl #18
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memiszero+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <memiszero+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memiszero+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <memiszero+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300050b 	movweq	r0, #1291	; 0x50b
  94:	3b0b3a08 	blcc	2ce8bc <memiszero+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	00180213 	andseq	r0, r8, r3, lsl r2
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <memiszero+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <memiszero+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b4:	010b0d00 	tsteq	fp, r0, lsl #26
  b8:	00001755 	andeq	r1, r0, r5, asr r7
  bc:	0000260e 	andeq	r2, r0, lr, lsl #12
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	24500001 	ldrbcs	r0, [r0], #-1
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00002c00 	andeq	r2, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00020000 	andeq	r0, r2, r0
	...
  4c:	00240000 	eoreq	r0, r4, r0
  50:	00010000 	andeq	r0, r1, r0
  54:	00002450 	andeq	r2, r0, r0, asr r4
  58:	00002800 	andeq	r2, r0, r0, lsl #16
  5c:	f3000400 	vshl.u8	d0, d0, d0
  60:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	002c5000 	eoreq	r5, ip, r0
  70:	00300000 	eorseq	r0, r0, r0
  74:	00040000 	andeq	r0, r4, r0
  78:	9f5001f3 	svcls	0x005001f3
	...
  84:	00000004 	andeq	r0, r0, r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000004 	andeq	r0, r0, r4
  90:	9f300002 	svcls	0x00300002
  94:	00000004 	andeq	r0, r0, r4
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	00530001 	subseq	r0, r3, r1
  a0:	00000000 	andeq	r0, r0, r0
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	00000024 	andeq	r0, r0, r4, lsr #32
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	00820003 	addeq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memiszero+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
  74:	73696d65 	cmnvc	r9, #6464	; 0x1940
  78:	6f72657a 	svcvs	0x0072657a
  7c:	0100632e 	tsteq	r0, lr, lsr #6
  80:	70720000 	rsbsvc	r0, r2, r0
  84:	00682e69 	rsbeq	r2, r8, r9, ror #28
  88:	00000002 	andeq	r0, r0, r2
  8c:	05002b05 	streq	r2, [r0, #-2821]	; 0xfffff4fb
  90:	00000002 	andeq	r0, r0, r2
  94:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  98:	09051313 	stmdbeq	r5, {r0, r1, r4, r8, r9, ip}
  9c:	060d0501 	streq	r0, [sp], -r1, lsl #10
  a0:	00140501 	andseq	r0, r4, r1, lsl #10
  a4:	06010402 	streq	r0, [r1], -r2, lsl #8
  a8:	0005052e 	andeq	r0, r5, lr, lsr #10
  ac:	06010402 	streq	r0, [r1], -r2, lsl #8
  b0:	06090501 	streq	r0, [r9], -r1, lsl #10
  b4:	060d054b 	streq	r0, [sp], -fp, asr #10
  b8:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
  bc:	02001b05 	andeq	r1, r0, #5120	; 0x1400
  c0:	49060204 	stmdbmi	r6, {r2, r9}
  c4:	02001c05 	andeq	r1, r0, #1280	; 0x500
  c8:	01060204 	tsteq	r6, r4, lsl #4
  cc:	02040200 	andeq	r0, r4, #0, 4
  d0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  d4:	0c052e02 	stceq	14, cr2, [r5], {2}
  d8:	14052e15 	strne	r2, [r5], #-3605	; 0xfffff1eb
  dc:	01052e2d 	tsteq	r5, sp, lsr #28
  e0:	00020214 	andeq	r0, r2, r4, lsl r2
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  18:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  1c:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  20:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  24:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  28:	6c006f72 	stcvs	15, cr6, [r0], {114}	; 0x72
  2c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  3c:	6f687300 	svcvs	0x00687300
  40:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  44:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  48:	2064656e 	rsbcs	r6, r4, lr, ror #10
  4c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  50:	20554e47 	subscs	r4, r5, r7, asr #28
  54:	20393943 	eorscs	r3, r9, r3, asr #18
  58:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  5c:	30322031 	eorscc	r2, r2, r1, lsr r0
  60:	30313931 	eorscc	r3, r1, r1, lsr r9
  64:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  68:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  6c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  70:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  74:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  78:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  7c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  80:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  84:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  88:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  8c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  90:	205d3939 	subscs	r3, sp, r9, lsr r9
  94:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  98:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  9c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  a0:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  a4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a8:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  ac:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  b0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  b8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  bc:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  c8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  cc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  d8:	616f6c66 	cmnvs	pc, r6, ror #24
  dc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e0:	61683d69 	cmnvs	r8, r9, ror #26
  e4:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  e8:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  ec:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  f8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  fc:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 100:	6b36766d 	blvs	d9dabc <memiszero+0xd9dabc>
 104:	70662b7a 	rsbvc	r2, r6, sl, ror fp
 108:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 10c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 110:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 114:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 118:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 11c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 120:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 124:	20393975 	eorscs	r3, r9, r5, ror r9
 128:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 12c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 130:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 134:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 138:	61747365 	cmnvs	r4, r5, ror #6
 13c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 140:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 160:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 164:	552f0074 	strpl	r0, [pc, #-116]!	; f8 <.debug_str+0xf8>
 168:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 16c:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 170:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 174:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 178:	2f6e616d 	svccs	0x006e616d
 17c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 180:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 184:	70532f73 	subsvc	r2, r3, r3, ror pc
 188:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 18c:	6175515f 	cmnvs	r5, pc, asr r1
 190:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 194:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 198:	53432f32 	movtpl	r2, #16178	; 0x3f32
 19c:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 1a0:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 1a4:	2f323272 	svccs	0x00323272
 1a8:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1ac:	6f6c0069 	svcvs	0x006c0069
 1b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1bc:	5f697072 	svcpl	0x00697072
 1c0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1c4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1cc:	6f687300 	svcvs	0x00687300
 1d0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1d4:	7000746e 	andvc	r7, r0, lr, ror #8
 1d8:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1e8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1ec:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memiszero+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memiszero+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1, 0
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1, 0
  2c:	e3520000 	cmp	r2, #0, 0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1, 0
  50:	e3520000 	cmp	r2, #0, 0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014c 	andeq	r0, r0, ip, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000042 	andeq	r0, r0, r2, asr #32
  10:	0001e90c 	andeq	lr, r1, ip, lsl #18
  14:	00015800 	andeq	r5, r1, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000803 	andeq	r0, r0, r3, lsl #16
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	34070404 	strcc	r0, [r7], #-1028	; 0xfffffbfc
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01dd0601 	bicseq	r0, sp, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001c505 	andeq	ip, r1, r5, lsl #10
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001d4 	ldrdeq	r0, [r0], -r4
  54:	a0050804 	andge	r0, r5, r4, lsl #16
  58:	04000001 	streq	r0, [r0], #-1
  5c:	000f0801 	andeq	r0, pc, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002f07 	andeq	r2, r0, r7, lsl #30
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000001d 	andeq	r0, r0, sp, lsl r0
  70:	41070804 	tstmi	r7, r4, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	ae070000 	cdpge	0, 0, cr0, cr7, cr0, {0}
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01cf0700 	biceq	r0, pc, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40070301 	andmi	r0, r7, r1, lsl #6
  d4:	00000001 	andeq	r0, r0, r1
  d8:	5c000000 	stcpl	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001409c 	muleq	r1, ip, r0
  e4:	73640b00 	cmnvc	r4, #0, 22
  e8:	03010074 	movweq	r0, #4212	; 0x1074
  ec:	00014015 	andeq	r4, r1, r5, lsl r0
  f0:	0c500100 	ldfeqe	f0, [r0], {-0}
  f4:	00637273 	rsbeq	r7, r3, r3, ror r2
  f8:	42260301 	eormi	r0, r6, #67108864	; 0x4000000
  fc:	08000001 	stmdaeq	r0, {r0}
 100:	00000000 	andeq	r0, r0, r0
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
 10c:	2c320301 	ldccs	3, cr0, [r2], #-4
 110:	52000000 	andpl	r0, r0, #0, 0
 114:	42000000 	andmi	r0, r0, #0, 0
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	04010061 	streq	r0, [r1], #-97	; 0xffffff9f
 120:	00014909 	andeq	r4, r1, r9, lsl #18
 124:	0000c200 	andeq	ip, r0, r0, lsl #4
 128:	0000b200 	andeq	fp, r0, r0, lsl #4
 12c:	00620e00 	rsbeq	r0, r2, r0, lsl #28
 130:	a70f0501 	strge	r0, [pc, -r1, lsl #10]
 134:	30000000 	andcc	r0, r0, r0
 138:	26000001 	strcs	r0, [r0], -r1
 13c:	00000001 	andeq	r0, r0, r1
 140:	0408040f 	streq	r0, [r8], #-1039	; 0xfffffbf1
 144:	00000148 	andeq	r0, r0, r8, asr #2
 148:	ad040810 	stcge	8, cr0, [r4, #-64]	; 0xffffffc0
 14c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memmove+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memmove+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memmove+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memmove+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memmove+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memmove+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memmove+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memmove+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0300340e 	movweq	r3, #1038	; 0x40e
  c8:	3b0b3a08 	blcc	2ce8f0 <memmove+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	0b000f0f 	bleq	3d1c <memmove+0x3d1c>
  dc:	1000000b 	andne	r0, r0, fp
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	18510001 	ldmdane	r1, {r0}^
  14:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  20:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00004000 	andeq	r4, r0, r0
  28:	51000100 	mrspl	r0, (UNDEF: 16)
  2c:	00000040 	andeq	r0, r0, r0, asr #32
  30:	0000005c 	andeq	r0, r0, ip, asr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  54:	001c0000 	andseq	r0, ip, r0
  58:	00010000 	andeq	r0, r1, r0
  5c:	00001c52 	andeq	r1, r0, r2, asr ip
  60:	00002800 	andeq	r2, r0, r0, lsl #16
  64:	5c000100 	stfpls	f0, [r0], {-0}
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	0000002c 	andeq	r0, r0, ip, lsr #32
  70:	2c520001 	mrrccs	0, 0, r0, r2, cr1
  74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00385c00 	eorseq	r5, r8, r0, lsl #24
  80:	00400000 	subeq	r0, r0, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	00004052 	andeq	r4, r0, r2, asr r0
  8c:	00004c00 	andeq	r4, r0, r0, lsl #24
  90:	5c000100 	stfpls	f0, [r0], {-0}
  94:	0000004c 	andeq	r0, r0, ip, asr #32
  98:	00000050 	andeq	r0, r0, r0, asr r0
  9c:	50520001 	subspl	r0, r2, r1
  a0:	5c000000 	stcpl	0, cr0, [r0], {-0}
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	00005c00 	andeq	r5, r0, r0, lsl #24
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00020000 	andeq	r0, r2, r0
  b4:	00010100 	andeq	r0, r1, r0, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00010100 	andeq	r0, r1, r0, lsl #2
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00140000 	andseq	r0, r4, r0
  c8:	00010000 	andeq	r0, r1, r0
  cc:	00001450 	andeq	r1, r0, r0, asr r4
  d0:	00001c00 	andeq	r1, r0, r0, lsl #24
  d4:	53000100 	movwpl	r0, #256	; 0x100
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000024 	andeq	r0, r0, r4, lsr #32
  e0:	01730003 	cmneq	r3, r3
  e4:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  e8:	00003800 	andeq	r3, r0, r0, lsl #16
  ec:	53000100 	movwpl	r0, #256	; 0x100
  f0:	00000038 	andeq	r0, r0, r8, lsr r0
  f4:	00000040 	andeq	r0, r0, r0, asr #32
  f8:	40500001 	subsmi	r0, r0, r1
  fc:	40000000 	andmi	r0, r0, r0
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00405300 	subeq	r5, r0, r0, lsl #6
 108:	00480000 	subeq	r0, r8, r0
 10c:	00030000 	andeq	r0, r3, r0
 110:	489f7f73 	ldmmi	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 114:	5c000000 	stcpl	0, cr0, [r0], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00005300 	andeq	r5, r0, r0, lsl #6
 120:	00000000 	andeq	r0, r0, r0
 124:	01030000 	mrseq	r0, (UNDEF: 3)
 128:	01000001 	tsteq	r0, r1
 12c:	00000001 	andeq	r0, r0, r1
 130:	00000000 	andeq	r0, r0, r0
 134:	0000001c 	andeq	r0, r0, ip, lsl r0
 138:	1c510001 	mrrcne	0, 0, r0, r1, cr1
 13c:	20000000 	andcs	r0, r0, r0
 140:	03000000 	movweq	r0, #0
 144:	9f017100 	svcls	0x00017100
 148:	00000020 	andeq	r0, r0, r0, lsr #32
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	40510001 	subsmi	r0, r1, r1
 154:	44000000 	strmi	r0, [r0], #-0
 158:	03000000 	movweq	r0, #0
 15c:	9f7f7100 	svcls	0x007f7100
 160:	00000044 	andeq	r0, r0, r4, asr #32
 164:	0000005c 	andeq	r0, r0, ip, asr r0
 168:	00510001 	subseq	r0, r1, r1
 16c:	00000000 	andeq	r0, r0, r0
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000019e 	muleq	r0, lr, r1
   4:	00e50003 	rsceq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memmove+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <memmove+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <memmove+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
  d0:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
  d4:	00010063 	andeq	r0, r1, r3, rrx
  d8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  e0:	74730000 	ldrbtvc	r0, [r3], #-0
  e4:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  e8:	0300682e 	movweq	r6, #2094	; 0x82e
  ec:	05000000 	streq	r0, [r0, #-0]
  f0:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  f4:	00000000 	andeq	r0, r0, r0
  f8:	13030514 	movwne	r0, #13588	; 0x3514
  fc:	06051413 			; <UNDEFINED> instruction: 0x06051413
 100:	03050106 	movweq	r0, #20742	; 0x5106
 104:	06054d06 	streq	r4, [r5], -r6, lsl #26
 108:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 10c:	06053106 	streq	r3, [r5], -r6, lsl #2
 110:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 114:	06054b06 	streq	r4, [r5], -r6, lsl #22
 118:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 11c:	0b052f06 	bleq	14bd3c <memmove+0x14bd3c>
 120:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 124:	02040200 	andeq	r0, r4, #0, 4
 128:	1c052a06 			; <UNDEFINED> instruction: 0x1c052a06
 12c:	02040200 	andeq	r0, r4, #0, 4
 130:	1a050106 	bne	140550 <memmove+0x140550>
 134:	02040200 	andeq	r0, r4, #0, 4
 138:	0011052e 	andseq	r0, r1, lr, lsr #10
 13c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 140:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 144:	2e060104 	adfcss	f0, f6, f4
 148:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 14c:	01060104 	tsteq	r6, r4, lsl #2
 150:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 154:	002e0104 	eoreq	r0, lr, r4, lsl #2
 158:	4a010402 	bmi	41168 <memmove+0x41168>
 15c:	79030905 	stmdbvc	r3, {r0, r2, r8, fp}
 160:	0015052e 	andseq	r0, r5, lr, lsr #10
 164:	06020402 	streq	r0, [r2], -r2, lsl #8
 168:	054a0b03 	strbeq	r0, [sl, #-2819]	; 0xfffff4fd
 16c:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
 170:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 174:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
 178:	11052e02 	tstne	r5, r2, lsl #28
 17c:	02040200 	andeq	r0, r4, #0, 4
 180:	000b052e 	andeq	r0, fp, lr, lsr #10
 184:	06010402 	streq	r0, [r1], -r2, lsl #8
 188:	0011052e 	andseq	r0, r1, lr, lsr #10
 18c:	06010402 	streq	r0, [r1], -r2, lsl #8
 190:	000b0501 	andeq	r0, fp, r1, lsl #10
 194:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 198:	01040200 	mrseq	r0, R12_usr
 19c:	0002024a 	andeq	r0, r2, sl, asr #4
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	0065766f 	rsbeq	r7, r5, pc, ror #12
   8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   c:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  44:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  48:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  4c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  50:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  54:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  58:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  5c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  60:	5b202965 	blpl	80a5fc <memmove+0x80a5fc>
  64:	2f4d5241 	svccs	0x004d5241
  68:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  6c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  70:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  74:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  78:	6f697369 	svcvs	0x00697369
  7c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  80:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  84:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  a4:	613d7570 	teqvs	sp, r0, ror r5
  a8:	31316d72 	teqcc	r1, r2, ror sp
  ac:	7a6a3637 	bvc	1a8d990 <memmove+0x1a8d990>
  b0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b8:	613d656e 	teqvs	sp, lr, ror #10
  bc:	31316d72 	teqcc	r1, r2, ror sp
  c0:	7a6a3637 	bvc	1a8d9a4 <memmove+0x1a8d9a4>
  c4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  cc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d4:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  dc:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e4:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e8:	616d2d20 	cmnvs	sp, r0, lsr #26
  ec:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f4:	2b7a6b36 	blcs	1e9add4 <memmove+0x1e9add4>
  f8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  fc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 100:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 104:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 108:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 10c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 110:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 114:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 118:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 11c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 120:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 124:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 128:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 12c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 130:	00676e69 	rsbeq	r6, r7, r9, ror #28
 134:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 138:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 13c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 140:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 144:	6f6c2067 	svcvs	0x006c2067
 148:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 14c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 15c:	742f7372 	strtvc	r7, [pc], #-882	; 164 <.debug_str+0x164>
 160:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 164:	6f6e6e65 	svcvs	0x006e6e65
 168:	616d6c6c 	cmnvs	sp, ip, ror #24
 16c:	6f442f6e 	svcvs	0x00442f6e
 170:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 174:	2f73746e 	svccs	0x0073746e
 178:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 17c:	515f676e 	cmppl	pc, lr, ror #14
 180:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 184:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 188:	2f323230 	svccs	0x00323230
 18c:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 190:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 194:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 198:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 19c:	00697062 	rsbeq	r7, r9, r2, rrx
 1a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1a8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1ac:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1b4:	61686374 	smcvs	34356	; 0x8634
 1b8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1bc:	63007261 	movwvs	r7, #609	; 0x261
 1c0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 1c4:	6f687300 	svcvs	0x00687300
 1c8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1cc:	7000746e 	andvc	r7, r0, lr, ror #8
 1d0:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1d4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1dc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1e0:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1e8:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 1f0 <.debug_str+0x1f0>
 1ec:	2f636269 	svccs	0x00636269
 1f0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
 1f4:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
 1f8:	Address 0x00000000000001f8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memmove+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memmove+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e0802002 	add	r2, r0, r2
   4:	e1a03000 	mov	r3, r0
   8:	e1530002 	cmp	r3, r2
   c:	212fff1e 	bxcs	lr
  10:	e4c31001 	strb	r1, [r3], #1
  14:	eafffffb 	b	8 <memset+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013a 	andeq	r0, r0, sl, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000003a 	andeq	r0, r0, sl, lsr r0
  10:	0001330c 	andeq	r3, r1, ip, lsl #6
  14:	00016700 	andeq	r6, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	43070404 	movwmi	r0, #29700	; 0x7404
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01e60601 	mvneq	r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001ce05 	andeq	ip, r1, r5, lsl #28
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001dd 	ldrdeq	r0, [r0], -sp
  54:	af050804 	svcge	0x00050804
  58:	04000001 	streq	r0, [r0], #-1
  5c:	00070801 	andeq	r0, r7, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002707 	andeq	r2, r0, r7, lsl #14
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000015 	andeq	r0, r0, r5, lsl r0
  70:	50070804 	andpl	r0, r7, r4, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	bd070000 	stclt	0, cr0, [r7, #-0]
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000001c9 	andeq	r0, r0, r9, asr #3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01d80700 	bicseq	r0, r8, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	0000012c 	andeq	r0, r0, ip, lsr #2
  d0:	35070401 	strcc	r0, [r7, #-1025]	; 0xfffffbff
  d4:	00000001 	andeq	r0, r0, r1
  d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001359c 	muleq	r1, ip, r5
  e4:	705f0b00 	subsvc	r0, pc, r0, lsl #22
  e8:	14040100 	strne	r0, [r4], #-256	; 0xffffff00
  ec:	00000135 	andeq	r0, r0, r5, lsr r1
  f0:	630b5001 	movwvs	r5, #45057	; 0xb001
  f4:	1c040100 	stfnes	f0, [r4], {-0}
  f8:	00000025 	andeq	r0, r0, r5, lsr #32
  fc:	6e0c5101 	adfvse	f5, f4, f1
 100:	26040100 	strcs	r0, [r4], -r0, lsl #2
 104:	0000002c 	andeq	r0, r0, ip, lsr #32
 108:	00000004 	andeq	r0, r0, r4
 10c:	00000000 	andeq	r0, r0, r0
 110:	0100700d 	tsteq	r0, sp
 114:	01370b05 	teqeq	r7, r5, lsl #22
 118:	002d0000 	eoreq	r0, sp, r0
 11c:	00250000 	eoreq	r0, r5, r0
 120:	650d0000 	strvs	r0, [sp, #-0]
 124:	14050100 	strne	r0, [r5], #-256	; 0xffffff00
 128:	00000137 	andeq	r0, r0, r7, lsr r1
 12c:	00000065 	andeq	r0, r0, r5, rrx
 130:	00000063 	andeq	r0, r0, r3, rrx
 134:	08040e00 	stmdaeq	r4, {r9, sl, fp}
 138:	0000ad04 	andeq	sl, r0, r4, lsl #26
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memset+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memset+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memset+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memset+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memset+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3b0b3a08 	blcc	2ce8dc <memset+0x2ce8dc>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0b000f0e 	bleq	3d04 <memset+0x3d04>
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04520001 	ldrbeq	r0, [r2], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	04000000 	streq	r0, [r0], #-0
  18:	5201f300 	andpl	pc, r1, #0, 6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	00000101 	andeq	r0, r0, r1, lsl #2
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000800 	andeq	r0, r0, r0, lsl #16
  34:	50000100 	andpl	r0, r0, r0, lsl #2
  38:	00000008 	andeq	r0, r0, r8
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	10530001 	subsne	r0, r3, r1
  44:	14000000 	strne	r0, [r0], #-0
  48:	03000000 	movweq	r0, #0
  4c:	9f017300 	svcls	0x00017300
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00530001 	subseq	r0, r3, r1
	...
  64:	00000400 	andeq	r0, r0, r0, lsl #8
  68:	00001800 	andeq	r1, r0, r0, lsl #16
  6c:	52000100 	andpl	r0, r0, #0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000114 	andeq	r0, r0, r4, lsl r1
   4:	00e40003 	rsceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memset+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <memset+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <memset+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  d0:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  dc:	00020068 	andeq	r0, r2, r8, rrx
  e0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  e4:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  f0:	00020500 	andeq	r0, r2, r0, lsl #10
  f4:	15000000 	strne	r0, [r0, #-0]
  f8:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  fc:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
 100:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
 104:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
 108:	0530060a 	ldreq	r0, [r0, #-1546]!	; 0xfffff9f6
 10c:	0e054b09 	vmlaeq.f64	d4, d5, d9
 110:	022e0106 	eoreq	r0, lr, #-2147483647	; 0x80000001
 114:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  3c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  40:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  44:	20312e32 	eorscs	r2, r1, r2, lsr lr
  48:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  4c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  50:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  54:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  58:	5b202965 	blpl	80a5f4 <memset+0x80a5f4>
  5c:	2f4d5241 	svccs	0x004d5241
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  68:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  6c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  70:	6f697369 	svcvs	0x00697369
  74:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  78:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  7c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  80:	616f6c66 	cmnvs	pc, r6, ror #24
  84:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  88:	61683d69 	cmnvs	r8, r9, ror #26
  8c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  90:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  94:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  98:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  9c:	613d7570 	teqvs	sp, r0, ror r5
  a0:	31316d72 	teqcc	r1, r2, ror sp
  a4:	7a6a3637 	bvc	1a8d988 <memset+0x1a8d988>
  a8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ac:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b0:	613d656e 	teqvs	sp, lr, ror #10
  b4:	31316d72 	teqcc	r1, r2, ror sp
  b8:	7a6a3637 	bvc	1a8d99c <memset+0x1a8d99c>
  bc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  cc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  d8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  dc:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  e8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  ec:	2b7a6b36 	blcs	1e9adcc <memset+0x1e9adcc>
  f0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  f4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 100:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 104:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 108:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 10c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 110:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 114:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 118:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 11c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 120:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 124:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 128:	00676e69 	rsbeq	r6, r7, r9, ror #28
 12c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
 130:	2e007465 	cdpcs	4, 0, cr7, cr0, cr5, {3}
 134:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 138:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
 13c:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
 140:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
 144:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 158:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 164:	2f00746e 	svccs	0x0000746e
 168:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 16c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 170:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 174:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffc4 <memset+0xffffffc4>
 178:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 17c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 180:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 184:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 188:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 18c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 190:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 194:	30325f72 	eorscc	r5, r2, r2, ror pc
 198:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 19c:	30343253 	eorscc	r3, r4, r3, asr r2
 1a0:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1a4:	32327270 	eorscc	r7, r2, #112, 4
 1a8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1ac:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1bc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1c0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c8:	61686300 	cmnvs	r8, r0, lsl #6
 1cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d8:	6b747570 	blvs	1d1d7a0 <memset+0x1d1d7a0>
 1dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1e4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1ec:	61686320 	cmnvs	r8, r0, lsr #6
 1f0:	Address 0x00000000000001f0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memset+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memset+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d301c 	add	r3, sp, #28, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59f5034 	ldr	r5, [pc, #52]	; 50 <printk+0x50>
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e3a01b01 	mov	r1, #1024	; 0x400
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e5933000 	ldr	r3, [r3]
  34:	e1a00005 	mov	r0, r5
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12, 0
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16, 0
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.5311>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000019d 	muleq	r0, sp, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000063 	andeq	r0, r0, r3, rrx
  10:	00017e0c 	andeq	r7, r1, ip, lsl #28
  14:	00018e00 	andeq	r8, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005800 	andeq	r5, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	000f0200 	andeq	r0, pc, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	001e0300 	andseq	r0, lr, r0, lsl #6
  34:	04040000 	streq	r0, [r4], #-0
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	01790400 	cmneq	r9, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	5b020405 	blpl	8101c <printk+0x8101c>
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	07040700 	streq	r0, [r4, -r0, lsl #14]
  60:	00000155 	andeq	r0, r0, r5, asr r1
  64:	14060107 	strne	r0, [r6], #-263	; 0xfffffef9
  68:	07000002 	streq	r0, [r0, -r2]
  6c:	01f50502 	mvnseq	r0, r2, lsl #10
  70:	04070000 	streq	r0, [r7], #-0
  74:	00020b05 	andeq	r0, r2, r5, lsl #22
  78:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  7c:	000001d6 	ldrdeq	r0, [r0], -r6
  80:	28080107 	stmdacs	r8, {r0, r1, r2, r8}
  84:	07000000 	streq	r0, [r0, -r0]
  88:	00480702 	subeq	r0, r8, r2, lsl #14
  8c:	04070000 	streq	r0, [r7], #-0
  90:	00003607 	andeq	r3, r0, r7, lsl #12
  94:	07080700 	streq	r0, [r8, -r0, lsl #14]
  98:	00000162 	andeq	r0, r0, r2, ror #2
  9c:	00005608 	andeq	r5, r0, r8, lsl #12
  a0:	0000ab00 	andeq	sl, r0, r0, lsl #22
  a4:	00560900 	subseq	r0, r6, r0, lsl #18
  a8:	0a000000 	beq	b0 <.debug_info+0xb0>
  ac:	000001e4 	andeq	r0, r0, r4, ror #3
  b0:	b70e1c03 	strlt	r1, [lr, -r3, lsl #24]
  b4:	0b000000 	bleq	bc <.debug_info+0xbc>
  b8:	00009c04 	andeq	r9, r0, r4, lsl #24
  bc:	00560800 	subseq	r0, r6, r0, lsl #16
  c0:	00cc0000 	sbceq	r0, ip, r0
  c4:	cc090000 	stcgt	0, cr0, [r9], {-0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00d9040b 	sbcseq	r0, r9, fp, lsl #8
  d0:	01070000 	mrseq	r0, (UNDEF: 7)
  d4:	0001f008 	andeq	pc, r1, r8
  d8:	00d20c00 	sbcseq	r0, r2, r0, lsl #24
  dc:	060a0000 	streq	r0, [sl], -r0
  e0:	03000002 	movweq	r0, #2
  e4:	00ea0e21 	rsceq	r0, sl, r1, lsr #28
  e8:	040b0000 	streq	r0, [fp], #-0
  ec:	000000bd 	strheq	r0, [r0], -sp
  f0:	0001ff0d 	andeq	pc, r1, sp, lsl #30
  f4:	05060100 	streq	r0, [r6, #-256]	; 0xffffff00
  f8:	00000056 	andeq	r0, r0, r6, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000058 	andeq	r0, r0, r8, asr r0
 104:	01839c01 	orreq	r9, r3, r1, lsl #24
 108:	660e0000 	strvs	r0, [lr], -r0
 10c:	0100746d 	tsteq	r0, sp, ror #8
 110:	00cc1806 	sbceq	r1, ip, r6, lsl #16
 114:	91020000 	mrsls	r0, (UNDEF: 2)
 118:	62100f70 	andsvs	r0, r0, #112, 30	; 0x1c0
 11c:	01006675 	tsteq	r0, r5, ror r6
 120:	01831108 	orreq	r1, r3, r8, lsl #2
 124:	03050000 	movweq	r0, #20480	; 0x5000
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000011 	andeq	r0, r0, r1, lsl r0
 130:	0d090100 	stfeqs	f0, [r9, #-0]
 134:	0000004a 	andeq	r0, r0, sl, asr #32
 138:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00560d0c 	subseq	r0, r6, ip, lsl #26
 144:	00060000 	andeq	r0, r6, r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 150:	94000000 	strls	r0, [r0], #-0
 154:	76000001 	strvc	r0, [r0], -r1
 158:	14000001 	strne	r0, [r0], #-1
 15c:	75025001 	strvc	r5, [r2, #-1]
 160:	51011400 	tstpl	r1, r0, lsl #8
 164:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
 168:	03520114 	cmpeq	r2, #5
 16c:	14064891 	strne	r4, [r6], #-2193	; 0xfffff76f
 170:	91025301 	tstls	r2, r1, lsl #6
 174:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
 178:	14000000 	strne	r0, [r0], #-0
 17c:	75025001 	strvc	r5, [r2, #-1]
 180:	16000000 	strne	r0, [r0], -r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000194 	muleq	r0, r4, r1
 18c:	00005d17 	andeq	r5, r0, r7, lsl sp
 190:	0003ff00 	andeq	pc, r3, r0, lsl #30
 194:	00000518 	andeq	r0, r0, r8, lsl r5
 198:	00000500 	andeq	r0, r0, r0, lsl #10
 19c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <printk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <printk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <printk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <printk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <printk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <printk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <printk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <printk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <printk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <printk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0f000018 	svceq	0x00000018
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
  c4:	03003410 	movweq	r3, #1040	; 0x410
  c8:	3b0b3a08 	blcc	2ce8f0 <printk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0e03 	bleq	e838ec <printk+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <printk+0xe42dd0>
  e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  e4:	34120000 	ldrcc	r0, [r2], #-0
  e8:	3a080300 	bcc	200cf0 <printk+0x200cf0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f4:	1742b717 	smlaldne	fp, r2, r7, r7
  f8:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	00000111 	andeq	r0, r0, r1, lsl r1
 11c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211700 	eoreq	r1, r1, r0, lsl #14
 128:	052f1349 	streq	r1, [pc, #-841]!	; fffffde7 <printk+0xfffffde7>
 12c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 130:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 134:	030e6e19 	movweq	r6, #60953	; 0xee19
 138:	3b0b3a0e 	blcc	2ce978 <printk+0x2ce978>
 13c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00380000 	eorseq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00003850 	andeq	r3, r0, r0, asr r8
  14:	00004800 	andeq	r4, r0, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00500001 	subseq	r0, r0, r1
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000133 	andeq	r0, r0, r3, lsr r1
   4:	01010003 	tsteq	r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <printk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <printk+0xfffffe60>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <printk+0xffffff80>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  84:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  88:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffed8 <printk+0xfffffed8>
  8c:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  90:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  9c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  a0:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  a4:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  a8:	30325f72 	eorscc	r5, r2, r2, ror pc
  ac:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  b0:	30343253 	eorscc	r3, r4, r3, asr r2
  b4:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  b8:	32327270 	eorscc	r7, r2, #112, 4
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  d0:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	61647473 	smcvs	18243	; 0x4743
  dc:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  e0:	00000200 	andeq	r0, r0, r0, lsl #4
  e4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
  f0:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
  f4:	003e6e69 	eorseq	r6, lr, r9, ror #28
  f8:	76000000 	strvc	r0, [r0], -r0
  fc:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
 100:	6b746e69 	blvs	1d1baac <printk+0x1d1baac>
 104:	0100682e 	tsteq	r0, lr, lsr #16
 108:	05000000 	streq	r0, [r0, #-0]
 10c:	02050022 	andeq	r0, r5, #34, 0	; 0x22
 110:	00000000 	andeq	r0, r0, r0
 114:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
 118:	13680605 	cmnne	r8, #5242880	; 0x500000
 11c:	4b090514 	blmi	241574 <printk+0x241574>
 120:	01061205 	tsteq	r6, r5, lsl #4
 124:	bb060505 	bllt	181540 <printk+0x181540>
 128:	06660616 			; <UNDEFINED> instruction: 0x06660616
 12c:	06010534 			; <UNDEFINED> instruction: 0x06010534
 130:	08026613 	stmdaeq	r2, {r0, r1, r4, r9, sl, sp, lr}
 134:	Address 0x0000000000000134 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	5f617600 	svcpl	0x00617600
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	5f006b74 	svcpl	0x00006b74
  10:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
  14:	61765f63 	cmnvs	r6, r3, ror #30
  18:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  1c:	5f5f0074 	svcpl	0x005f0074
  20:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  24:	00747369 	rsbseq	r7, r4, r9, ror #6
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	6f6c0072 	svcvs	0x006c0072
  38:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  3c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  40:	2064656e 	rsbcs	r6, r4, lr, ror #10
  44:	00746e69 	rsbseq	r6, r4, r9, ror #28
  48:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  4c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  50:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  54:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  58:	7600746e 	strvc	r7, [r0], -lr, ror #8
  5c:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  60:	47007473 	smlsdxmi	r0, r3, r4, r7
  64:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  68:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  6c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  70:	31303220 	teqcc	r0, r0, lsr #4
  74:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  78:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  7c:	61656c65 	cmnvs	r5, r5, ror #24
  80:	20296573 	eorcs	r6, r9, r3, ror r5
  84:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  90:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  94:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  98:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  9c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  a0:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  a4:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  a8:	6f6c666d 	svcvs	0x006c666d
  ac:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  b0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  b4:	20647261 	rsbcs	r7, r4, r1, ror #4
  b8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  bc:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  c0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  c4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  c8:	316d7261 	cmncc	sp, r1, ror #4
  cc:	6a363731 	bvs	d8dd98 <printk+0xd8dd98>
  d0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  d4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  d8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  dc:	316d7261 	cmncc	sp, r1, ror #4
  e0:	6a363731 	bvs	d8ddac <printk+0xd8ddac>
  e4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  e8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  ec:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  f0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  f4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  f8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  fc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 100:	20706676 	rsbscs	r6, r0, r6, ror r6
 104:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 108:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 10c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 110:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 114:	7a6b3676 	bvc	1acdaf4 <printk+0x1acdaf4>
 118:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 11c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 120:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 124:	20626467 	rsbcs	r6, r2, r7, ror #8
 128:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 12c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 130:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 134:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 138:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 13c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 140:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 144:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 148:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 14c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 150:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 154:	736e7500 	cmnvc	lr, #0, 10
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	6f6c0074 	svcvs	0x006c0074
 164:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 170:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 174:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 178:	615f5f00 	cmpvs	pc, r0, lsl #30
 17c:	2f2e0070 	svccs	0x002e0070
 180:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 184:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
 188:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 18c:	552f0063 	strpl	r0, [pc, #-99]!	; 131 <.debug_str+0x131>
 190:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 194:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 198:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 19c:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 1a0:	2f6e616d 	svccs	0x006e616d
 1a4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 1a8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 1ac:	70532f73 	subsvc	r2, r3, r3, ror pc
 1b0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 1b4:	6175515f 	cmnvs	r5, pc, asr r1
 1b8:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 1bc:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 1c0:	53432f32 	movtpl	r2, #16178	; 0x3f32
 1c4:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 1c8:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 1cc:	2f323272 	svccs	0x00323272
 1d0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1d4:	6f6c0069 	svcvs	0x006c0069
 1d8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	5f697072 	svcpl	0x00697072
 1e8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1f4:	6f687300 	svcvs	0x00687300
 1f8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1fc:	7000746e 	andvc	r7, r0, lr, ror #8
 200:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 204:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 208:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 20c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 210:	00746e69 	rsbseq	r6, r4, r9, ror #28
 214:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 218:	63206465 			; <UNDEFINED> instruction: 0x63206465
 21c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <printk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #1
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5c280e42 	stcpl	14, cr0, [r8], #-264	; 0xfffffef8
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <printk+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000044 	andeq	r0, r0, r4, asr #32
  10:	0001d80c 	andeq	sp, r1, ip, lsl #16
  14:	00015a00 	andeq	r5, r1, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	36070403 	strcc	r0, [r7], -r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ce05 	andeq	ip, r1, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001f8 	strdeq	r0, [r0], -r8
  48:	a2050803 	andge	r0, r5, #196608	; 0x30000
  4c:	03000001 	movweq	r0, #1
  50:	00110801 	andseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003107 	andeq	r3, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001f 	andeq	r0, r0, pc, lsl r0
  64:	43070803 	movwmi	r0, #30723	; 0x7803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b0060000 	andlt	r0, r6, r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01e90600 	mvneq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000007a 	andeq	r0, r0, sl, ror r0
  c4:	05070601 	streq	r0, [r7, #-1537]	; 0xfffff9ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	01c10a00 	biceq	r0, r1, r0, lsl #20
  d0:	0b010000 	bleq	400d8 <rpi_set_putc+0x400ac>
  d4:	00002c06 	andeq	r2, r0, r6, lsl #24
  d8:	00001000 	andeq	r1, r0, r0
  dc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
  e0:	0b000000 	bleq	e8 <.debug_info+0xe8>
  e4:	01007066 	tsteq	r0, r6, rrx
  e8:	0086190b 	addeq	r1, r6, fp, lsl #18
  ec:	50010000 	andpl	r0, r1, r0
  f0:	020d0c00 	andeq	r0, sp, #0, 24
  f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  f8:	00001406 	andeq	r1, r0, r6, lsl #8
  fc:	00001800 	andeq	r1, r0, r0, lsl #16
 100:	0d9c0100 	ldfeqs	f0, [ip]
 104:	00000000 	andeq	r0, r0, r0
 108:	250c0301 	strcs	r0, [ip, #-769]	; 0xfffffcff
 10c:	00000000 	andeq	r0, r0, r0
 110:	14000000 	strne	r0, [r0], #-0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	0001409c 	muleq	r1, ip, r0
 11c:	00630e00 	rsbeq	r0, r3, r0, lsl #28
 120:	25210301 	strcs	r0, [r1, #-769]!	; 0xfffffcff
 124:	04000000 	streq	r0, [r0], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0f000000 	svceq	0x00000000
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000140 	andeq	r0, r0, r0, asr #2
 138:	02500110 	subseq	r0, r0, #4
 13c:	00000074 	andeq	r0, r0, r4, ror r0
 140:	0001ee11 	andeq	lr, r1, r1, lsl lr
 144:	0001ee00 	andeq	lr, r1, r0, lsl #28
 148:	06420200 	strbeq	r0, [r2], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_set_putc+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <rpi_set_putc+0x4d1c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_set_putc+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <rpi_set_putc+0xe82074>
  90:	0b390b3b 	bleq	e42d84 <rpi_set_putc+0xe42d58>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <rpi_set_putc+0x2ce8b4>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	97184006 	ldrls	r4, [r8, -r6]
  b0:	00001942 	andeq	r1, r0, r2, asr #18
  b4:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_set_putc+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	0300050e 	movweq	r0, #1294	; 0x50e
  d4:	3b0b3a08 	blcc	2ce8fc <rpi_set_putc+0x2ce8d0>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	0182890f 	orreq	r8, r2, pc, lsl #18
  e8:	31011101 	tstcc	r1, r1, lsl #2
  ec:	10000013 	andne	r0, r0, r3, lsl r0
  f0:	0001828a 	andeq	r8, r1, sl, lsl #5
  f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  f8:	11000018 	tstne	r0, r8, lsl r0
  fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 100:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 104:	0b3a0e03 	bleq	e83918 <rpi_set_putc+0xe838ec>
 108:	0b390b3b 	bleq	e42dfc <rpi_set_putc+0xe42dd0>
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_set_putc+0x13fffec>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000be 	strheq	r0, [r0], -lr
   4:	00800003 	addeq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_set_putc+0xffffff99>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	70000065 	andvc	r0, r0, r5, rrx
  74:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  78:	632e7261 			; <UNDEFINED> instruction: 0x632e7261
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  84:	00020068 	andeq	r0, r2, r8, rrx
  88:	24050000 	strcs	r0, [r5], #-0
  8c:	00020500 	andeq	r0, r2, r0, lsl #10
  90:	14000000 	strne	r0, [r0], #-0
  94:	26050106 	strcs	r0, [r5], -r6, lsl #2
  98:	34054a06 	strcc	r4, [r5], #-2566	; 0xfffff5fa
  9c:	0601052e 	streq	r0, [r1], -lr, lsr #10
  a0:	061b0501 	ldreq	r0, [fp], -r1, lsl #10
  a4:	1305054f 	movwne	r0, #21839	; 0x554f
  a8:	01061105 	tsteq	r6, r5, lsl #2
  ac:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  b0:	05670623 	strbeq	r0, [r7, #-1571]!	; 0xfffff9dd
  b4:	11051305 	tstne	r5, r5, lsl #6
  b8:	01050106 	tsteq	r5, r6, lsl #2
  bc:	0004024b 	andeq	r0, r4, fp, asr #4
  c0:	Address 0x00000000000000c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  10:	736e7500 	cmnvc	lr, #0, 10
  14:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  18:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  1c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  20:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  30:	6f687300 	svcvs	0x00687300
  34:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	20554e47 	subscs	r4, r5, r7, asr #28
  48:	20393943 	eorscs	r3, r9, r3, asr #18
  4c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  50:	30322031 	eorscc	r2, r2, r1, lsr r0
  54:	30313931 	eorscc	r3, r1, r1, lsr r9
  58:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  5c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  60:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  64:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  68:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  6c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  70:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  74:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  78:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  7c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  80:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  84:	205d3939 	subscs	r3, sp, r9, lsr r9
  88:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  8c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  90:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  94:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  98:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  9c:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  a0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  a4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  a8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  ac:	36373131 			; <UNDEFINED> instruction: 0x36373131
  b0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  b4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  b8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  bc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  cc:	616f6c66 	cmnvs	pc, r6, ror #24
  d0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  d4:	61683d69 	cmnvs	r8, r9, ror #26
  d8:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  dc:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  e0:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  e4:	616d2d20 	cmnvs	sp, r0, lsr #26
  e8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  ec:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  f0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  f4:	6b36766d 	blvs	d9dab0 <rpi_set_putc+0xd9da84>
  f8:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  fc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 100:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 104:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 108:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 10c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 110:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 114:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 118:	20393975 	eorscs	r3, r9, r5, ror r9
 11c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 120:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 124:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 128:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 12c:	61747365 	cmnvs	r4, r5, ror #6
 130:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 134:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 138:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 13c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 140:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 144:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 148:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 14c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 150:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 154:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 158:	552f0074 	strpl	r0, [pc, #-116]!	; ec <.debug_str+0xec>
 15c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 160:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 164:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 168:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 16c:	2f6e616d 	svccs	0x006e616d
 170:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 174:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 178:	70532f73 	subsvc	r2, r3, r3, ror pc
 17c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 180:	6175515f 	cmnvs	r5, pc, asr r1
 184:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 188:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 18c:	53432f32 	movtpl	r2, #16178	; 0x3f32
 190:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 194:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 198:	2f323272 	svccs	0x00323272
 19c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1a0:	6f6c0069 	svcvs	0x006c0069
 1a4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b0:	5f697072 	svcpl	0x00697072
 1b4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1b8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1bc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1c4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1c8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1cc:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 1d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1dc:	702f6362 	eorvc	r6, pc, r2, ror #6
 1e0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1e4:	632e7261 			; <UNDEFINED> instruction: 0x632e7261
 1e8:	74757000 	ldrbtvc	r7, [r5], #-0
 1ec:	6175006b 	cmnvs	r5, fp, rrx
 1f0:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
 1f4:	00637475 	rsbeq	r7, r3, r5, ror r4
 1f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 200:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 204:	2064656e 	rsbcs	r6, r4, lr, ror #10
 208:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 20c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 210:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 214:	705f7465 	subsvc	r7, pc, r5, ror #8
 218:	00637475 	rsbeq	r7, r3, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_set_putc+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_set_putc+0x423f8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d40000 	ldrb	r0, [r4]
   c:	e3500000 	cmp	r0, #0, 0
  10:	0a000004 	beq	28 <internal_putk+0x28>
  14:	e59f3014 	ldr	r3, [pc, #20]	; 30 <internal_putk+0x30>
  18:	e5933000 	ldr	r3, [r3]
  1c:	e12fff33 	blx	r3
  20:	e2844001 	add	r4, r4, #1, 0
  24:	eafffff7 	b	8 <internal_putk+0x8>
  28:	e3a00001 	mov	r0, #1, 0
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000041 	andeq	r0, r0, r1, asr #32
  10:	0001cd0c 	andeq	ip, r1, ip, lsl #26
  14:	00015700 	andeq	r5, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000001 	movweq	r0, #1
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001be05 	andeq	fp, r1, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001db 	ldrdeq	r0, [r0], -fp
  48:	9f050803 	svcls	0x00050803
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	40070803 	andmi	r0, r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ad060000 	stcge	0, cr0, [r6, #-0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01c80600 	biceq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ad 	andeq	r0, r0, sp, lsr #1
  c4:	05070c01 	streq	r0, [r7, #-3073]	; 0xfffff3ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00330a00 	eorseq	r0, r3, r0, lsl #20
  d0:	04010000 	streq	r0, [r1], #-0
  d4:	00002505 	andeq	r2, r0, r5, lsl #10
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00003400 	andeq	r3, r0, r0, lsl #8
  e0:	0b9c0100 	bleq	fe7004e8 <internal_putk+0xfe7004e8>
  e4:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
  e8:	00009b1f 	andeq	r9, r0, pc, lsl fp
  ec:	00000400 	andeq	r0, r0, r0, lsl #8
  f0:	00000000 	andeq	r0, r0, r0
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <internal_putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <internal_putk+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <internal_putk+0x4d1c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <internal_putk+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194296 	mulseq	r9, r6, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <internal_putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <internal_putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00000000 	andeq	r0, r0, r0
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000cb 	andeq	r0, r0, fp, asr #1
   4:	007d0003 	rsbseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <internal_putk+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	70000065 	andvc	r0, r0, r5, rrx
  74:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
  78:	00010063 	andeq	r0, r1, r3, rrx
  7c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  84:	05000000 	streq	r0, [r0, #-0]
  88:	02050022 	andeq	r0, r5, #34, 0	; 0x22
  8c:	00000000 	andeq	r0, r0, r0
  90:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  94:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  98:	0402000b 	streq	r0, [r2], #-11
  9c:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
  a8:	02040200 	andeq	r0, r4, #0, 4
  ac:	0f054b06 	svceq	0x00054b06
  b0:	02040200 	andeq	r0, r4, #0, 4
  b4:	00100565 	andseq	r0, r0, r5, ror #10
  b8:	06020402 	streq	r0, [r2], -r2, lsl #8
  bc:	04020001 	streq	r0, [r2], #-1
  c0:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
  c4:	01053206 	tsteq	r5, r6, lsl #4
  c8:	06021306 	streq	r1, [r2], -r6, lsl #6
  cc:	Address 0x00000000000000cc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  34:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  38:	5f6c616e 	svcpl	0x006c616e
  3c:	6b747570 	blvs	1d1d604 <internal_putk+0x1d1d604>
  40:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  44:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  48:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  4c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  50:	31393130 	teqcc	r9, r0, lsr r1
  54:	20353230 	eorscs	r3, r5, r0, lsr r2
  58:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  5c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  60:	415b2029 	cmpmi	fp, r9, lsr #32
  64:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  68:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  6c:	6172622d 	cmnvs	r2, sp, lsr #4
  70:	2068636e 	rsbcs	r6, r8, lr, ror #6
  74:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  78:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  7c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  80:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  84:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  88:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  8c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  90:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  94:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  98:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  9c:	20706676 	rsbscs	r6, r0, r6, ror r6
  a0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  a8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  ac:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  b0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  b8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  bc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c8:	6f6c666d 	svcvs	0x006c666d
  cc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  d0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  d4:	20647261 	rsbcs	r7, r4, r1, ror #4
  d8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  dc:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  e0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  e4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  e8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  ec:	613d6863 	teqvs	sp, r3, ror #16
  f0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  f4:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  f8:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  fc:	20626467 	rsbcs	r6, r2, r7, ror #8
 100:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 104:	4f2d2062 	svcmi	0x002d2062
 108:	4f2d2067 	svcmi	0x002d2067
 10c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 110:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 114:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 118:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 11c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 120:	20393975 	eorscs	r3, r9, r5, ror r9
 124:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 128:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 12c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 130:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 134:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 138:	2064656e 	rsbcs	r6, r4, lr, ror #10
 13c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 148:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 14c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 150:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 154:	2f00746e 	svccs	0x0000746e
 158:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 15c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 160:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 164:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffb4 <internal_putk+0xffffffb4>
 168:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 16c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 170:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 174:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 178:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 17c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 180:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 184:	30325f72 	eorscc	r5, r2, r2, ror pc
 188:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 18c:	30343253 	eorscc	r3, r4, r3, asr r2
 190:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 194:	32327270 	eorscc	r7, r2, #112, 4
 198:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 19c:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ac:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1b0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1b8:	61686300 	cmnvs	r8, r0, lsl #6
 1bc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c8:	6b747570 	blvs	1d1d790 <internal_putk+0x1d1d790>
 1cc:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 1d4 <.debug_str+0x1d4>
 1d0:	2f636269 	svccs	0x00636269
 1d4:	6b747570 	blvs	1d1d79c <internal_putk+0x1d1d79c>
 1d8:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
 1dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <internal_putk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <internal_putk+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f2020 	ldr	r2, [pc, #32]	; 28 <rpi_rand16+0x28>
   4:	e1d230b0 	ldrh	r3, [r2]
   8:	e0230123 	eor	r0, r3, r3, lsr #2
   c:	e02001a3 	eor	r0, r0, r3, lsr #3
  10:	e02002a3 	eor	r0, r0, r3, lsr #5
  14:	e2000001 	and	r0, r0, #1, 0
  18:	e1a030a3 	lsr	r3, r3, #1
  1c:	e1830780 	orr	r0, r3, r0, lsl #15
  20:	e1c200b0 	strh	r0, [r2]
  24:	e12fff1e 	bx	lr
  28:	00000000 	andeq	r0, r0, r0

0000002c <rpi_rand32>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <rpi_rand16>
  34:	e1a04800 	lsl	r4, r0, #16
  38:	ebfffffe 	bl	0 <rpi_rand16>
  3c:	e1840000 	orr	r0, r4, r0
  40:	e8bd8010 	pop	{r4, pc}

00000044 <rpi_reset>:
  44:	e59f3008 	ldr	r3, [pc, #8]	; 54 <rpi_reset+0x10>
  48:	e59f2008 	ldr	r2, [pc, #8]	; 58 <rpi_reset+0x14>
  4c:	e1c320b0 	strh	r2, [r3]
  50:	e12fff1e 	bx	lr
  54:	00000000 	andeq	r0, r0, r0
  58:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000142 	andeq	r0, r0, r2, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000042 	andeq	r0, r0, r2, asr #32
  10:	0001da0c 	andeq	sp, r1, ip, lsl #20
  14:	00017300 	andeq	r7, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4f070403 	svcmi	0x00070403
  30:	03000001 	movweq	r0, #1
  34:	02040601 	andeq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ec05 	andeq	lr, r1, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001fb 	strdeq	r0, [r0], -fp
  48:	bb050803 	bllt	142014 <rpi_reset+0x141fd0>
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002507 	andeq	r2, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000013 	andeq	r0, r0, r3, lsl r0
  64:	5c070803 	stcpl	8, cr0, [r7], {3}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001d5 	ldrdeq	r0, [r0], -r5
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01f60600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	56170801 	ldrpl	r0, [r7], -r1, lsl #16
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000003 	andeq	r0, r0, r3
  d0:	69620a00 	stmdbvs	r2!, {r9, fp}^
  d4:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  d8:	00002c11 	andeq	r2, r0, r1, lsl ip
  dc:	00380b00 	eorseq	r0, r8, r0, lsl #22
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	00004406 	andeq	r4, r0, r6, lsl #8
  e8:	00001800 	andeq	r1, r0, r0, lsl #16
  ec:	029c0100 	addseq	r0, ip, #0
  f0:	0c000001 	stceq	0, cr0, [r0], {1}
  f4:	0000014a 	andeq	r0, r0, sl, asr #2
  f8:	2c191601 	ldccs	6, cr1, [r9], {1}
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	3f0d0050 	svccc	0x000d0050
 104:	01000001 	tsteq	r0, r1
 108:	005d0f11 	subseq	r0, sp, r1, lsl pc
 10c:	002c0000 	eoreq	r0, ip, r0
 110:	00180000 	andseq	r0, r8, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	0000012f 	andeq	r0, r0, pc, lsr #2
 11c:	0000340e 	andeq	r3, r0, lr, lsl #8
 120:	00012f00 	andeq	r2, r1, r0, lsl #30
 124:	003c0e00 	eorseq	r0, ip, r0, lsl #28
 128:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 12c:	0f000000 	svceq	0x00000000
 130:	00000134 	andeq	r0, r0, r4, lsr r1
 134:	56100b01 	ldrpl	r0, [r0], -r1, lsl #22
 138:	00000000 	andeq	r0, r0, r0
 13c:	2c000000 	stccs	0, cr0, [r0], {-0}
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reset+0x2c0068>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_reset+0xec2cec>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reset+0x380c24>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2d20>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reset+0x2ce880>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050c0000 	streq	r0, [ip, #-0]
  9c:	3a0e0300 	bcc	380ca4 <rpi_reset+0x380c60>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <rpi_reset+0xe83880>
  b4:	0b390b3b 	bleq	e42da8 <rpi_reset+0xe42d64>
  b8:	13491927 	movtne	r1, #39207	; 0x9927
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	82890e00 	addhi	r0, r9, #0, 28
  cc:	01110001 	tsteq	r1, r1
  d0:	00001331 	andeq	r1, r0, r1, lsr r3
  d4:	3f002e0f 	svccc	0x00002e0f
  d8:	3a0e0319 	bcc	380d44 <rpi_reset+0x380d00>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e8:	97184006 	ldrls	r4, [r8, -r6]
  ec:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000dd 	ldrdeq	r0, [r0], -sp
   4:	00810003 	addeq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_reset+0xffffff81>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	72000065 	andvc	r0, r0, #101, 0	; 0x65
  74:	722d6970 	eorvc	r6, sp, #112, 18	; 0x1c0000
  78:	2e646e61 	cdpcs	14, 6, cr6, cr4, cr1, {3}
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  88:	05000000 	streq	r0, [r0, #-0]
  8c:	02050021 	andeq	r0, r5, #33, 0	; 0x21
  90:	00000000 	andeq	r0, r0, r0
  94:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
  98:	19051305 	stmdbne	r5, {r0, r2, r8, r9, ip}
  9c:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  a0:	2e350566 	cdpcs	5, 3, cr0, cr5, cr6, {3}
  a4:	2f060505 	svccs	0x00060505
  a8:	01062005 	tsteq	r6, r5
  ac:	052e1905 	streq	r1, [lr, #-2309]!	; 0xfffff6fb
  b0:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
  b4:	01052f06 	tsteq	r5, r6, lsl #30
  b8:	20051306 	andcs	r1, r5, r6, lsl #6
  bc:	05054c06 	streq	r4, [r5, #-3078]	; 0xfffff3fa
  c0:	060d052f 	streq	r0, [sp], -pc, lsr #10
  c4:	2e1a0501 	cfmul32cs	mvfx0, mvfx10, mvfx1
  c8:	052e2305 	streq	r2, [lr, #-773]!	; 0xfffffcfb
  cc:	1f052f01 	svcne	0x00052f01
  d0:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
  d4:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
  d8:	67010501 	strvs	r0, [r1, -r1, lsl #10]
  dc:	01000602 	tsteq	r0, r2, lsl #12
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	666c0072 			; <UNDEFINED> instruction: 0x666c0072
  10:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	5f697072 	svcpl	0x00697072
  3c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  40:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  44:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  48:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  4c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  50:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  54:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  58:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  5c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  60:	5b202965 	blpl	80a5fc <rpi_reset+0x80a5b8>
  64:	2f4d5241 	svccs	0x004d5241
  68:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  6c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  70:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  74:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  78:	6f697369 	svcvs	0x00697369
  7c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  80:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  84:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  a4:	613d7570 	teqvs	sp, r0, ror r5
  a8:	31316d72 	teqcc	r1, r2, ror sp
  ac:	7a6a3637 	bvc	1a8d990 <rpi_reset+0x1a8d94c>
  b0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b8:	613d656e 	teqvs	sp, lr, ror #10
  bc:	31316d72 	teqcc	r1, r2, ror sp
  c0:	7a6a3637 	bvc	1a8d9a4 <rpi_reset+0x1a8d960>
  c4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  cc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d4:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  dc:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e4:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e8:	616d2d20 	cmnvs	sp, r0, lsr #26
  ec:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f4:	2b7a6b36 	blcs	1e9add4 <rpi_reset+0x1e9ad90>
  f8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  fc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 100:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 104:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 108:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 10c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 110:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 114:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 118:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 11c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 120:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 124:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 128:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 12c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 130:	00676e69 	rsbeq	r6, r7, r9, ror #28
 134:	5f697072 	svcpl	0x00697072
 138:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
 13c:	72003631 	andvc	r3, r0, #51380224	; 0x3100000
 140:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
 144:	33646e61 	cmncc	r4, #1552	; 0x610
 148:	65730032 	ldrbvs	r0, [r3, #-50]!	; 0xffffffce
 14c:	75006465 	strvc	r6, [r0, #-1125]	; 0xfffffb9b
 150:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	00746e69 	rsbseq	r6, r4, r9, ror #28
 15c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 160:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 164:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 168:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 16c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 170:	2f00746e 	svccs	0x0000746e
 174:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 178:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 17c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 180:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffd0 <rpi_reset+0xffffff8c>
 184:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 188:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 18c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 190:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 194:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 198:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 19c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1a0:	30325f72 	eorscc	r5, r2, r2, ror pc
 1a4:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1a8:	30343253 	eorscc	r3, r4, r3, asr r2
 1ac:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1b0:	32327270 	eorscc	r7, r2, #112, 4
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1d4:	61686300 	cmnvs	r8, r0, lsl #6
 1d8:	2f2e0072 	svccs	0x002e0072
 1dc:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1e0:	6970722f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r9, ip, sp, lr}^
 1e4:	6e61722d 	cdpvs	2, 6, cr7, cr1, cr13, {1}
 1e8:	00632e64 	rsbeq	r2, r3, r4, ror #28
 1ec:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1f0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1f4:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1f8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 200:	00746e69 	rsbseq	r6, r4, r9, ror #28
 204:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 208:	63206465 			; <UNDEFINED> instruction: 0x63206465
 20c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reset+0x80a5ac>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000002c 	andeq	r0, r0, ip, lsr #32
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000044 	andeq	r0, r0, r4, asr #32
  44:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7e8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_reset+0x423e0>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d3014 	add	r3, sp, #20, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59d2010 	ldr	r2, [sp, #16]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12, 0
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001a3 	andeq	r0, r0, r3, lsr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000006e 	andeq	r0, r0, lr, rrx
  10:	0001600c 	andeq	r6, r1, ip
  14:	00019b00 	andeq	r9, r1, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	001a0200 	andseq	r0, sl, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00290300 	eoreq	r0, r9, r0, lsl #6
  34:	05040000 	streq	r0, [r4, #-0]
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	01960400 	orrseq	r0, r6, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	66020405 	strvs	r0, [r2], -r5, lsl #8
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	d1030000 	mrsle	r0, (UNDEF: 3)
  64:	00006917 	andeq	r6, r0, r7, lsl r9
  68:	07040700 	streq	r0, [r4, -r0, lsl #14]
  6c:	00000172 	andeq	r0, r0, r2, ror r1
  70:	1f060107 	svcne	0x00060107
  74:	07000002 	streq	r0, [r0, -r2]
  78:	02020502 	andeq	r0, r2, #8388608	; 0x800000
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00021605 	andeq	r1, r2, r5, lsl #12
  84:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  88:	000001e3 	andeq	r0, r0, r3, ror #3
  8c:	33080107 	movwcc	r0, #33031	; 0x8107
  90:	07000000 	streq	r0, [r0, -r0]
  94:	00530702 	subseq	r0, r3, r2, lsl #14
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00004107 	andeq	r4, r0, r7, lsl #2
  a0:	07080700 	streq	r0, [r8, -r0, lsl #14]
  a4:	0000017f 	andeq	r0, r0, pc, ror r1
  a8:	00005608 	andeq	r5, r0, r8, lsl #12
  ac:	0000b700 	andeq	fp, r0, r0, lsl #14
  b0:	00560900 	subseq	r0, r6, r0, lsl #18
  b4:	0a000000 	beq	bc <.debug_info+0xbc>
  b8:	000001f1 	strdeq	r0, [r0], -r1
  bc:	c30e1c04 	movwgt	r1, #60420	; 0xec04
  c0:	0b000000 	bleq	c8 <.debug_info+0xc8>
  c4:	0000a804 	andeq	sl, r0, r4, lsl #16
  c8:	00560800 	subseq	r0, r6, r0, lsl #16
  cc:	00d80000 	sbcseq	r0, r8, r0
  d0:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00e5040b 	rsceq	r0, r5, fp, lsl #8
  dc:	01070000 	mrseq	r0, (UNDEF: 7)
  e0:	0001fd08 	andeq	pc, r1, r8, lsl #26
  e4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
  e8:	110a0000 	mrsne	r0, (UNDEF: 10)
  ec:	04000002 	streq	r0, [r0], #-2
  f0:	00f60e21 	rscseq	r0, r6, r1, lsr #28
  f4:	040b0000 	streq	r0, [fp], #-0
  f8:	000000c9 	andeq	r0, r0, r9, asr #1
  fc:	0000070d 	andeq	r0, r0, sp, lsl #14
 100:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 104:	00000056 	andeq	r0, r0, r6, asr r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	01949c01 	orrseq	r9, r4, r1, lsl #24
 114:	620e0000 	andvs	r0, lr, #0, 0
 118:	01006675 	tsteq	r0, r5, ror r6
 11c:	01941405 	orrseq	r1, r4, r5, lsl #8
 120:	00040000 	andeq	r0, r4, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 12c:	20050100 	andcs	r0, r5, r0, lsl #2
 130:	0000005d 	andeq	r0, r0, sp, asr r0
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 140:	2f050100 	svccs	0x00050100
 144:	000000d8 	ldrdeq	r0, [r0], -r8
 148:	10789102 	rsbsne	r9, r8, r2, lsl #2
 14c:	00020c11 	andeq	r0, r2, r1, lsl ip
 150:	0d060100 	stfeqs	f0, [r6, #-0]
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	01007a73 	tsteq	r0, r3, ror sl
 160:	00560d08 	subseq	r0, r6, r8, lsl #26
 164:	004c0000 	subeq	r0, ip, r0
 168:	004a0000 	subeq	r0, sl, r0
 16c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 170:	9a000000 	bls	178 <.debug_info+0x178>
 174:	14000001 	strne	r0, [r0], #-1
 178:	f3035001 	vhadd.u8	d5, d3, d1
 17c:	01145001 	tsteq	r4, r1
 180:	01f30351 	mvnseq	r0, r1, asr r3
 184:	52011451 	andpl	r1, r1, #1358954496	; 0x51000000
 188:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 18c:	02530114 	subseq	r0, r3, #5
 190:	00006491 	muleq	r0, r1, r4
 194:	00de040b 	sbcseq	r0, lr, fp, lsl #8
 198:	10150000 	andsne	r0, r5, r0
 19c:	10000000 	andne	r0, r0, r0
 1a0:	06000000 	streq	r0, [r0], -r0
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <snprintk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <snprintk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <snprintk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <snprintk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <snprintk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <snprintk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <snprintk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <snprintk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <snprintk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <snprintk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a080300 	bcc	200ccc <snprintk+0x200ccc>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
  d8:	03003411 	movweq	r3, #1041	; 0x411
  dc:	3b0b3a0e 	blcc	2ce91c <snprintk+0x2ce91c>
  e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00341200 	eorseq	r1, r4, r0, lsl #4
  ec:	0b3a0803 	bleq	e82100 <snprintk+0xe82100>
  f0:	0b390b3b 	bleq	e42de4 <snprintk+0xe42de4>
  f4:	17021349 	strne	r1, [r2, -r9, asr #6]
  f8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  fc:	82891300 	addhi	r1, r9, #0, 6
 100:	01110101 	tsteq	r1, r1, lsl #2
 104:	00001331 	andeq	r1, r0, r1, lsr r3
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	3f002e15 	svccc	0x00002e15
 118:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 11c:	3a0e030e 	bcc	380d5c <snprintk+0x380d5c>
 120:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001b 	andeq	r0, r0, fp, lsl r0
   c:	1b500001 	blne	1400018 <snprintk+0x1400018>
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00001b00 	andeq	r1, r0, r0, lsl #22
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	0000001b 	andeq	r0, r0, fp, lsl r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00500001 	subseq	r0, r0, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000013b 	andeq	r0, r0, fp, lsr r1
   4:	010f0003 	tsteq	pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <snprintk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <snprintk+0xfffffe60>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <snprintk+0xffffff80>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  84:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  88:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffed8 <snprintk+0xfffffed8>
  8c:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  90:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  9c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  a0:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  a4:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  a8:	30325f72 	eorscc	r5, r2, r2, ror pc
  ac:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  b0:	30343253 	eorscc	r3, r4, r3, asr r2
  b4:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  b8:	32327270 	eorscc	r7, r2, #112, 4
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	72706e73 	rsbsvc	r6, r0, #1840	; 0x730
  d0:	6b746e69 	blvs	1d1ba7c <snprintk+0x1d1ba7c>
  d4:	0100632e 	tsteq	r0, lr, lsr #6
  d8:	74730000 	ldrbtvc	r0, [r3], #-0
  dc:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  e0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  e4:	74730000 	ldrbtvc	r0, [r3], #-0
  e8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  f0:	70720000 	rsbsvc	r0, r2, r0
  f4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  f8:	3c000003 	stccc	0, cr0, [r0], {3}
  fc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 100:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
 104:	0000003e 	andeq	r0, r0, lr, lsr r0
 108:	2d617600 	stclcs	6, cr7, [r1, #-0]
 10c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 110:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
 114:	00000100 	andeq	r0, r0, r0, lsl #2
 118:	00390500 	eorseq	r0, r9, r0, lsl #10
 11c:	00000205 	andeq	r0, r0, r5, lsl #4
 120:	06160000 	ldreq	r0, [r6], -r0
 124:	06050501 	streq	r0, [r5], -r1, lsl #10
 128:	09051367 	stmdbeq	r5, {r0, r1, r2, r5, r6, r8, r9, ip}
 12c:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 130:	06050501 	streq	r0, [r5], -r1, lsl #10
 134:	0105134b 	tsteq	r5, fp, asr #6
 138:	08021306 	stmdaeq	r2, {r1, r2, r8, r9, ip}
 13c:	Address 0x000000000000013c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
   c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  10:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  14:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  18:	5f5f006b 	svcpl	0x005f006b
  1c:	63756e67 	cmnvs	r5, #1648	; 0x670
  20:	5f61765f 	svcpl	0x0061765f
  24:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  28:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
  2c:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  30:	75007473 	strvc	r7, [r0, #-1139]	; 0xfffffb8d
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	61760074 	cmnvs	r6, r4, ror r0
  68:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  6c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  70:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  74:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  78:	20312e32 	eorscs	r2, r1, r2, lsr lr
  7c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  80:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  84:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  88:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  8c:	5b202965 	blpl	80a628 <snprintk+0x80a628>
  90:	2f4d5241 	svccs	0x004d5241
  94:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  98:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  9c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  a0:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  a4:	6f697369 	svcvs	0x00697369
  a8:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  ac:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  b0:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  b4:	616f6c66 	cmnvs	pc, r6, ror #24
  b8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  bc:	61683d69 	cmnvs	r8, r9, ror #26
  c0:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  c4:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  c8:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  cc:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  d0:	613d7570 	teqvs	sp, r0, ror r5
  d4:	31316d72 	teqcc	r1, r2, ror sp
  d8:	7a6a3637 	bvc	1a8d9bc <snprintk+0x1a8d9bc>
  dc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  e0:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  e4:	613d656e 	teqvs	sp, lr, ror #10
  e8:	31316d72 	teqcc	r1, r2, ror sp
  ec:	7a6a3637 	bvc	1a8d9d0 <snprintk+0x1a8d9d0>
  f0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  f4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  f8:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  fc:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 100:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 104:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 108:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 10c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 110:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 114:	616d2d20 	cmnvs	sp, r0, lsr #26
 118:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 11c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 120:	2b7a6b36 	blcs	1e9ae00 <snprintk+0x1e9ae00>
 124:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 128:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 12c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 130:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 134:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 138:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 13c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 140:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 144:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 148:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 14c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 150:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 154:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 158:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 15c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 160:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 164:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
 168:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
 16c:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 170:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 174:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 178:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 17c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 18c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 190:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 194:	5f5f0074 	svcpl	0x005f0074
 198:	2f007061 	svccs	0x00007061
 19c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 1a0:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 1a4:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 1a8:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffff8 <snprintk+0xfffffff8>
 1ac:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 1b0:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 1b4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1b8:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 1bc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1c0:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 1c4:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1c8:	30325f72 	eorscc	r5, r2, r2, ror pc
 1cc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1d0:	30343253 	eorscc	r3, r4, r3, asr r2
 1d4:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1d8:	32327270 	eorscc	r7, r2, #112, 4
 1dc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1e0:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1f0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1f4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1fc:	61686300 	cmnvs	r8, r0, lsl #6
 200:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 204:	2074726f 	rsbscs	r7, r4, pc, ror #4
 208:	00746e69 	rsbseq	r6, r4, r9, ror #28
 20c:	73677261 	cmnvc	r7, #268435462	; 0x10000006
 210:	74757000 	ldrbtvc	r7, [r5], #-0
 214:	6f6c006b 	svcvs	0x006c006b
 218:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 21c:	7300746e 	movwvc	r7, #1134	; 0x46e
 220:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 224:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 228:	Address 0x0000000000000228 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <snprintk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <snprintk+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1, 0
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0, 0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1, 0
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1, 0
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0, 0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000004f 	andeq	r0, r0, pc, asr #32
  10:	00003f0c 	andeq	r3, r0, ip, lsl #30
  14:	00016500 	andeq	r6, r1, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	41070403 	tstmi	r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001cc05 	andeq	ip, r1, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001db 	ldrdeq	r0, [r0], -fp
  48:	ad050803 	stcge	8, cr0, [r5, #-12]
  4c:	03000001 	movweq	r0, #1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002507 	andeq	r2, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000013 	andeq	r0, r0, r3, lsl r0
  64:	4e070803 	cdpmi	8, 0, cr0, cr7, cr3, {0}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bb060000 	bllt	180008 <strcat+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001c7 	andeq	r0, r0, r7, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d60600 	bicseq	r0, r6, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000038 	andeq	r0, r0, r8, lsr r0
  c4:	34070401 	strcc	r0, [r7], #-1025	; 0xfffffbff
  c8:	00000001 	andeq	r0, r0, r1
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001349c 	muleq	r1, ip, r4
  d8:	00000a00 	andeq	r0, r0, r0, lsl #20
  dc:	04010000 	streq	r0, [r1], #-0
  e0:	00013415 	andeq	r3, r1, r5, lsl r4
  e4:	0b500100 	bleq	14004ec <strcat+0x14004ec>
  e8:	00637273 	rsbeq	r7, r3, r3, ror r2
  ec:	9b270401 	blls	9c10f8 <strcat+0x9c10f8>
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0c000000 	stceq	0, cr0, [r0], {-0}
  fc:	01003173 	tsteq	r0, r3, ror r1
 100:	01340b05 	teqeq	r4, r5, lsl #22
 104:	002f0000 	eoreq	r0, pc, r0
 108:	00250000 	eoreq	r0, r5, r0
 10c:	730c0000 	movwvc	r0, #49152	; 0xc000
 110:	06010032 			; <UNDEFINED> instruction: 0x06010032
 114:	00009b11 	andeq	r9, r0, r1, lsl fp
 118:	00007400 	andeq	r7, r0, r0, lsl #8
 11c:	00007000 	andeq	r7, r0, r0
 120:	00630c00 	rsbeq	r0, r3, r0, lsl #24
 124:	a10a0701 	tstge	sl, r1, lsl #14
 128:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 12c:	94000000 	strls	r0, [r0], #-0
 130:	00000000 	andeq	r0, r0, r0
 134:	00a10407 	adceq	r0, r1, r7, lsl #8
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcat+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcat+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcat+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a0e 	blcc	2ce8c0 <strcat+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcat+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcat+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcat+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcat+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
  10:	34000000 	strcc	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000000 	andeq	r0, r0, r0
  30:	04000000 	streq	r0, [r0], #-0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00045000 	andeq	r5, r4, r0
  3c:	001c0000 	andseq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00001c52 	andeq	r1, r0, r2, asr ip
  48:	00002400 	andeq	r2, r0, r0, lsl #8
  4c:	53000100 	movwpl	r0, #256	; 0x100
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	01730003 	cmneq	r3, r3
  5c:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  60:	00003400 	andeq	r3, r0, r0, lsl #8
  64:	53000100 	movwpl	r0, #256	; 0x100
	...
  70:	00000003 	andeq	r0, r0, r3
  74:	00000000 	andeq	r0, r0, r0
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	24510001 	ldrbcs	r0, [r1], #-1
  80:	34000000 	strcc	r0, [r0], #-0
  84:	03000000 	movweq	r0, #0
  88:	9f7f7100 	svcls	0x007f7100
	...
  98:	00000010 	andeq	r0, r0, r0, lsl r0
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	245c0001 	ldrbcs	r0, [ip], #-1
  a4:	34000000 	strcc	r0, [r0], #-0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00005200 	andeq	r5, r0, r0, lsl #4
  b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	007f0003 	rsbseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcat+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	73000065 	movwvc	r0, #101	; 0x65
  74:	61637274 	smcvs	14116	; 0x3724
  78:	00632e74 	rsbeq	r2, r3, r4, ror lr
  7c:	72000001 	andvc	r0, r0, #1, 0
  80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  84:	00000200 	andeq	r0, r0, r0, lsl #4
  88:	002c0500 	eoreq	r0, ip, r0, lsl #10
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	05150000 	ldreq	r0, [r5, #-0]
  94:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  98:	0511060b 	ldreq	r0, [r1, #-1547]	; 0xfffff9f5
  9c:	04020005 	streq	r0, [r2], #-5
  a0:	00300601 	eorseq	r0, r0, r1, lsl #12
  a4:	15010402 	strne	r0, [r1, #-1026]	; 0xfffffbfe
  a8:	02000905 	andeq	r0, r0, #81920	; 0x14000
  ac:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
  b0:	04020010 	streq	r0, [r2], #-16
  b4:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  b8:	0402000b 	streq	r0, [r2], #-11
  bc:	02002e01 	andeq	r2, r0, #1, 28
  c0:	2f060104 	svccs	0x00060104
  c4:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  c8:	01060104 	tsteq	r6, r4, lsl #2
  cc:	08054e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, lr}
  d0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d4:	01040200 	mrseq	r0, R12_usr
  d8:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  dc:	01040200 	mrseq	r0, R12_usr
  e0:	000b0513 	andeq	r0, fp, r3, lsl r5
  e4:	06010402 	streq	r0, [r1], -r2, lsl #8
  e8:	00090501 	andeq	r0, r9, r1, lsl #10
  ec:	06010402 	streq	r0, [r1], -r2, lsl #8
  f0:	000f054b 	andeq	r0, pc, fp, asr #10
  f4:	06010402 	streq	r0, [r1], -r2, lsl #8
  f8:	000d0501 	andeq	r0, sp, r1, lsl #10
  fc:	06010402 	streq	r0, [r1], -r2, lsl #8
 100:	0005052f 	andeq	r0, r5, pc, lsr #10
 104:	06010402 	streq	r0, [r1], -r2, lsl #8
 108:	00060201 	andeq	r0, r6, r1, lsl #4
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  10:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  3c:	2e007461 	cdpcs	4, 0, cr7, cr0, cr1, {3}
  40:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  44:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  48:	74616372 	strbtvc	r6, [r1], #-882	; 0xfffffc8e
  4c:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
  50:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  54:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  58:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  5c:	31303220 	teqcc	r0, r0, lsr #4
  60:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  64:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  68:	61656c65 	cmnvs	r5, r5, ror #24
  6c:	20296573 	eorcs	r6, r9, r3, ror r5
  70:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  74:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  78:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  7c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  80:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  84:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  88:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  8c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  90:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  94:	6f6c666d 	svcvs	0x006c666d
  98:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  9c:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  a0:	20647261 	rsbcs	r7, r4, r1, ror #4
  a4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  a8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  ac:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  b0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  b4:	316d7261 	cmncc	sp, r1, ror #4
  b8:	6a363731 	bvs	d8dd84 <strcat+0xd8dd84>
  bc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  c0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  c4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  c8:	316d7261 	cmncc	sp, r1, ror #4
  cc:	6a363731 	bvs	d8dd98 <strcat+0xd8dd98>
  d0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  d4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d8:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  dc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  e0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  e4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  e8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  ec:	20706676 	rsbscs	r6, r0, r6, ror r6
  f0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  f4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  f8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  fc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 100:	7a6b3676 	bvc	1acdae0 <strcat+0x1acdae0>
 104:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 108:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 10c:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 110:	20626467 	rsbcs	r6, r2, r7, ror #8
 114:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 118:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 11c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 120:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 124:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 128:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 12c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 130:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 134:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 138:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 13c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 140:	736e7500 	cmnvc	lr, #0, 10
 144:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 148:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 14c:	6f6c0074 	svcvs	0x006c0074
 150:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 154:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 158:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 15c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 160:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 164:	73552f00 	cmpvc	r5, #0, 30
 168:	2f737265 	svccs	0x00737265
 16c:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 170:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 174:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 178:	442f6e61 	strtmi	r6, [pc], #-3681	; 180 <.debug_str+0x180>
 17c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 180:	73746e65 	cmnvc	r4, #1616	; 0x650
 184:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 188:	5f676e69 	svcpl	0x00676e69
 18c:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 190:	5f726574 	svcpl	0x00726574
 194:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 198:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 19c:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 1a0:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 1a4:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; e4 <.debug_str+0xe4>
 1a8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b0:	6f6c2067 	svcvs	0x006c2067
 1b4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1b8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1bc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1c0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1c4:	63007261 	movwvs	r7, #609	; 0x261
 1c8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1cc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1d0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1d4:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1d8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcat+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strcat+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1, 0
  14:	e3530000 	cmp	r3, #0, 0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0, 0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000004a 	andeq	r0, r0, sl, asr #32
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00016000 	andeq	r6, r1, r0
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3c070403 	cfstrscc	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	01df0601 	bicseq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c705 	andeq	ip, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d6 	ldrdeq	r0, [r0], -r6
  48:	a8050803 	stmdage	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	49070803 	stmdbmi	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b6060000 	strlt	r0, [r6], -r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001c2 	andeq	r0, r0, r2, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d10600 	bicseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	24000000 	strcs	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0000fe9c 	muleq	r0, ip, lr
  d8:	00730a00 	rsbseq	r0, r3, r0, lsl #20
  dc:	9b230401 	blls	8c10e8 <strchr+0x8c10e8>
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0a000000 	beq	f0 <.debug_info+0xf0>
  ec:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  f0:	0000252a 	andeq	r2, r0, sl, lsr #10
  f4:	00004600 	andeq	r4, r0, r0, lsl #12
  f8:	00004400 	andeq	r4, r0, r0, lsl #8
  fc:	04070000 	streq	r0, [r7], #-0
 100:	000000a1 	andeq	r0, r0, r1, lsr #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strchr+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strchr+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010101 	andeq	r0, r1, r1, lsl #2
	...
  10:	00500001 	subseq	r0, r0, r1
  14:	14000000 	strne	r0, [r0], #-0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	00002000 	andeq	r2, r0, r0
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	01f30006 	mvnseq	r0, r6
  38:	9f012350 	svcls	0x00012350
	...
  44:	00000001 	andeq	r0, r0, r1
  48:	00240000 	eoreq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b5 	strheq	r0, [r0], -r5
   4:	007f0003 	rsbseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	73000065 	movwvc	r0, #101	; 0x65
  74:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  78:	00632e72 	rsbeq	r2, r3, r2, ror lr
  7c:	72000001 	andvc	r0, r0, #1, 0
  80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  84:	00000200 	andeq	r0, r0, r0, lsl #4
  88:	002d0500 	eoreq	r0, sp, r0, lsl #10
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	05150000 	ldreq	r0, [r5, #-0]
  94:	09051305 	stmdbeq	r5, {r0, r2, r8, r9, ip}
  98:	060d0513 			; <UNDEFINED> instruction: 0x060d0513
  9c:	2e100501 	cfmul32cs	mvfx0, mvfx0, mvfx1
  a0:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
  a4:	054d060d 	strbeq	r0, [sp, #-1549]	; 0xfffff9f3
  a8:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  ac:	0c052e05 	stceq	14, cr2, [r5], {5}
  b0:	2f01054c 	svccs	0x0001054c
  b4:	01000202 	tsteq	r0, r2, lsl #4
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
   4:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  14:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  4c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  50:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  54:	20312e32 	eorscs	r2, r1, r2, lsr lr
  58:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  5c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  60:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  64:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  68:	5b202965 	blpl	80a604 <strchr+0x80a604>
  6c:	2f4d5241 	svccs	0x004d5241
  70:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  74:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  78:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  7c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  80:	6f697369 	svcvs	0x00697369
  84:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  88:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  8c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  90:	616f6c66 	cmnvs	pc, r6, ror #24
  94:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  98:	61683d69 	cmnvs	r8, r9, ror #26
  9c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  a0:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  a4:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  ac:	613d7570 	teqvs	sp, r0, ror r5
  b0:	31316d72 	teqcc	r1, r2, ror sp
  b4:	7a6a3637 	bvc	1a8d998 <strchr+0x1a8d998>
  b8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  bc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  c0:	613d656e 	teqvs	sp, lr, ror #10
  c4:	31316d72 	teqcc	r1, r2, ror sp
  c8:	7a6a3637 	bvc	1a8d9ac <strchr+0x1a8d9ac>
  cc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  d0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  d4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  dc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  e0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  ec:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  fc:	2b7a6b36 	blcs	1e9addc <strchr+0x1e9addc>
 100:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 104:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 108:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 10c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 110:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 114:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 118:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 11c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 120:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 124:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 128:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 12c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 130:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 134:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 138:	00676e69 	rsbeq	r6, r7, r9, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6f6c2067 	svcvs	0x006c2067
 150:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 164:	742f7372 	strtvc	r7, [pc], #-882	; 16c <.debug_str+0x16c>
 168:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 16c:	6f6e6e65 	svcvs	0x006e6e65
 170:	616d6c6c 	cmnvs	sp, ip, ror #24
 174:	6f442f6e 	svcvs	0x00442f6e
 178:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 17c:	2f73746e 	svccs	0x0073746e
 180:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 184:	515f676e 	cmppl	pc, lr, ror #14
 188:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 18c:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 190:	2f323230 	svccs	0x00323230
 194:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 198:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 19c:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1a0:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1a4:	00697062 	rsbeq	r7, r9, r2, rrx
 1a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ac:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1b0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1bc:	61686374 	smcvs	34356	; 0x8634
 1c0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1c4:	73007261 	movwvc	r7, #609	; 0x261
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	74757000 	ldrbtvc	r7, [r5], #-0
 1d4:	6f6c006b 	svcvs	0x006c006b
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	7300746e 	movwvc	r7, #1134	; 0x46e
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	Address 0x00000000000001e8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strchr+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0, 0
   8:	0a000004 	beq	20 <strcmp+0x20>
   c:	e5d12000 	ldrb	r2, [r1]
  10:	e1530002 	cmp	r3, r2
  14:	02800001 	addeq	r0, r0, #1, 0
  18:	02811001 	addeq	r1, r1, #1, 0
  1c:	0afffff7 	beq	0 <strcmp>
  20:	e5d10000 	ldrb	r0, [r1]
  24:	e0430000 	sub	r0, r3, r0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	0001320c 	andeq	r3, r1, ip, lsl #4
  14:	00016000 	andeq	r6, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	25070403 	strcs	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01df0601 	bicseq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c705 	andeq	ip, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d6 	ldrdeq	r0, [r0], -r6
  48:	a8050803 	stmdage	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	42070803 	andmi	r0, r7, #196608	; 0x30000
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b6060000 	strlt	r0, [r6], -r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001c2 	andeq	r0, r0, r2, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d10600 	bicseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000159 	andeq	r0, r0, r9, asr r1
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00610a9c 	mlseq	r1, ip, sl, r0
  d8:	9b180301 	blls	600ce4 <strcmp+0x600ce4>
  dc:	04000000 	streq	r0, [r0], #-0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0a000000 	beq	ec <.debug_info+0xec>
  e8:	03010062 	movweq	r0, #4194	; 0x1062
  ec:	00009b27 	andeq	r9, r0, r7, lsr #22
  f0:	00002600 	andeq	r2, r0, r0, lsl #12
  f4:	00002200 	andeq	r2, r0, r0, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcmp+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcmp+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <strcmp+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000018 	andeq	r0, r0, r8, lsl r0
   c:	18500001 	ldmdane	r0, {r0}^
  10:	24000000 	strcs	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005000 	andeq	r5, r0, r0
	...
  28:	001c0000 	andseq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001c51 	andeq	r1, r0, r1, asr ip
  34:	00002c00 	andeq	r2, r0, r0, lsl #24
  38:	51000100 	mrspl	r0, (UNDEF: 16)
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c3 	andeq	r0, r0, r3, asr #1
   4:	007f0003 	rsbseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	73000065 	movwvc	r0, #101	; 0x65
  74:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  78:	00632e70 	rsbeq	r2, r3, r0, ror lr
  7c:	72000001 	andvc	r0, r0, #1, 0
  80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  84:	00000200 	andeq	r0, r0, r0, lsl #4
  88:	002a0500 	eoreq	r0, sl, r0, lsl #10
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	05140000 	ldreq	r0, [r4, #-0]
  94:	0f051309 	svceq	0x00051309
  98:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  9c:	2e0f0501 	cfsh32cs	mvfx0, mvfx15, #1
  a0:	02001c05 	andeq	r1, r0, #1280	; 0x500
  a4:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
  a8:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  ac:	11052e01 	tstne	r5, r1, lsl #28
  b0:	16052f06 	strne	r2, [r5], -r6, lsl #30
  b4:	052e2e06 	streq	r2, [lr, #-3590]!	; 0xfffff1fa
  b8:	052f0609 	streq	r0, [pc, #-1545]!	; fffffab7 <strcmp+0xfffffab7>
  bc:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  c0:	04022f01 	streq	r2, [r2], #-3841	; 0xfffff0ff
  c4:	Address 0x00000000000000c4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  34:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  38:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  3c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  40:	31303220 	teqcc	r0, r0, lsr #4
  44:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  48:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  4c:	61656c65 	cmnvs	r5, r5, ror #24
  50:	20296573 	eorcs	r6, r9, r3, ror r5
  54:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  58:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  5c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  74:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  78:	6f6c666d 	svcvs	0x006c666d
  7c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  80:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  84:	20647261 	rsbcs	r7, r4, r1, ror #4
  88:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  8c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  90:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  94:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  98:	316d7261 	cmncc	sp, r1, ror #4
  9c:	6a363731 	bvs	d8dd68 <strcmp+0xd8dd68>
  a0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  a4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  a8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  ac:	316d7261 	cmncc	sp, r1, ror #4
  b0:	6a363731 	bvs	d8dd7c <strcmp+0xd8dd7c>
  b4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  b8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  bc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  c8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  cc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  d0:	20706676 	rsbscs	r6, r0, r6, ror r6
  d4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  d8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  dc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  e0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e4:	7a6b3676 	bvc	1acdac4 <strcmp+0x1acdac4>
  e8:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  ec:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  f0:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  f4:	20626467 	rsbcs	r6, r2, r7, ror #8
  f8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  fc:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 100:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 104:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 108:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 10c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 110:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 114:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 118:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 11c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 120:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 124:	736e7500 	cmnvc	lr, #0, 10
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	2f2e0074 	svccs	0x002e0074
 134:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 138:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 13c:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
 140:	6f6c0063 	svcvs	0x006c0063
 144:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 148:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 14c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 150:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 154:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 158:	72747300 	rsbsvc	r7, r4, #0, 6
 15c:	00706d63 	rsbseq	r6, r0, r3, ror #26
 160:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 164:	742f7372 	strtvc	r7, [pc], #-882	; 16c <.debug_str+0x16c>
 168:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 16c:	6f6e6e65 	svcvs	0x006e6e65
 170:	616d6c6c 	cmnvs	sp, ip, ror #24
 174:	6f442f6e 	svcvs	0x00442f6e
 178:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 17c:	2f73746e 	svccs	0x0073746e
 180:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 184:	515f676e 	cmppl	pc, lr, ror #14
 188:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 18c:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 190:	2f323230 	svccs	0x00323230
 194:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 198:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 19c:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1a0:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1a4:	00697062 	rsbeq	r7, r9, r2, rrx
 1a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ac:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1b0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1bc:	61686374 	smcvs	34356	; 0x8634
 1c0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1c4:	73007261 	movwvc	r7, #609	; 0x261
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	74757000 	ldrbtvc	r7, [r5], #-0
 1d4:	6f6c006b 	svcvs	0x006c006b
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	7300746e 	movwvc	r7, #1134	; 0x46e
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	Address 0x00000000000001e8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strcmp+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1, 0
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1, 0
  14:	e3520000 	cmp	r2, #0, 0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000004a 	andeq	r0, r0, sl, asr #32
  10:	00000e0c 	andeq	r0, r0, ip, lsl #28
  14:	00016000 	andeq	r6, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3c070403 	cfstrscc	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	01df0601 	bicseq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c705 	andeq	ip, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d6 	ldrdeq	r0, [r0], -r6
  48:	a8050803 	stmdage	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	49070803 	stmdbmi	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b6060000 	strlt	r0, [r6], -r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001c2 	andeq	r0, r0, r2, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d10600 	bicseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	0c070301 	stceq	3, cr0, [r7], {1}
  c8:	00000001 	andeq	r0, r0, r1
  cc:	20000000 	andcs	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00010c9c 	muleq	r1, ip, ip
  d8:	31730a00 	cmncc	r3, r0, lsl #20
  dc:	15030100 	strne	r0, [r3, #-256]	; 0xffffff00
  e0:	0000010c 	andeq	r0, r0, ip, lsl #2
  e4:	730b5001 	movwvc	r5, #45057	; 0xb001
  e8:	03010032 	movweq	r0, #4146	; 0x1032
  ec:	00009b26 	andeq	r9, r0, r6, lsr #22
  f0:	00000600 	andeq	r0, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00730c00 	rsbseq	r0, r3, r0, lsl #24
  fc:	0c140401 	cfldrseq	mvf0, [r4], {1}
 100:	37000001 	strcc	r0, [r0, -r1]
 104:	31000000 	mrscc	r0, (UNDEF: 0)
 108:	00000000 	andeq	r0, r0, r0
 10c:	00a10407 	adceq	r0, r1, r7, lsl #8
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcpy+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcpy+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcpy+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcpy+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcpy+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcpy+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00040000 	andeq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000451 	andeq	r0, r0, r1, asr r4
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000020 	andeq	r0, r0, r0, lsr #32
  24:	7f710003 	svcvc	0x00710003
  28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000200 	andeq	r0, r0, r0, lsl #4
  34:	00000000 	andeq	r0, r0, r0
  38:	04000000 	streq	r0, [r0], #-0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00045000 	andeq	r5, r4, r0
  44:	00140000 	andseq	r0, r4, r0
  48:	00010000 	andeq	r0, r1, r0
  4c:	0000145c 	andeq	r1, r0, ip, asr r4
  50:	00002000 	andeq	r2, r0, r0
  54:	7c000300 	stcvc	3, cr0, [r0], {-0}
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c1 	andeq	r0, r0, r1, asr #1
   4:	007f0003 	rsbseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	73000065 	movwvc	r0, #101	; 0x65
  74:	70637274 	rsbvc	r7, r3, r4, ror r2
  78:	00632e79 	rsbeq	r2, r3, r9, ror lr
  7c:	72000001 	andvc	r0, r0, #1, 0
  80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  84:	00000200 	andeq	r0, r0, r0, lsl #4
  88:	002a0500 	eoreq	r0, sl, r0, lsl #10
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	05140000 	ldreq	r0, [r4, #-0]
  94:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  98:	05110614 	ldreq	r0, [r1, #-1556]	; 0xfffff9ec
  9c:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
  a0:	052f0601 	streq	r0, [pc, #-1537]!	; fffffaa7 <strcpy+0xfffffaa7>
  a4:	0402000b 	streq	r0, [r2], #-11
  a8:	15050101 	strne	r0, [r5, #-257]	; 0xfffffeff
  ac:	01040200 	mrseq	r0, R12_usr
  b0:	13050106 	movwne	r0, #20742	; 0x5106
  b4:	01040200 	mrseq	r0, R12_usr
  b8:	000b054a 	andeq	r0, fp, sl, asr #10
  bc:	4a010402 	bmi	410cc <strcpy+0x410cc>
  c0:	01000602 	tsteq	r0, r2, lsl #12
  c4:	Address 0x00000000000000c4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
  18:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  1c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  20:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  4c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  50:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  54:	20312e32 	eorscs	r2, r1, r2, lsr lr
  58:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  5c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  60:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  64:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  68:	5b202965 	blpl	80a604 <strcpy+0x80a604>
  6c:	2f4d5241 	svccs	0x004d5241
  70:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  74:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  78:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  7c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  80:	6f697369 	svcvs	0x00697369
  84:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  88:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  8c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  90:	616f6c66 	cmnvs	pc, r6, ror #24
  94:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  98:	61683d69 	cmnvs	r8, r9, ror #26
  9c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  a0:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  a4:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  ac:	613d7570 	teqvs	sp, r0, ror r5
  b0:	31316d72 	teqcc	r1, r2, ror sp
  b4:	7a6a3637 	bvc	1a8d998 <strcpy+0x1a8d998>
  b8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  bc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  c0:	613d656e 	teqvs	sp, lr, ror #10
  c4:	31316d72 	teqcc	r1, r2, ror sp
  c8:	7a6a3637 	bvc	1a8d9ac <strcpy+0x1a8d9ac>
  cc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  d0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  d4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  dc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  e0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  ec:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  fc:	2b7a6b36 	blcs	1e9addc <strcpy+0x1e9addc>
 100:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 104:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 108:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 10c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 110:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 114:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 118:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 11c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 120:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 124:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 128:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 12c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 130:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 134:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 138:	00676e69 	rsbeq	r6, r7, r9, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6f6c2067 	svcvs	0x006c2067
 150:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 164:	742f7372 	strtvc	r7, [pc], #-882	; 16c <.debug_str+0x16c>
 168:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 16c:	6f6e6e65 	svcvs	0x006e6e65
 170:	616d6c6c 	cmnvs	sp, ip, ror #24
 174:	6f442f6e 	svcvs	0x00442f6e
 178:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 17c:	2f73746e 	svccs	0x0073746e
 180:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 184:	515f676e 	cmppl	pc, lr, ror #14
 188:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 18c:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 190:	2f323230 	svccs	0x00323230
 194:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 198:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 19c:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1a0:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1a4:	00697062 	rsbeq	r7, r9, r2, rrx
 1a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ac:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1b0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1bc:	61686374 	smcvs	34356	; 0x8634
 1c0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1c4:	73007261 	movwvc	r7, #609	; 0x261
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	74757000 	ldrbtvc	r7, [r5], #-0
 1d4:	6f6c006b 	svcvs	0x006c006b
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	7300746e 	movwvc	r7, #1134	; 0x46e
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	Address 0x00000000000001e8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strcpy+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0, 0
   8:	e7d23000 	ldrb	r3, [r2, r0]
   c:	e3530000 	cmp	r3, #0, 0
  10:	012fff1e 	bxeq	lr
  14:	e2800001 	add	r0, r0, #1, 0
  18:	eafffffa 	b	8 <strlen+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000105 	andeq	r0, r0, r5, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000051 	andeq	r0, r0, r1, asr r0
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00016700 	andeq	r6, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	43070404 	movwmi	r0, #29700	; 0x7404
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01e60601 	mvneq	r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001ce05 	andeq	ip, r1, r5, lsl #28
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001dd 	ldrdeq	r0, [r0], -sp
  54:	af050804 	svcge	0x00050804
  58:	04000001 	streq	r0, [r0], #-1
  5c:	000e0801 	andeq	r0, lr, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002e07 	andeq	r2, r0, r7, lsl #28
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	50070804 	andpl	r0, r7, r4, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	bd070000 	stclt	0, cr0, [r7, #-0]
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000001c9 	andeq	r0, r0, r9, asr #3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01d80700 	bicseq	r0, r8, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000007 	andeq	r0, r0, r7
  d0:	2c080301 	stccs	3, cr0, [r8], {1}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	1c000000 	stcne	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e4:	a71b0301 	ldrge	r0, [fp, -r1, lsl #6]
  e8:	04000000 	streq	r0, [r0], #-0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0c000000 	stceq	0, cr0, [r0], {-0}
  f4:	00746572 	rsbseq	r6, r4, r2, ror r5
  f8:	2c0c0401 	cfstrscs	mvf0, [ip], {1}
  fc:	26000000 	strcs	r0, [r0], -r0
 100:	22000000 	andcs	r0, r0, #0, 0
 104:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strlen+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strlen+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strlen+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <strlen+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strlen+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194297 	mulseq	r9, r7, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <strlen+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <strlen+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <strlen+0xe820b4>
  a4:	0b390b3b 	bleq	e42d98 <strlen+0xe42d98>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005200 	andeq	r5, r0, r0, lsl #4
  1c:	00000000 	andeq	r0, r0, r0
  20:	00020000 	andeq	r0, r2, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	00080000 	andeq	r0, r8, r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	00089f30 	andeq	r9, r8, r0, lsr pc
  34:	001c0000 	andseq	r0, ip, r0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000130 	andeq	r0, r0, r0, lsr r1
   4:	00e40003 	rsceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strlen+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <strlen+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <strlen+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  d0:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  dc:	00020068 	andeq	r0, r2, r8, rrx
  e0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  e4:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  e8:	00030068 	andeq	r0, r3, r8, rrx
  ec:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  f0:	00020500 	andeq	r0, r2, r0, lsl #10
  f4:	14000000 	strne	r0, [r0], #-0
  f8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  fc:	05132f06 	ldreq	r2, [r3, #-3846]	; 0xfffff0fa
 100:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 104:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 108:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 10c:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
 110:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 114:	04020005 	streq	r0, [r2], #-5
 118:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 11c:	03040200 	movweq	r0, #16896	; 0x4200
 120:	1b054b06 	blne	152d40 <strlen+0x152d40>
 124:	03040200 	movweq	r0, #16896	; 0x4200
 128:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 12c:	022e0603 	eoreq	r0, lr, #3145728	; 0x300000
 130:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
   c:	6e75006e 	cdpvs	0, 7, cr0, cr5, cr14, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  4c:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  50:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  54:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  58:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  5c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  60:	31393130 	teqcc	r9, r0, lsr r1
  64:	20353230 	eorscs	r3, r5, r0, lsr r2
  68:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  6c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  70:	415b2029 	cmpmi	fp, r9, lsr #32
  74:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  78:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  7c:	6172622d 	cmnvs	r2, sp, lsr #4
  80:	2068636e 	rsbcs	r6, r8, lr, ror #6
  84:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  88:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  8c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  90:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  9c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  ac:	20706676 	rsbscs	r6, r0, r6, ror r6
  b0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  b4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  bc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  c8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  cc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  d4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  d8:	6f6c666d 	svcvs	0x006c666d
  dc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  e0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  e4:	20647261 	rsbcs	r7, r4, r1, ror #4
  e8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  ec:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  f0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  f4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  f8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  fc:	613d6863 	teqvs	sp, r3, ror #16
 100:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 104:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 108:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 10c:	20626467 	rsbcs	r6, r2, r7, ror #8
 110:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 114:	4f2d2062 	svcmi	0x002d2062
 118:	4f2d2067 	svcmi	0x002d2067
 11c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 120:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 124:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 128:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 12c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 130:	20393975 	eorscs	r3, r9, r5, ror r9
 134:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 138:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 13c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 140:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 144:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 158:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 164:	2f00746e 	svccs	0x0000746e
 168:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 16c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 170:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 174:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffc4 <strlen+0xffffffc4>
 178:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 17c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 180:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 184:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 188:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 18c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 190:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 194:	30325f72 	eorscc	r5, r2, r2, ror pc
 198:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 19c:	30343253 	eorscc	r3, r4, r3, asr r2
 1a0:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1a4:	32327270 	eorscc	r7, r2, #112, 4
 1a8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1ac:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1bc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1c0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c8:	61686300 	cmnvs	r8, r0, lsl #6
 1cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d8:	6b747570 	blvs	1d1d7a0 <strlen+0x1d1d7a0>
 1dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1e4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1ec:	61686320 	cmnvs	r8, r0, lsr #6
 1f0:	Address 0x00000000000001f0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strlen+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strlen+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0, 0
   4:	e2422001 	sub	r2, r2, #1, 0
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014e 	andeq	r0, r0, lr, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000004b 	andeq	r0, r0, fp, asr #32
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00016100 	andeq	r6, r1, r0, lsl #2
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	3d070404 	cfstrscc	mvf0, [r7, #-16]
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01e80601 	mvneq	r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001d005 	andeq	sp, r1, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  54:	a9050804 	stmdbge	r5, {r2, fp}
  58:	04000001 	streq	r0, [r0], #-1
  5c:	00180801 	andseq	r0, r8, r1, lsl #16
  60:	5b050000 	blpl	140068 <strncmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00380702 	eorseq	r0, r8, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00002607 	andeq	r2, r0, r7, lsl #12
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0001c308 	andeq	ip, r1, r8, lsl #6
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	da080000 	ble	200008 <strncmp+0x200008>
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0001c80a 	andeq	ip, r1, sl, lsl #16
  d4:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000002c 	andeq	r0, r0, ip, lsr #32
  e4:	014b9c01 	cmpeq	fp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	00ac1904 	adceq	r1, ip, r4, lsl #18
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	00ac2a04 	adceq	r2, ip, r4, lsl #20
 108:	00290000 	eoreq	r0, r9, r0
 10c:	00250000 	eoreq	r0, r5, r0
 110:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
 114:	36040100 	strcc	r0, [r4], -r0, lsl #2
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	00000050 	andeq	r0, r0, r0, asr r0
 120:	0000004a 	andeq	r0, r0, sl, asr #32
 124:	0031730c 	eorseq	r7, r1, ip, lsl #6
 128:	4b1a0501 	blmi	681534 <strncmp+0x681534>
 12c:	83000001 	movwhi	r0, #1
 130:	7b000000 	blvc	8 <.debug_info+0x8>
 134:	0c000000 	stceq	0, cr0, [r0], {-0}
 138:	01003273 	tsteq	r0, r3, ror r2
 13c:	014b2c05 	cmpeq	fp, r5, lsl #24
 140:	00bf0000 	adcseq	r0, pc, r0
 144:	00b90000 	adcseq	r0, r9, r0
 148:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 14c:	00006204 	andeq	r6, r0, r4, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strncmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strncmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strncmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <strncmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strncmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <strncmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strncmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <strncmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <strncmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <strncmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00030300 	andeq	r0, r3, r0, lsl #6
	...
   c:	00500001 	subseq	r0, r0, r1
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	03030000 	movweq	r0, #12288	; 0x3000
	...
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	03000000 	movweq	r0, #0
  4c:	00000003 	andeq	r0, r0, r3
	...
  58:	00520001 	subseq	r0, r2, r1
  5c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00085200 	andeq	r5, r8, r0, lsl #4
  68:	002c0000 	eoreq	r0, ip, r0
  6c:	00030000 	andeq	r0, r3, r0
  70:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
  74:	00000000 	andeq	r0, r0, r0
  78:	02000000 	andeq	r0, r0, #0, 0
  7c:	00000101 	andeq	r0, r0, r1, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	0c000000 	stceq	0, cr0, [r0], {-0}
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	000c5000 	andeq	r5, ip, r0
  90:	00100000 	andseq	r0, r0, r0
  94:	00030000 	andeq	r0, r3, r0
  98:	109f0170 	addsne	r0, pc, r0, ror r1	; <UNPREDICTABLE>
  9c:	20000000 	andcs	r0, r0, r0
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	00245000 	eoreq	r5, r4, r0
  a8:	00280000 	eoreq	r0, r8, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00000050 	andeq	r0, r0, r0, asr r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	00000000 	andeq	r0, r0, r0
  c0:	10000000 	andne	r0, r0, r0
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00105100 	andseq	r5, r0, r0, lsl #2
  cc:	00140000 	andseq	r0, r4, r0
  d0:	00030000 	andeq	r0, r3, r0
  d4:	149f0171 	ldrne	r0, [pc], #369	; 8 <.debug_loc+0x8>
  d8:	2c000000 	stccs	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00005100 	andeq	r5, r0, r0, lsl #2
  e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000121 	andeq	r0, r0, r1, lsr #2
   4:	00e50003 	rsceq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strncmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	752f0065 	strvc	r0, [pc, #-101]!	; 13 <.debug_line+0x13>
  74:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb0 <strncmp+0xfffffeb0>
  78:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  7c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  80:	2f72616c 	svccs	0x0072616c
  84:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  88:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  8c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  90:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  94:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  98:	3130322d 	teqcc	r0, sp, lsr #4
  9c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  a0:	30317363 	eorscc	r7, r1, r3, ror #6
  a4:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffd0 <strncmp+0xffffffd0>
  a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  ac:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  bc:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  c0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  d0:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  d4:	00010063 	andeq	r0, r1, r3, rrx
  d8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  e0:	74730000 	ldrbtvc	r0, [r3], #-0
  e4:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  e8:	0300682e 	movweq	r6, #2094	; 0x82e
  ec:	05000000 	streq	r0, [r0, #-0]
  f0:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  f4:	00000000 	andeq	r0, r0, r0
  f8:	13050515 	movwne	r0, #21781	; 0x5515
  fc:	010a0513 	tsteq	sl, r3, lsl r5
 100:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 104:	052f0609 	streq	r0, [pc, #-1545]!	; fffffb03 <strncmp+0xfffffb03>
 108:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 10c:	0b052e13 	bleq	14b960 <strncmp+0x14b960>
 110:	060d052e 	streq	r0, [sp], -lr, lsr #10
 114:	061b054b 	ldreq	r0, [fp], -fp, asr #10
 118:	0c052e01 	stceq	14, cr2, [r5], {1}
 11c:	2f010530 	svccs	0x00010530
 120:	01000202 	tsteq	r0, r2, lsl #4
 124:	Address 0x0000000000000124 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2e00745f 	cfmvsrcs	mvf0, r7
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  14:	00632e70 	rsbeq	r2, r3, r0, ror lr
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	61686320 	cmnvs	r8, r0, lsr #6
  24:	6f6c0072 	svcvs	0x006c0072
  28:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  3c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  4c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  50:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  54:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  58:	31303220 	teqcc	r0, r0, lsr #4
  5c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  60:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  64:	61656c65 	cmnvs	r5, r5, ror #24
  68:	20296573 	eorcs	r6, r9, r3, ror r5
  6c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  70:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  74:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  78:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  7c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  80:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  84:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  88:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  8c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  90:	6f6c666d 	svcvs	0x006c666d
  94:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  98:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  9c:	20647261 	rsbcs	r7, r4, r1, ror #4
  a0:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  a4:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  a8:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  ac:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  b0:	316d7261 	cmncc	sp, r1, ror #4
  b4:	6a363731 	bvs	d8dd80 <strncmp+0xd8dd80>
  b8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  bc:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  c0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  c4:	316d7261 	cmncc	sp, r1, ror #4
  c8:	6a363731 	bvs	d8dd94 <strncmp+0xd8dd94>
  cc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  d8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  dc:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  e0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  e4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  e8:	20706676 	rsbscs	r6, r0, r6, ror r6
  ec:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  f0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  f4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  f8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  fc:	7a6b3676 	bvc	1acdadc <strncmp+0x1acdadc>
 100:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 104:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 108:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 10c:	20626467 	rsbcs	r6, r2, r7, ror #8
 110:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 114:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 118:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 11c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 120:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 124:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 128:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 12c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 130:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 134:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 138:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 13c:	736e7500 	cmnvc	lr, #0, 10
 140:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 144:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 148:	6f6c0074 	svcvs	0x006c0074
 14c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 158:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 15c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 160:	73552f00 	cmpvc	r5, #0, 30
 164:	2f737265 	svccs	0x00737265
 168:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 16c:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 170:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 174:	442f6e61 	strtmi	r6, [pc], #-3681	; 17c <.debug_str+0x17c>
 178:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 17c:	73746e65 	cmnvc	r4, #1616	; 0x650
 180:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 184:	5f676e69 	svcpl	0x00676e69
 188:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 18c:	5f726574 	svcpl	0x00726574
 190:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 194:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 198:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 19c:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 1a0:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; e0 <.debug_str+0xe0>
 1a4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ac:	6f6c2067 	svcvs	0x006c2067
 1b0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1b4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1b8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1bc:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1c0:	63007261 	movwvs	r7, #609	; 0x261
 1c4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c8:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
 1cc:	00706d63 	rsbseq	r6, r0, r3, ror #26
 1d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1d8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1dc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1ec:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1f0:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strncmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strncmp+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0, 0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	0001e40c 	andeq	lr, r1, ip, lsl #8
  14:	00014900 	andeq	r4, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	25070403 	strcs	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01d80601 	bicseq	r0, r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001b905 	andeq	fp, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001cf 	andeq	r0, r0, pc, asr #3
  48:	91050803 	tstls	r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	32070803 	andcc	r0, r7, #196608	; 0x30000
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9f060000 	svcls	0x00060000
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ab 	andeq	r0, r0, fp, lsr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ca0600 	biceq	r0, sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  c4:	25050401 	strcs	r0, [r5, #-1025]	; 0xfffffbff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	1c000000 	stcne	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001069c 	muleq	r1, ip, r6
  d8:	00680a00 	rsbeq	r0, r8, r0, lsl #20
  dc:	2c170401 	cfldrscs	mvf0, [r7], {1}
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0b000000 	bleq	f0 <.debug_info+0xf0>
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	00000106 	andeq	r0, r0, r6, lsl #2
  f4:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
  f8:	00000003 	andeq	r0, r0, r3
  fc:	51010c00 	tstpl	r1, r0, lsl #24
 100:	5001f303 	andpl	pc, r1, r3, lsl #6
 104:	c30d0000 	movwgt	r0, #53248	; 0xd000
 108:	c3000001 	movwgt	r0, #1
 10c:	02000001 	andeq	r0, r0, #1, 0
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_hex+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_hex+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <uart_hex+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <uart_hex+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0001828a 	andeq	r8, r1, sl, lsl #5
  a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  b0:	0b3a0e03 	bleq	e838c4 <uart_hex+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <uart_hex+0xe42da8>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000c0000 	andeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000c50 	andeq	r0, r0, r0, asr ip
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a4 	andeq	r0, r0, r4, lsr #1
   4:	00810003 	addeq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <uart_hex+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
  2c:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
  30:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
  34:	2f6e616d 	svccs	0x006e616d
  38:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  3c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  40:	70532f73 	subsvc	r2, r3, r3, ror pc
  44:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
  48:	6175515f 	cmnvs	r5, pc, asr r1
  4c:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
  50:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
  54:	53432f32 	movtpl	r2, #16178	; 0x3f32
  58:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  5c:	70732d58 	rsbsvc	r2, r3, r8, asr sp
  60:	2f323272 	svccs	0x00323272
  64:	7062696c 	rsbvc	r6, r2, ip, ror #18
  68:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  6c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  70:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  74:	2d747261 	lfmcs	f7, 2, [r4, #-388]!	; 0xfffffe7c
  78:	2e786568 	cdpcs	5, 7, cr6, cr8, cr8, {3}
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  88:	05000000 	streq	r0, [r0, #-0]
  8c:	0205001a 	andeq	r0, r5, #26, 0
  90:	00000000 	andeq	r0, r0, r0
  94:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  98:	064b0605 	strbeq	r0, [fp], -r5, lsl #12
  9c:	052f062e 	streq	r0, [pc, #-1582]!	; fffffa76 <uart_hex+0xfffffa76>
  a0:	02130601 	andseq	r0, r3, #1048576	; 0x100000
  a4:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  34:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  38:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  3c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  40:	31303220 	teqcc	r0, r0, lsr #4
  44:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  48:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  4c:	61656c65 	cmnvs	r5, r5, ror #24
  50:	20296573 	eorcs	r6, r9, r3, ror r5
  54:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  58:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  5c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  74:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  78:	6f6c666d 	svcvs	0x006c666d
  7c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  80:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  84:	20647261 	rsbcs	r7, r4, r1, ror #4
  88:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  8c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  90:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  94:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  98:	316d7261 	cmncc	sp, r1, ror #4
  9c:	6a363731 	bvs	d8dd68 <uart_hex+0xd8dd68>
  a0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  a4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  a8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  ac:	316d7261 	cmncc	sp, r1, ror #4
  b0:	6a363731 	bvs	d8dd7c <uart_hex+0xd8dd7c>
  b4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  b8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  bc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  c8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  cc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  d0:	20706676 	rsbscs	r6, r0, r6, ror r6
  d4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  d8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  dc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  e0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e4:	7a6b3676 	bvc	1acdac4 <uart_hex+0x1acdac4>
  e8:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  ec:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  f0:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  f4:	20626467 	rsbcs	r6, r2, r7, ror #8
  f8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  fc:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 100:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 104:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 108:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 10c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 110:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 114:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 118:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 11c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 120:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 124:	736e7500 	cmnvc	lr, #0, 10
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	6f6c0074 	svcvs	0x006c0074
 134:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 138:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	73552f00 	cmpvc	r5, #0, 30
 14c:	2f737265 	svccs	0x00737265
 150:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 154:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 158:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 15c:	442f6e61 	strtmi	r6, [pc], #-3681	; 164 <.debug_str+0x164>
 160:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 164:	73746e65 	cmnvc	r4, #1616	; 0x650
 168:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 16c:	5f676e69 	svcpl	0x00676e69
 170:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 174:	5f726574 	svcpl	0x00726574
 178:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 17c:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 180:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 184:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 188:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; c8 <.debug_str+0xc8>
 18c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 190:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 194:	6f6c2067 	svcvs	0x006c2067
 198:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 19c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1a8:	63007261 	movwvs	r7, #609	; 0x261
 1ac:	00726168 	rsbseq	r6, r2, r8, ror #2
 1b0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1b4:	7865685f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
 1b8:	6f687300 	svcvs	0x00687300
 1bc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1c0:	7000746e 	andvc	r7, r0, lr, ror #8
 1c4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1c8:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 1cc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1dc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1e0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1e4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1e8:	752f6362 	strvc	r6, [pc, #-866]!	; fffffe8e <uart_hex+0xfffffe8e>
 1ec:	2d747261 	lfmcs	f7, 2, [r4, #-388]!	; 0xfffffe7c
 1f0:	2e786568 	cdpcs	5, 7, cr6, cr8, cr8, {3}
 1f4:	Address 0x00000000000001f4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_hex+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <uart_hex+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48, 0	; 0x30
   4:	e3500009 	cmp	r0, #9, 0
   8:	83a00000 	movhi	r0, #0, 0
   c:	93a00001 	movls	r0, #1, 0
  10:	e12fff1e 	bx	lr

00000014 <pad>:
  14:	e0401001 	sub	r1, r0, r1
  18:	e1510002 	cmp	r1, r2
  1c:	b3a03020 	movlt	r3, #32, 0
  20:	b4c03001 	strblt	r3, [r0], #1
  24:	b2811001 	addlt	r1, r1, #1, 0
  28:	bafffffa 	blt	18 <pad+0x4>
  2c:	e3a03000 	mov	r3, #0, 0
  30:	e5c03000 	strb	r3, [r0]
  34:	e12fff1e 	bx	lr

00000038 <reverse>:
  38:	e042c003 	sub	ip, r2, r3
  3c:	e28cc001 	add	ip, ip, #1, 0
  40:	e15c0001 	cmp	ip, r1
  44:	c04cc001 	subgt	ip, ip, r1
  48:	c083300c 	addgt	r3, r3, ip
  4c:	e2421001 	sub	r1, r2, #1, 0
  50:	e1a02000 	mov	r2, r0
  54:	e1510003 	cmp	r1, r3
  58:	2451c001 	ldrbcs	ip, [r1], #-1
  5c:	24c2c001 	strbcs	ip, [r2], #1
  60:	2afffffb 	bcs	54 <reverse+0x1c>
  64:	e3a03000 	mov	r3, #0, 0
  68:	e5c23000 	strb	r3, [r2]
  6c:	e12fff1e 	bx	lr

00000070 <trunc>:
  70:	eefd7bc0 	vcvt.s32.f64	s15, d0
  74:	ee170a90 	vmov	r0, s15
  78:	e12fff1e 	bx	lr

0000007c <fp_get_frac>:
  7c:	e92d4010 	push	{r4, lr}
  80:	eeb50bc0 	vcmpe.f64	d0, #0.0
  84:	eef1fa10 	vmrs	APSR_nzcv, fpscr
  88:	4a00000b 	bmi	bc <fp_get_frac+0x40>
  8c:	ed9f7b0d 	vldr	d7, [pc, #52]	; c8 <fp_get_frac+0x4c>
  90:	ee200b07 	vmul.f64	d0, d0, d7
  94:	ebfffff5 	bl	70 <trunc>
  98:	e59f3030 	ldr	r3, [pc, #48]	; d0 <fp_get_frac+0x54>
  9c:	e0c23093 	smull	r3, r2, r3, r0
  a0:	e1a03fc0 	asr	r3, r0, #31
  a4:	e0633642 	rsb	r3, r3, r2, asr #12
  a8:	e0632283 	rsb	r2, r3, r3, lsl #5
  ac:	e0833102 	add	r3, r3, r2, lsl #2
  b0:	e0833103 	add	r3, r3, r3, lsl #2
  b4:	e0400203 	sub	r0, r0, r3, lsl #4
  b8:	e8bd8010 	pop	{r4, pc}
  bc:	eeb10b40 	vneg.f64	d0, d0
  c0:	eafffff1 	b	8c <fp_get_frac+0x10>
  c4:	e320f000 	nop	{0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	40c38800 	sbcmi	r8, r3, r0, lsl #16
  d0:	68db8bad 	ldmvs	fp, {r0, r2, r3, r5, r7, r8, r9, fp, pc}^

000000d4 <fp_get_integral>:
  d4:	e92d4010 	push	{r4, lr}
  d8:	ebffffe4 	bl	70 <trunc>
  dc:	e8bd8010 	pop	{r4, pc}

000000e0 <emit>:
  e0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  e4:	e24dd04c 	sub	sp, sp, #76, 0	; 0x4c
  e8:	e1a05001 	mov	r5, r1
  ec:	e1a04002 	mov	r4, r2
  f0:	e59d2060 	ldr	r2, [sp, #96]	; 0x60
  f4:	e1520004 	cmp	r2, r4
  f8:	c2442001 	subgt	r2, r4, #1, 0
  fc:	e1a0c003 	mov	ip, r3
 100:	e2400002 	sub	r0, r0, #2, 0
 104:	e350000e 	cmp	r0, #14, 0
 108:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
 10c:	ea000050 	b	254 <emit+0x174>
 110:	0000022c 	andeq	r0, r0, ip, lsr #4
 114:	00000254 	andeq	r0, r0, r4, asr r2
 118:	00000254 	andeq	r0, r0, r4, asr r2
 11c:	00000254 	andeq	r0, r0, r4, asr r2
 120:	00000254 	andeq	r0, r0, r4, asr r2
 124:	00000254 	andeq	r0, r0, r4, asr r2
 128:	00000220 	andeq	r0, r0, r0, lsr #4
 12c:	00000254 	andeq	r0, r0, r4, asr r2
 130:	0000014c 	andeq	r0, r0, ip, asr #2
 134:	00000254 	andeq	r0, r0, r4, asr r2
 138:	00000254 	andeq	r0, r0, r4, asr r2
 13c:	00000254 	andeq	r0, r0, r4, asr r2
 140:	00000254 	andeq	r0, r0, r4, asr r2
 144:	00000254 	andeq	r0, r0, r4, asr r2
 148:	000001c4 	andeq	r0, r0, r4, asr #3
 14c:	e59d1064 	ldr	r1, [sp, #100]	; 0x64
 150:	e2511000 	subs	r1, r1, #0, 0
 154:	13a01001 	movne	r1, #1, 0
 158:	e0111fa3 	ands	r1, r1, r3, lsr #31
 15c:	0a000016 	beq	1bc <emit+0xdc>
 160:	e263c000 	rsb	ip, r3, #0, 0
 164:	e3a06001 	mov	r6, #1, 0
 168:	e28d0008 	add	r0, sp, #8, 0
 16c:	e59f3100 	ldr	r3, [pc, #256]	; 274 <emit+0x194>
 170:	e0831c93 	umull	r1, r3, r3, ip
 174:	e1a031a3 	lsr	r3, r3, #3
 178:	e1a0e003 	mov	lr, r3
 17c:	e0833103 	add	r3, r3, r3, lsl #2
 180:	e04c3083 	sub	r3, ip, r3, lsl #1
 184:	e1a01000 	mov	r1, r0
 188:	e2800001 	add	r0, r0, #1, 0
 18c:	e59f70e4 	ldr	r7, [pc, #228]	; 278 <emit+0x198>
 190:	e7d73003 	ldrb	r3, [r7, r3]
 194:	e5c13000 	strb	r3, [r1]
 198:	e1a0300c 	mov	r3, ip
 19c:	e1a0c00e 	mov	ip, lr
 1a0:	e3530009 	cmp	r3, #9, 0
 1a4:	8afffff0 	bhi	16c <emit+0x8c>
 1a8:	e3560000 	cmp	r6, #0, 0
 1ac:	13a0302d 	movne	r3, #45, 0	; 0x2d
 1b0:	15c03000 	strbne	r3, [r0]
 1b4:	12810002 	addne	r0, r1, #2, 0
 1b8:	ea00000f 	b	1fc <emit+0x11c>
 1bc:	e3a06000 	mov	r6, #0, 0
 1c0:	eaffffe8 	b	168 <emit+0x88>
 1c4:	e28d1008 	add	r1, sp, #8, 0
 1c8:	e20c000f 	and	r0, ip, #15, 0
 1cc:	e59fe0a8 	ldr	lr, [pc, #168]	; 27c <emit+0x19c>
 1d0:	e7de0000 	ldrb	r0, [lr, r0]
 1d4:	e5c10000 	strb	r0, [r1]
 1d8:	e2811001 	add	r1, r1, #1, 0
 1dc:	e35c000f 	cmp	ip, #15, 0
 1e0:	e1a0c22c 	lsr	ip, ip, #4
 1e4:	8afffff7 	bhi	1c8 <emit+0xe8>
 1e8:	e1a00001 	mov	r0, r1
 1ec:	e3a03078 	mov	r3, #120, 0	; 0x78
 1f0:	e4c03002 	strb	r3, [r0], #2
 1f4:	e3a03030 	mov	r3, #48, 0	; 0x30
 1f8:	e5c13001 	strb	r3, [r1, #1]
 1fc:	e28d1008 	add	r1, sp, #8, 0
 200:	ebffff83 	bl	14 <pad>
 204:	e1a02000 	mov	r2, r0
 208:	e28d3008 	add	r3, sp, #8, 0
 20c:	e1a01004 	mov	r1, r4
 210:	e1a00005 	mov	r0, r5
 214:	ebffff87 	bl	38 <reverse>
 218:	e28dd04c 	add	sp, sp, #76, 0	; 0x4c
 21c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 220:	e5cd3008 	strb	r3, [sp, #8]
 224:	e28d0009 	add	r0, sp, #9, 0
 228:	eafffff3 	b	1fc <emit+0x11c>
 22c:	e28d0008 	add	r0, sp, #8, 0
 230:	e20c1001 	and	r1, ip, #1, 0
 234:	e59fe044 	ldr	lr, [pc, #68]	; 280 <emit+0x1a0>
 238:	e7de1001 	ldrb	r1, [lr, r1]
 23c:	e5c01000 	strb	r1, [r0]
 240:	e2800001 	add	r0, r0, #1, 0
 244:	e35c0001 	cmp	ip, #1, 0
 248:	e1a0c0ac 	lsr	ip, ip, #1
 24c:	8afffff7 	bhi	230 <emit+0x150>
 250:	eaffffe9 	b	1fc <emit+0x11c>
 254:	e59f3028 	ldr	r3, [pc, #40]	; 284 <emit+0x1a4>
 258:	e58d3000 	str	r3, [sp]
 25c:	e3a03079 	mov	r3, #121, 0	; 0x79
 260:	e59f2020 	ldr	r2, [pc, #32]	; 288 <emit+0x1a8>
 264:	e59f1020 	ldr	r1, [pc, #32]	; 28c <emit+0x1ac>
 268:	e59f0020 	ldr	r0, [pc, #32]	; 290 <emit+0x1b0>
 26c:	ebfffffe 	bl	0 <printk>
 270:	ebfffffe 	bl	0 <clean_reboot>
 274:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 278:	0000002c 	andeq	r0, r0, ip, lsr #32
 27c:	00000038 	andeq	r0, r0, r8, lsr r0
 280:	0000004c 	andeq	r0, r0, ip, asr #32
 284:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 290:	00000014 	andeq	r0, r0, r4, lsl r0

00000294 <rpi_set_output>:
 294:	e3500000 	cmp	r0, #0, 0
 298:	0a000006 	beq	2b8 <rpi_set_output+0x24>
 29c:	e59f303c 	ldr	r3, [pc, #60]	; 2e0 <rpi_set_output+0x4c>
 2a0:	e5830000 	str	r0, [r3]
 2a4:	e3510000 	cmp	r1, #0, 0
 2a8:	012fff1e 	bxeq	lr
 2ac:	e59f3030 	ldr	r3, [pc, #48]	; 2e4 <rpi_set_output+0x50>
 2b0:	e5831000 	str	r1, [r3]
 2b4:	e12fff1e 	bx	lr
 2b8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 2bc:	e24dd00c 	sub	sp, sp, #12, 0
 2c0:	e59f3020 	ldr	r3, [pc, #32]	; 2e8 <rpi_set_output+0x54>
 2c4:	e58d3000 	str	r3, [sp]
 2c8:	e3a03020 	mov	r3, #32, 0
 2cc:	e59f2018 	ldr	r2, [pc, #24]	; 2ec <rpi_set_output+0x58>
 2d0:	e59f1018 	ldr	r1, [pc, #24]	; 2f0 <rpi_set_output+0x5c>
 2d4:	e59f0018 	ldr	r0, [pc, #24]	; 2f4 <rpi_set_output+0x60>
 2d8:	ebfffffe 	bl	0 <printk>
 2dc:	ebfffffe 	bl	0 <clean_reboot>
	...
 2e8:	00000050 	andeq	r0, r0, r0, asr r0
 2ec:	00000008 	andeq	r0, r0, r8
 2f0:	00000000 	andeq	r0, r0, r0
 2f4:	00000014 	andeq	r0, r0, r4, lsl r0

000002f8 <__emit_float>:
 2f8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 2fc:	ed2d8b02 	vpush	{d8}
 300:	e24dd088 	sub	sp, sp, #136, 0	; 0x88
 304:	e1a06000 	mov	r6, r0
 308:	eeb08b40 	vmov.f64	d8, d0
 30c:	e1a08001 	mov	r8, r1
 310:	eeb50bc0 	vcmpe.f64	d0, #0.0
 314:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 318:	4a00001f 	bmi	39c <__emit_float+0xa4>
 31c:	e1a05000 	mov	r5, r0
 320:	e3a04000 	mov	r4, #0, 0
 324:	e5c54000 	strb	r4, [r5]
 328:	eeb00b48 	vmov.f64	d0, d8
 32c:	ebffff52 	bl	7c <fp_get_frac>
 330:	e1a07000 	mov	r7, r0
 334:	eeb00b48 	vmov.f64	d0, d8
 338:	ebffff65 	bl	d4 <fp_get_integral>
 33c:	e1a03000 	mov	r3, r0
 340:	e3a02001 	mov	r2, #1, 0
 344:	e58d2004 	str	r2, [sp, #4]
 348:	e58d8000 	str	r8, [sp]
 34c:	e3a02080 	mov	r2, #128, 0	; 0x80
 350:	e28d1008 	add	r1, sp, #8, 0
 354:	e3a0000a 	mov	r0, #10, 0
 358:	ebffff60 	bl	e0 <emit>
 35c:	e28d1008 	add	r1, sp, #8, 0
 360:	e1a00005 	mov	r0, r5
 364:	ebfffffe 	bl	0 <strcat>
 368:	e59f108c 	ldr	r1, [pc, #140]	; 3fc <__emit_float+0x104>
 36c:	e1a00005 	mov	r0, r5
 370:	ebfffffe 	bl	0 <strcat>
 374:	e58d4004 	str	r4, [sp, #4]
 378:	e3a03004 	mov	r3, #4, 0
 37c:	e58d3000 	str	r3, [sp]
 380:	e1a03007 	mov	r3, r7
 384:	e3a02080 	mov	r2, #128, 0	; 0x80
 388:	e28d1008 	add	r1, sp, #8, 0
 38c:	e3a0000a 	mov	r0, #10, 0
 390:	ebffff52 	bl	e0 <emit>
 394:	e1a03004 	mov	r3, r4
 398:	ea000005 	b	3b4 <__emit_float+0xbc>
 39c:	e1a05000 	mov	r5, r0
 3a0:	e3a0302d 	mov	r3, #45, 0	; 0x2d
 3a4:	e4c53001 	strb	r3, [r5], #1
 3a8:	eeb18b40 	vneg.f64	d8, d0
 3ac:	eaffffdb 	b	320 <__emit_float+0x28>
 3b0:	e2833001 	add	r3, r3, #1, 0
 3b4:	e3530003 	cmp	r3, #3, 0
 3b8:	8a000008 	bhi	3e0 <__emit_float+0xe8>
 3bc:	e28d2088 	add	r2, sp, #136, 0	; 0x88
 3c0:	e0822003 	add	r2, r2, r3
 3c4:	e5522080 	ldrb	r2, [r2, #-128]	; 0xffffff80
 3c8:	e3520020 	cmp	r2, #32, 0
 3cc:	03a01030 	moveq	r1, #48, 0	; 0x30
 3d0:	028d2088 	addeq	r2, sp, #136, 0	; 0x88
 3d4:	00822003 	addeq	r2, r2, r3
 3d8:	05421080 	strbeq	r1, [r2, #-128]	; 0xffffff80
 3dc:	eafffff3 	b	3b0 <__emit_float+0xb8>
 3e0:	e28d1008 	add	r1, sp, #8, 0
 3e4:	e1a00005 	mov	r0, r5
 3e8:	ebfffffe 	bl	0 <strcat>
 3ec:	e1a00006 	mov	r0, r6
 3f0:	e28dd088 	add	sp, sp, #136, 0	; 0x88
 3f4:	ecbd8b02 	vpop	{d8}
 3f8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 3fc:	00000058 	andeq	r0, r0, r8, asr r0

00000400 <va_printk>:
 400:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 404:	e24ddf45 	sub	sp, sp, #276	; 0x114
 408:	e1a09000 	mov	r9, r0
 40c:	e58d2008 	str	r2, [sp, #8]
 410:	e58d300c 	str	r3, [sp, #12]
 414:	e2411001 	sub	r1, r1, #1, 0
 418:	e0808001 	add	r8, r0, r1
 41c:	e3a03000 	mov	r3, #0, 0
 420:	e5c03000 	strb	r3, [r0]
 424:	e1a04000 	mov	r4, r0
 428:	e1a06002 	mov	r6, r2
 42c:	ea000001 	b	438 <va_printk+0x38>
 430:	e2866001 	add	r6, r6, #1, 0
 434:	e4c43001 	strb	r3, [r4], #1
 438:	e5d63000 	ldrb	r3, [r6]
 43c:	e3530000 	cmp	r3, #0, 0
 440:	0a00010d 	beq	87c <va_printk+0x47c>
 444:	e1540008 	cmp	r4, r8
 448:	2a00010b 	bcs	87c <va_printk+0x47c>
 44c:	e3530025 	cmp	r3, #37, 0	; 0x25
 450:	1afffff6 	bne	430 <va_printk+0x30>
 454:	e5d62001 	ldrb	r2, [r6, #1]
 458:	e3520025 	cmp	r2, #37, 0	; 0x25
 45c:	04c43001 	strbeq	r3, [r4], #1
 460:	02866002 	addeq	r6, r6, #2, 0
 464:	0afffff3 	beq	438 <va_printk+0x38>
 468:	e2866001 	add	r6, r6, #1, 0
 46c:	e3a05000 	mov	r5, #0, 0
 470:	e5d67000 	ldrb	r7, [r6]
 474:	e1a0a007 	mov	sl, r7
 478:	e1a00007 	mov	r0, r7
 47c:	ebfffedf 	bl	0 <isdigit>
 480:	e3500000 	cmp	r0, #0, 0
 484:	0a000004 	beq	49c <va_printk+0x9c>
 488:	e0855105 	add	r5, r5, r5, lsl #2
 48c:	e0875085 	add	r5, r7, r5, lsl #1
 490:	e2455030 	sub	r5, r5, #48, 0	; 0x30
 494:	e2866001 	add	r6, r6, #1, 0
 498:	eafffff4 	b	470 <va_printk+0x70>
 49c:	e355001f 	cmp	r5, #31, 0
 4a0:	8a00001a 	bhi	510 <va_printk+0x110>
 4a4:	e2477062 	sub	r7, r7, #98, 0	; 0x62
 4a8:	e3570016 	cmp	r7, #22, 0
 4ac:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 4b0:	ea0000d9 	b	81c <va_printk+0x41c>
 4b4:	000007a0 	andeq	r0, r0, r0, lsr #15
 4b8:	000007e8 	andeq	r0, r0, r8, ror #15
 4bc:	00000704 	andeq	r0, r0, r4, lsl #14
 4c0:	0000081c 	andeq	r0, r0, ip, lsl r8
 4c4:	000006d4 	ldrdeq	r0, [r0], -r4
 4c8:	0000081c 	andeq	r0, r0, ip, lsl r8
 4cc:	0000081c 	andeq	r0, r0, ip, lsl r8
 4d0:	0000081c 	andeq	r0, r0, ip, lsl r8
 4d4:	0000081c 	andeq	r0, r0, ip, lsl r8
 4d8:	0000081c 	andeq	r0, r0, ip, lsl r8
 4dc:	00000530 	andeq	r0, r0, r0, lsr r5
 4e0:	0000081c 	andeq	r0, r0, ip, lsl r8
 4e4:	0000081c 	andeq	r0, r0, ip, lsl r8
 4e8:	0000081c 	andeq	r0, r0, ip, lsl r8
 4ec:	0000076c 	andeq	r0, r0, ip, ror #14
 4f0:	0000081c 	andeq	r0, r0, ip, lsl r8
 4f4:	0000081c 	andeq	r0, r0, ip, lsl r8
 4f8:	000007d4 	ldrdeq	r0, [r0], -r4
 4fc:	0000081c 	andeq	r0, r0, ip, lsl r8
 500:	00000738 	andeq	r0, r0, r8, lsr r7
 504:	0000081c 	andeq	r0, r0, ip, lsl r8
 508:	0000081c 	andeq	r0, r0, ip, lsl r8
 50c:	0000076c 	andeq	r0, r0, ip, ror #14
 510:	e59f3378 	ldr	r3, [pc, #888]	; 890 <va_printk+0x490>
 514:	e58d3000 	str	r3, [sp]
 518:	e3a03098 	mov	r3, #152, 0	; 0x98
 51c:	e59f2370 	ldr	r2, [pc, #880]	; 894 <va_printk+0x494>
 520:	e59f1370 	ldr	r1, [pc, #880]	; 898 <va_printk+0x498>
 524:	e59f0370 	ldr	r0, [pc, #880]	; 89c <va_printk+0x49c>
 528:	ebfffffe 	bl	0 <printk>
 52c:	ebfffffe 	bl	0 <clean_reboot>
 530:	e3a02003 	mov	r2, #3, 0
 534:	e59f1364 	ldr	r1, [pc, #868]	; 8a0 <va_printk+0x4a0>
 538:	e1a00006 	mov	r0, r6
 53c:	ebfffffe 	bl	0 <strncmp>
 540:	e3500000 	cmp	r0, #0, 0
 544:	0a000005 	beq	560 <va_printk+0x160>
 548:	e3a02003 	mov	r2, #3, 0
 54c:	e59f1350 	ldr	r1, [pc, #848]	; 8a4 <va_printk+0x4a4>
 550:	e1a00006 	mov	r0, r6
 554:	ebfffffe 	bl	0 <strncmp>
 558:	e3500000 	cmp	r0, #0, 0
 55c:	1a000033 	bne	630 <va_printk+0x230>
 560:	e286b002 	add	fp, r6, #2, 0
 564:	e59d300c 	ldr	r3, [sp, #12]
 568:	e2833007 	add	r3, r3, #7, 0
 56c:	e3c33007 	bic	r3, r3, #7, 0
 570:	e2832008 	add	r2, r3, #8, 0
 574:	e58d200c 	str	r2, [sp, #12]
 578:	e593a000 	ldr	sl, [r3]
 57c:	e5937004 	ldr	r7, [r3, #4]
 580:	e1a01007 	mov	r1, r7
 584:	e59f031c 	ldr	r0, [pc, #796]	; 8a8 <va_printk+0x4a8>
 588:	ebfffffe 	bl	0 <printk>
 58c:	e1a0100a 	mov	r1, sl
 590:	e59f0314 	ldr	r0, [pc, #788]	; 8ac <va_printk+0x4ac>
 594:	ebfffffe 	bl	0 <printk>
 598:	e3a02003 	mov	r2, #3, 0
 59c:	e59f12fc 	ldr	r1, [pc, #764]	; 8a0 <va_printk+0x4a0>
 5a0:	e1a00006 	mov	r0, r6
 5a4:	ebfffffe 	bl	0 <strncmp>
 5a8:	e3500000 	cmp	r0, #0, 0
 5ac:	0a000027 	beq	650 <va_printk+0x250>
 5b0:	e3a02003 	mov	r2, #3, 0
 5b4:	e59f12e8 	ldr	r1, [pc, #744]	; 8a4 <va_printk+0x4a4>
 5b8:	e1a00006 	mov	r0, r6
 5bc:	ebfffffe 	bl	0 <strncmp>
 5c0:	e3500000 	cmp	r0, #0, 0
 5c4:	1a00003b 	bne	6b8 <va_printk+0x2b8>
 5c8:	e3a06000 	mov	r6, #0, 0
 5cc:	e58d6004 	str	r6, [sp, #4]
 5d0:	e58d5000 	str	r5, [sp]
 5d4:	e1a03007 	mov	r3, r7
 5d8:	e3a02080 	mov	r2, #128, 0	; 0x80
 5dc:	e28d1010 	add	r1, sp, #16, 0
 5e0:	e3a0000a 	mov	r0, #10, 0
 5e4:	ebfffebd 	bl	e0 <emit>
 5e8:	e1a07000 	mov	r7, r0
 5ec:	e58d6004 	str	r6, [sp, #4]
 5f0:	e58d5000 	str	r5, [sp]
 5f4:	e1a0300a 	mov	r3, sl
 5f8:	e3a02080 	mov	r2, #128, 0	; 0x80
 5fc:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 600:	e3a0000a 	mov	r0, #10, 0
 604:	ebfffeb5 	bl	e0 <emit>
 608:	e59f12a0 	ldr	r1, [pc, #672]	; 8b0 <va_printk+0x4b0>
 60c:	e28d0010 	add	r0, sp, #16, 0
 610:	ebfffffe 	bl	0 <strcmp>
 614:	e1500006 	cmp	r0, r6
 618:	1a000021 	bne	6a4 <va_printk+0x2a4>
 61c:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 620:	e28d0010 	add	r0, sp, #16, 0
 624:	ebfffffe 	bl	0 <strcpy>
 628:	e1a0600b 	mov	r6, fp
 62c:	ea000032 	b	6fc <va_printk+0x2fc>
 630:	e59f327c 	ldr	r3, [pc, #636]	; 8b4 <va_printk+0x4b4>
 634:	e58d3000 	str	r3, [sp]
 638:	e3a0309f 	mov	r3, #159, 0	; 0x9f
 63c:	e59f2250 	ldr	r2, [pc, #592]	; 894 <va_printk+0x494>
 640:	e59f1250 	ldr	r1, [pc, #592]	; 898 <va_printk+0x498>
 644:	e59f0250 	ldr	r0, [pc, #592]	; 89c <va_printk+0x49c>
 648:	ebfffffe 	bl	0 <printk>
 64c:	ebfffffe 	bl	0 <clean_reboot>
 650:	e3a06000 	mov	r6, #0, 0
 654:	e58d6004 	str	r6, [sp, #4]
 658:	e58d5000 	str	r5, [sp]
 65c:	e1a03007 	mov	r3, r7
 660:	e3a02080 	mov	r2, #128, 0	; 0x80
 664:	e28d1010 	add	r1, sp, #16, 0
 668:	e3a00010 	mov	r0, #16, 0
 66c:	ebfffe9b 	bl	e0 <emit>
 670:	e1a07000 	mov	r7, r0
 674:	e58d6004 	str	r6, [sp, #4]
 678:	e58d5000 	str	r5, [sp]
 67c:	e1a0300a 	mov	r3, sl
 680:	e3a02080 	mov	r2, #128, 0	; 0x80
 684:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 688:	e3a00010 	mov	r0, #16, 0
 68c:	ebfffe93 	bl	e0 <emit>
 690:	e28d1092 	add	r1, sp, #146, 0	; 0x92
 694:	e28d0010 	add	r0, sp, #16, 0
 698:	ebfffffe 	bl	0 <strcat>
 69c:	e1a0600b 	mov	r6, fp
 6a0:	ea000015 	b	6fc <va_printk+0x2fc>
 6a4:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 6a8:	e28d0010 	add	r0, sp, #16, 0
 6ac:	ebfffffe 	bl	0 <strcat>
 6b0:	e1a0600b 	mov	r6, fp
 6b4:	ea000010 	b	6fc <va_printk+0x2fc>
 6b8:	e58d6000 	str	r6, [sp]
 6bc:	e3a030b6 	mov	r3, #182, 0	; 0xb6
 6c0:	e59f21cc 	ldr	r2, [pc, #460]	; 894 <va_printk+0x494>
 6c4:	e59f11cc 	ldr	r1, [pc, #460]	; 898 <va_printk+0x498>
 6c8:	e59f01e8 	ldr	r0, [pc, #488]	; 8b8 <va_printk+0x4b8>
 6cc:	ebfffffe 	bl	0 <printk>
 6d0:	ebfffffe 	bl	0 <clean_reboot>
 6d4:	e59d300c 	ldr	r3, [sp, #12]
 6d8:	e2833007 	add	r3, r3, #7, 0
 6dc:	e3c33007 	bic	r3, r3, #7, 0
 6e0:	e2832008 	add	r2, r3, #8, 0
 6e4:	e58d200c 	str	r2, [sp, #12]
 6e8:	e1a01005 	mov	r1, r5
 6ec:	ed930b00 	vldr	d0, [r3]
 6f0:	e28d0010 	add	r0, sp, #16, 0
 6f4:	ebfffffe 	bl	2f8 <__emit_float>
 6f8:	e1a07000 	mov	r7, r0
 6fc:	e2866001 	add	r6, r6, #1, 0
 700:	ea000057 	b	864 <va_printk+0x464>
 704:	e59d300c 	ldr	r3, [sp, #12]
 708:	e2832004 	add	r2, r3, #4, 0
 70c:	e58d200c 	str	r2, [sp, #12]
 710:	e5933000 	ldr	r3, [r3]
 714:	e3a02001 	mov	r2, #1, 0
 718:	e58d2004 	str	r2, [sp, #4]
 71c:	e58d5000 	str	r5, [sp]
 720:	e3a02080 	mov	r2, #128, 0	; 0x80
 724:	e28d1010 	add	r1, sp, #16, 0
 728:	e3a0000a 	mov	r0, #10, 0
 72c:	ebfffe6b 	bl	e0 <emit>
 730:	e1a07000 	mov	r7, r0
 734:	eafffff0 	b	6fc <va_printk+0x2fc>
 738:	e59d300c 	ldr	r3, [sp, #12]
 73c:	e2832004 	add	r2, r3, #4, 0
 740:	e58d200c 	str	r2, [sp, #12]
 744:	e5933000 	ldr	r3, [r3]
 748:	e3a02000 	mov	r2, #0, 0
 74c:	e58d2004 	str	r2, [sp, #4]
 750:	e58d5000 	str	r5, [sp]
 754:	e3a02080 	mov	r2, #128, 0	; 0x80
 758:	e28d1010 	add	r1, sp, #16, 0
 75c:	e3a0000a 	mov	r0, #10, 0
 760:	ebfffe5e 	bl	e0 <emit>
 764:	e1a07000 	mov	r7, r0
 768:	eaffffe3 	b	6fc <va_printk+0x2fc>
 76c:	e59d300c 	ldr	r3, [sp, #12]
 770:	e2832004 	add	r2, r3, #4, 0
 774:	e58d200c 	str	r2, [sp, #12]
 778:	e5933000 	ldr	r3, [r3]
 77c:	e3a02000 	mov	r2, #0, 0
 780:	e58d2004 	str	r2, [sp, #4]
 784:	e58d5000 	str	r5, [sp]
 788:	e3a02080 	mov	r2, #128, 0	; 0x80
 78c:	e28d1010 	add	r1, sp, #16, 0
 790:	e3a00010 	mov	r0, #16, 0
 794:	ebfffe51 	bl	e0 <emit>
 798:	e1a07000 	mov	r7, r0
 79c:	eaffffd6 	b	6fc <va_printk+0x2fc>
 7a0:	e59d300c 	ldr	r3, [sp, #12]
 7a4:	e2832004 	add	r2, r3, #4, 0
 7a8:	e58d200c 	str	r2, [sp, #12]
 7ac:	e5933000 	ldr	r3, [r3]
 7b0:	e3a02000 	mov	r2, #0, 0
 7b4:	e58d2004 	str	r2, [sp, #4]
 7b8:	e58d5000 	str	r5, [sp]
 7bc:	e3a02080 	mov	r2, #128, 0	; 0x80
 7c0:	e28d1010 	add	r1, sp, #16, 0
 7c4:	e3a00002 	mov	r0, #2, 0
 7c8:	ebfffe44 	bl	e0 <emit>
 7cc:	e1a07000 	mov	r7, r0
 7d0:	eaffffc9 	b	6fc <va_printk+0x2fc>
 7d4:	e59d300c 	ldr	r3, [sp, #12]
 7d8:	e2832004 	add	r2, r3, #4, 0
 7dc:	e58d200c 	str	r2, [sp, #12]
 7e0:	e5937000 	ldr	r7, [r3]
 7e4:	eaffffc4 	b	6fc <va_printk+0x2fc>
 7e8:	e59d300c 	ldr	r3, [sp, #12]
 7ec:	e2832004 	add	r2, r3, #4, 0
 7f0:	e58d200c 	str	r2, [sp, #12]
 7f4:	e5933000 	ldr	r3, [r3]
 7f8:	e3a02000 	mov	r2, #0, 0
 7fc:	e58d2004 	str	r2, [sp, #4]
 800:	e58d5000 	str	r5, [sp]
 804:	e3a02080 	mov	r2, #128, 0	; 0x80
 808:	e28d1010 	add	r1, sp, #16, 0
 80c:	e3a00008 	mov	r0, #8, 0
 810:	ebfffe32 	bl	e0 <emit>
 814:	e1a07000 	mov	r7, r0
 818:	eaffffb7 	b	6fc <va_printk+0x2fc>
 81c:	e3a03000 	mov	r3, #0, 0
 820:	e5c63001 	strb	r3, [r6, #1]
 824:	e1a0200a 	mov	r2, sl
 828:	e1a0100a 	mov	r1, sl
 82c:	e59f0088 	ldr	r0, [pc, #136]	; 8bc <va_printk+0x4bc>
 830:	ebfffffe 	bl	0 <printk>
 834:	e59f3084 	ldr	r3, [pc, #132]	; 8c0 <va_printk+0x4c0>
 838:	e5933000 	ldr	r3, [r3]
 83c:	e59d0008 	ldr	r0, [sp, #8]
 840:	e12fff33 	blx	r3
 844:	e3a030e2 	mov	r3, #226, 0	; 0xe2
 848:	e59f2044 	ldr	r2, [pc, #68]	; 894 <va_printk+0x494>
 84c:	e59f1044 	ldr	r1, [pc, #68]	; 898 <va_printk+0x498>
 850:	e59f006c 	ldr	r0, [pc, #108]	; 8c4 <va_printk+0x4c4>
 854:	ebfffffe 	bl	0 <printk>
 858:	ebfffffe 	bl	0 <clean_reboot>
 85c:	e2877001 	add	r7, r7, #1, 0
 860:	e4c43001 	strb	r3, [r4], #1
 864:	e1540008 	cmp	r4, r8
 868:	2afffef2 	bcs	438 <va_printk+0x38>
 86c:	e5d73000 	ldrb	r3, [r7]
 870:	e3530000 	cmp	r3, #0, 0
 874:	1afffff8 	bne	85c <va_printk+0x45c>
 878:	eafffeee 	b	438 <va_printk+0x38>
 87c:	e3a03000 	mov	r3, #0, 0
 880:	e4c43001 	strb	r3, [r4], #1
 884:	e0440009 	sub	r0, r4, r9
 888:	e28ddf45 	add	sp, sp, #276	; 0x114
 88c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 890:	0000005c 	andeq	r0, r0, ip, asr r0
 894:	00000018 	andeq	r0, r0, r8, lsl r0
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000014 	andeq	r0, r0, r4, lsl r0
 8a0:	00000068 	andeq	r0, r0, r8, rrx
 8a4:	0000006c 	andeq	r0, r0, ip, rrx
 8a8:	00000070 	andeq	r0, r0, r0, ror r0
 8ac:	00000078 	andeq	r0, r0, r8, ror r0
 8b0:	00000028 	andeq	r0, r0, r8, lsr #32
 8b4:	00000080 	andeq	r0, r0, r0, lsl #1
 8b8:	000000bc 	strheq	r0, [r0], -ip
 8bc:	000000e4 	andeq	r0, r0, r4, ror #1
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000114 	andeq	r0, r0, r4, lsl r1

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	762f6362 	strtvc	r6, [pc], -r2, ror #6
   8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
   c:	6b746e69 	blvs	1d1b9b8 <va_printk+0x1d1b5b8>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc910c>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #12
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #12
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	0000002e 	andeq	r0, r0, lr, lsr #32
  5c:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  60:	203c2068 	eorscs	r2, ip, r8, rrx
  64:	00003233 	andeq	r3, r0, r3, lsr r2
  68:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  6c:	00646c6c 	rsbeq	r6, r4, ip, ror #24
  70:	253d3078 	ldrcs	r3, [sp, #-120]!	; 0xffffff88
  74:	00000a78 	andeq	r0, r0, r8, ror sl
  78:	253d3178 	ldrcs	r3, [sp, #-376]!	; 0xfffffe88
  7c:	00000a78 	andeq	r0, r0, r8, ror sl
  80:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  84:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  88:	202c7974 	eorcs	r7, ip, r4, ror r9
  8c:	786c6c22 	stmdavc	ip!, {r1, r5, sl, fp, sp, lr}^
  90:	33202c22 			; <UNDEFINED> instruction: 0x33202c22
  94:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  98:	7c203020 	stcvc	0, cr3, [r0], #-128	; 0xffffff80
  9c:	7473207c 	ldrbtvc	r2, [r3], #-124	; 0xffffff84
  a0:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  a4:	79742870 	ldmdbvc	r4!, {r4, r5, r6, fp, sp}^
  a8:	6c22202c 	stcvs	0, cr2, [r2], #-176	; 0xffffff50
  ac:	2c22646c 	cfstrscs	mvf6, [r2], #-432	; 0xfffffe50
  b0:	20293320 	eorcs	r3, r9, r0, lsr #6
  b4:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  b8:	00000000 	andeq	r0, r0, r0
  bc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  c0:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  c4:	3a73253a 	bcc	1cc95b4 <va_printk+0x1cc91b4>
  c8:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  cc:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  d0:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  d4:	66203a65 	strtvs	r3, [r0], -r5, ror #20
  d8:	3c3d746d 	cfldrscc	mvf7, [sp], #-436	; 0xfffffe4c
  dc:	0a3e7325 	beq	f9cd78 <va_printk+0xf9c978>
  e0:	0000000a 	andeq	r0, r0, sl
  e4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  e8:	203a6b74 	eorscs	r6, sl, r4, ror fp
  ec:	20746f6e 	rsbscs	r6, r4, lr, ror #30
  f0:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  f4:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  f8:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
  fc:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
 100:	27207265 	strcs	r7, [r0, -r5, ror #4]!
 104:	20276325 	eorcs	r6, r7, r5, lsr #6
 108:	63736128 	cmnvs	r3, #10
 10c:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
 110:	000a2964 	andeq	r2, sl, r4, ror #18
 114:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 118:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 11c:	3a73253a 	bcc	1cc960c <va_printk+0x1cc920c>
 120:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 124:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 128:	7265206b 	rsbvc	r2, r5, #107, 0	; 0x6b
 12c:	0a726f72 	beq	1c9befc <va_printk+0x1c9bafc>
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5371>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.5319>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.5397>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000d45 	andeq	r0, r0, r5, asr #26
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011b 	andeq	r0, r0, fp, lsl r1
  10:	00001d0c 	andeq	r1, r0, ip, lsl #26
  14:	0000a700 	andeq	sl, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	0008c800 	andeq	ip, r8, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
  28:	00000311 	andeq	r0, r0, r1, lsl r3
  2c:	69050403 	stmdbvs	r5, {r0, r1, sl}
  30:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
  34:	027c0704 	rsbseq	r0, ip, #4, 14	; 0x100000
  38:	33040000 	movwcc	r0, #16384	; 0x4000
  3c:	02000000 	andeq	r0, r0, #0, 0
  40:	024b0601 	subeq	r0, fp, #1048576	; 0x100000
  44:	02020000 	andeq	r0, r2, #0, 0
  48:	00003005 	andeq	r3, r0, r5
  4c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  50:	000000ef 	andeq	r0, r0, pc, ror #1
  54:	8f050802 	svchi	0x00050802
  58:	02000000 	andeq	r0, r0, #0, 0
  5c:	021a0801 	andseq	r0, sl, #65536	; 0x10000
  60:	02020000 	andeq	r0, r2, #0, 0
  64:	0002ad07 	andeq	sl, r2, r7, lsl #26
  68:	026e0500 	rsbeq	r0, lr, #0, 10
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040200 	streq	r0, [r4, -r0, lsl #4]
  78:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  7c:	00001405 	andeq	r1, r0, r5, lsl #8
  80:	19370200 	ldmdbne	r7!, {r9}
  84:	00000088 	andeq	r0, r0, r8, lsl #1
  88:	57070802 	strpl	r0, [r7, -r2, lsl #16]
  8c:	06000002 	streq	r0, [r0], -r2
  90:	0000002c 	andeq	r0, r0, ip, lsr #32
  94:	0000009e 	muleq	r0, lr, r0
  98:	00002c07 	andeq	r2, r0, r7, lsl #24
  9c:	3a080000 	bcc	200008 <va_printk+0x1ffc08>
  a0:	03000000 	movweq	r0, #0
  a4:	00aa0e1c 	adceq	r0, sl, ip, lsl lr
  a8:	04090000 	streq	r0, [r9], #-0
  ac:	0000008f 	andeq	r0, r0, pc, lsl #1
  b0:	00002c06 	andeq	r2, r0, r6, lsl #24
  b4:	0000bf00 	andeq	fp, r0, r0, lsl #30
  b8:	00bf0700 	adcseq	r0, pc, r0, lsl #14
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000cc04 	andeq	ip, r0, r4, lsl #24
  c4:	08010200 	stmdaeq	r1, {r9}
  c8:	000002c5 	andeq	r0, r0, r5, asr #5
  cc:	0000c504 	andeq	ip, r0, r4, lsl #10
  d0:	02770800 	rsbseq	r0, r7, #0, 16
  d4:	21030000 	mrscs	r0, (UNDEF: 3)
  d8:	0000dd0e 	andeq	sp, r0, lr, lsl #26
  dc:	b0040900 	andlt	r0, r4, r0, lsl #18
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000057 	andeq	r0, r0, r7, asr r0
  e8:	c50d0b04 	strgt	r0, [sp, #-2820]	; 0xfffff4fc
  ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  f0:	000002e5 	andeq	r0, r0, r5, ror #5
  f4:	c50d0c04 	strgt	r0, [sp, #-3076]	; 0xfffff3fc
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000006b 	andeq	r0, r0, fp, rrx
 100:	c50d0d04 	strgt	r0, [sp, #-3332]	; 0xfffff2fc
 104:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 108:	00000230 	andeq	r0, r0, r0, lsr r2
 10c:	c50d0e04 	strgt	r0, [sp, #-3588]	; 0xfffff1fc
 110:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 114:	00000331 	andeq	r0, r0, r1, lsr r3
 118:	c50d0f04 	strgt	r0, [sp, #-3844]	; 0xfffff0fc
 11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 120:	0000020d 	andeq	r0, r0, sp, lsl #4
 124:	c50d1004 	strgt	r1, [sp, #-4]
 128:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 12c:	0000034f 	andeq	r0, r0, pc, asr #6
 130:	c50d1104 	strgt	r1, [sp, #-260]	; 0xfffffefc
 134:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 138:	0000023c 	andeq	r0, r0, ip, lsr r2
 13c:	c50d1204 	strgt	r1, [sp, #-516]	; 0xfffffdfc
 140:	05000000 	streq	r0, [r0, #-0]
 144:	00000340 	andeq	r0, r0, r0, asr #6
 148:	4f1b2805 	svcmi	0x001b2805
 14c:	0a000001 	beq	158 <.debug_info+0x158>
 150:	0000009d 	muleq	r0, sp, r0
 154:	66000604 	strvs	r0, [r0], -r4, lsl #12
 158:	0b000001 	bleq	164 <.debug_info+0x164>
 15c:	000002c0 	andeq	r0, r0, r0, asr #5
 160:	00000166 	andeq	r0, r0, r6, ror #2
 164:	040c0000 	streq	r0, [ip], #-0
 168:	00004f05 	andeq	r4, r0, r5, lsl #30
 16c:	18630500 	stmdane	r3!, {r8, sl}^
 170:	00000143 	andeq	r0, r0, r3, asr #2
 174:	0003770d 	andeq	r7, r3, sp, lsl #14
 178:	01030100 	mrseq	r0, (UNDEF: 19)
 17c:	00033408 	andeq	r3, r3, r8, lsl #8
 180:	0002f800 	andeq	pc, r2, r0, lsl #16
 184:	00010800 	andeq	r0, r1, r0, lsl #16
 188:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
 18c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 190:	006d756e 	rsbeq	r7, sp, lr, ror #10
 194:	1b010301 	blne	40da0 <va_printk+0x409a0>
 198:	00000334 	andeq	r0, r0, r4, lsr r3
 19c:	0000000a 	andeq	r0, r0, sl
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	0100640e 	tsteq	r0, lr, lsl #8
 1a8:	25270103 	strcs	r0, [r7, #-259]!	; 0xfffffefd
 1ac:	51000000 	mrspl	r0, (UNDEF: 0)
 1b0:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
 1b4:	0f000000 	svceq	0x00000000
 1b8:	00000079 	andeq	r0, r0, r9, ror r0
 1bc:	33010301 	movwcc	r0, #4865	; 0x1301
 1c0:	00000033 	andeq	r0, r0, r3, lsr r0
 1c4:	000000ab 	andeq	r0, r0, fp, lsr #1
 1c8:	000000a1 	andeq	r0, r0, r1, lsr #1
 1cc:	01007010 	tsteq	r0, r0, lsl r0
 1d0:	34080104 	strcc	r0, [r8], #-260	; 0xfffffefc
 1d4:	f7000003 			; <UNDEFINED> instruction: 0xf7000003
 1d8:	ed000000 	stc	0, cr0, [r0, #-0]
 1dc:	11000000 	mrsne	r0, (UNDEF: 0)
 1e0:	00000066 	andeq	r0, r0, r6, rrx
 1e4:	0b010c01 	bleq	431f0 <va_printk+0x42df0>
 1e8:	00000033 	andeq	r0, r0, r3, lsr r0
 1ec:	0000013e 	andeq	r0, r0, lr, lsr r1
 1f0:	00000138 	andeq	r0, r0, r8, lsr r1
 1f4:	0000f811 	andeq	pc, r0, r1, lsl r8	; <UNPREDICTABLE>
 1f8:	010d0100 	mrseq	r0, (UNDEF: 29)
 1fc:	00002c06 	andeq	r2, r0, r6, lsl #24
 200:	00016b00 	andeq	r6, r1, r0, lsl #22
 204:	00016700 	andeq	r6, r1, r0, lsl #14
 208:	6d741200 	lfmvs	f1, 2, [r4, #-0]
 20c:	0f010070 	svceq	0x00010070
 210:	033a0701 	teqeq	sl, #262144	; 0x40000
 214:	91030000 	mrsls	r0, (UNDEF: 3)
 218:	46117ee0 	ldrmi	r7, [r1], -r0, ror #29
 21c:	01000000 	mrseq	r0, (UNDEF: 0)
 220:	3a110115 	bcc	44067c <va_printk+0x44027c>
 224:	8d000000 	stchi	0, cr0, [r0, #-0]
 228:	89000001 	stmdbhi	r0, {r0}
 22c:	13000001 	movwne	r0, #1
 230:	00000000 	andeq	r0, r0, r0
 234:	0000024c 	andeq	r0, r0, ip, asr #4
 238:	01006910 	tsteq	r0, r0, lsl r9
 23c:	2c0a0119 	stfcss	f0, [sl], {25}
 240:	b1000000 	mrslt	r0, (UNDEF: 0)
 244:	ad000001 	stcge	0, cr0, [r0, #-4]
 248:	00000001 	andeq	r0, r0, r1
 24c:	00033014 	andeq	r3, r3, r4, lsl r0
 250:	00039100 	andeq	r9, r3, r0, lsl #2
 254:	00026800 	andeq	r6, r2, r0, lsl #16
 258:	90081500 	andls	r1, r8, r0, lsl #10
 25c:	90049340 	andls	r9, r4, r0, asr #6
 260:	03049341 	movweq	r9, #17217	; 0x4341
 264:	002550f5 	strdeq	r5, [r5], -r5	; <UNPREDICTABLE>
 268:	00033c14 	andeq	r3, r3, r4, lsl ip
 26c:	00034a00 	andeq	r4, r3, r0, lsl #20
 270:	00028400 	andeq	r8, r2, r0, lsl #8
 274:	90081500 	andls	r1, r8, r0, lsl #10
 278:	90049340 	andls	r9, r4, r0, asr #6
 27c:	03049341 	movweq	r9, #17217	; 0x4341
 280:	002550f5 	strdeq	r5, [r5], -r5	; <UNPREDICTABLE>
 284:	00035c14 	andeq	r5, r3, r4, lsl ip
 288:	0009b000 	andeq	fp, r9, r0
 28c:	0002b100 	andeq	fp, r2, r0, lsl #2
 290:	50011500 	andpl	r1, r1, r0, lsl #10
 294:	01153a01 	tsteq	r5, r1, lsl #20
 298:	d8910351 	ldmle	r1, {r0, r4, r6, r8, r9}
 29c:	5201157e 	andpl	r1, r1, #528482304	; 0x1f800000
 2a0:	15800802 	strne	r0, [r0, #2050]	; 0x802
 2a4:	02007d02 	andeq	r7, r0, #128	; 0x80
 2a8:	02150078 	andseq	r0, r5, #120, 0	; 0x78
 2ac:	3101047d 	tstcc	r1, sp, ror r4
 2b0:	03681400 	cmneq	r8, #0, 8
 2b4:	0d000000 	stceq	0, cr0, [r0, #-0]
 2b8:	02cc0000 	sbceq	r0, ip, #0, 0
 2bc:	01150000 	tsteq	r5, r0
 2c0:	00750250 	rsbseq	r0, r5, r0, asr r2
 2c4:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 2c8:	007ed891 			; <UNDEFINED> instruction: 0x007ed891
 2cc:	00037414 	andeq	r7, r3, r4, lsl r4
 2d0:	000d0000 	andeq	r0, sp, r0
 2d4:	0002e900 	andeq	lr, r2, r0, lsl #18
 2d8:	50011500 	andpl	r1, r1, r0, lsl #10
 2dc:	15007502 	strne	r7, [r0, #-1282]	; 0xfffffafe
 2e0:	03055101 	movweq	r5, #20737	; 0x5101
 2e4:	00000058 	andeq	r0, r0, r8, asr r0
 2e8:	03941400 	orrseq	r1, r4, #0, 8
 2ec:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
 2f0:	031c0000 	tsteq	ip, #0, 0
 2f4:	01150000 	tsteq	r5, r0
 2f8:	153a0150 	ldrne	r0, [sl, #-336]!	; 0xfffffeb0
 2fc:	91035101 	tstls	r3, r1, lsl #2
 300:	01157ed8 			; <UNDEFINED> instruction: 0x01157ed8
 304:	80080252 	andhi	r0, r8, r2, asr r2
 308:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
 30c:	02150077 	andseq	r0, r5, #119, 0	; 0x77
 310:	3401007d 	strcc	r0, [r1], #-125	; 0xffffff83
 314:	047d0215 	ldrbteq	r0, [sp], #-533	; 0xfffffdeb
 318:	00007402 	andeq	r7, r0, r2, lsl #8
 31c:	0003ec16 	andeq	lr, r3, r6, lsl ip
 320:	000d0000 	andeq	r0, sp, r0
 324:	50011500 	andpl	r1, r1, r0, lsl #10
 328:	15007502 	strne	r7, [r0, #-1282]	; 0xfffffafe
 32c:	91035101 	tstls	r3, r1, lsl #2
 330:	00007ed8 	ldrdeq	r7, [r0], -r8
 334:	00c50409 	sbceq	r0, r5, r9, lsl #8
 338:	c5170000 	ldrgt	r0, [r7, #-0]
 33c:	4a000000 	bmi	344 <.debug_info+0x344>
 340:	18000003 	stmdane	r0, {r0, r1}
 344:	00000033 	andeq	r0, r0, r3, lsr r0
 348:	7f19007f 	svcvc	0x0019007f
 34c:	01000000 	mrseq	r0, (UNDEF: 0)
 350:	004d0dfe 	strdeq	r0, [sp], #-222	; 0xffffff22
 354:	00d40000 	sbcseq	r0, r4, r0
 358:	000c0000 	andeq	r0, ip, r0
 35c:	9c010000 	stcls	0, cr0, [r1], {-0}
 360:	00000391 	muleq	r0, r1, r3
 364:	0100641a 	tsteq	r0, sl, lsl r4
 368:	002524fe 	strdeq	r2, [r5], -lr	; <UNPREDICTABLE>
 36c:	01d40000 	bicseq	r0, r4, r0
 370:	01d00000 	bicseq	r0, r0, r0
 374:	dc160000 	ldcle	0, cr0, [r6], {-0}
 378:	c7000000 	strgt	r0, [r0, -r0]
 37c:	15000003 	strne	r0, [r0, #-3]
 380:	93409008 	movtls	r9, #8
 384:	93419004 	movtls	r9, #4100	; 0x1004
 388:	03f30504 	mvnseq	r0, #4, 10	; 0x1000000
 38c:	002540f5 	strdeq	r4, [r5], -r5	; <UNPREDICTABLE>
 390:	00001900 	andeq	r1, r0, r0, lsl #18
 394:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
 398:	00003311 	andeq	r3, r0, r1, lsl r3
 39c:	00007c00 	andeq	r7, r0, r0, lsl #24
 3a0:	00005800 	andeq	r5, r0, r0, lsl #16
 3a4:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
 3a8:	1a000003 	bne	3bc <.debug_info+0x3bc>
 3ac:	f7010064 			; <UNDEFINED> instruction: 0xf7010064
 3b0:	00002524 	andeq	r2, r0, r4, lsr #10
 3b4:	00020200 	andeq	r0, r2, r0, lsl #4
 3b8:	0001fe00 	andeq	pc, r1, r0, lsl #28
 3bc:	00981b00 	addseq	r1, r8, r0, lsl #22
 3c0:	03c70000 	biceq	r0, r7, #0, 0
 3c4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 3c8:	00000384 	andeq	r0, r0, r4, lsl #7
 3cc:	4d0df301 	stcmi	3, cr15, [sp, #-4]
 3d0:	70000000 	andvc	r0, r0, r0
 3d4:	0c000000 	stceq	0, cr0, [r0], {-0}
 3d8:	01000000 	mrseq	r0, (UNDEF: 0)
 3dc:	0003f59c 	muleq	r3, ip, r5
 3e0:	00641c00 	rsbeq	r1, r4, r0, lsl #24
 3e4:	251af301 	ldrcs	pc, [sl, #-769]	; 0xfffffcff
 3e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 3ec:	04934090 	ldreq	r4, [r3], #144	; 0x90
 3f0:	04934190 	ldreq	r4, [r3], #400	; 0x190
 3f4:	03201d00 	nopeq	{0}	; <UNPREDICTABLE>
 3f8:	81010000 	mrshi	r0, (UNDEF: 1)
 3fc:	00002c05 	andeq	r2, r0, r5, lsl #24
 400:	00040000 	andeq	r0, r4, r0
 404:	0004c800 	andeq	ip, r4, r0, lsl #16
 408:	9b9c0100 	blls	fe700810 <va_printk+0xfe700410>
 40c:	1a000009 	bne	438 <.debug_info+0x438>
 410:	00667562 	rsbeq	r7, r6, r2, ror #10
 414:	34158101 	ldrcc	r8, [r5], #-257	; 0xfffffeff
 418:	34000003 	strcc	r0, [r0], #-3
 41c:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
 420:	1a000002 	bne	430 <.debug_info+0x430>
 424:	8101006e 	tsthi	r1, lr, rrx
 428:	00002c1e 	andeq	r2, r0, lr, lsl ip
 42c:	00026600 	andeq	r6, r2, r0, lsl #12
 430:	00026000 	andeq	r6, r2, r0
 434:	6d661a00 	vstmdbvs	r6!, {s3-s2}
 438:	81010074 	tsthi	r1, r4, ror r0
 43c:	0000bf2d 	andeq	fp, r0, sp, lsr #30
 440:	0002a000 	andeq	sl, r2, r0
 444:	00029400 	andeq	r9, r2, r0, lsl #8
 448:	02891e00 	addeq	r1, r9, #0, 28
 44c:	81010000 	mrshi	r0, (UNDEF: 1)
 450:	0001683a 	andeq	r6, r1, sl, lsr r8
 454:	d4910300 	ldrle	r0, [r1], #768	; 0x300
 458:	00701f7d 	rsbseq	r1, r0, sp, ror pc
 45c:	34088201 	strcc	r8, [r8], #-513	; 0xfffffdff
 460:	fe000003 	cdp2	0, 0, cr0, cr0, cr3, {0}
 464:	ea000002 	b	10 <.debug_info+0x10>
 468:	1f000002 	svcne	0x00000002
 46c:	82010065 	andhi	r0, r1, #101, 0	; 0x65
 470:	00033412 	andeq	r3, r3, r2, lsl r4
 474:	00038000 	andeq	r8, r3, r0
 478:	00037c00 	andeq	r7, r3, r0, lsl #24
 47c:	30781f00 	rsbscc	r1, r8, r0, lsl #30
 480:	0e830100 	rmfeqs	f0, f3, f0
 484:	00000069 	andeq	r0, r0, r9, rrx
 488:	000003ad 	andeq	r0, r0, sp, lsr #7
 48c:	000003a7 	andeq	r0, r0, r7, lsr #7
 490:	0031781f 	eorseq	r7, r1, pc, lsl r8
 494:	69118301 	ldmdbvs	r1, {r0, r8, r9, pc}
 498:	da000000 	ble	8 <.debug_info+0x8>
 49c:	d6000003 	strle	r0, [r0], -r3
 4a0:	20000003 	andcs	r0, r0, r3
 4a4:	0000029d 	muleq	r0, sp, r2
 4a8:	bf118601 	svclt	0x00118601
 4ac:	fc000000 	stc2	0, cr0, [r0], {-0}
 4b0:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
 4b4:	21000003 	tstcs	r0, r3
 4b8:	00000101 	andeq	r0, r0, r1, lsl #2
 4bc:	000009ab 	andeq	r0, r0, fp, lsr #19
 4c0:	00180305 	andseq	r0, r8, r5, lsl #6
 4c4:	68220000 	stmdavs	r2!, {}	; <UNPREDICTABLE>
 4c8:	14000004 	strne	r0, [r0], #-4
 4cc:	1f000004 	svcne	0x00000004
 4d0:	91010073 	tstls	r1, r3, ror r0
 4d4:	0003340a 	andeq	r3, r3, sl, lsl #8
 4d8:	00043400 	andeq	r3, r4, r0, lsl #8
 4dc:	00041c00 	andeq	r1, r4, r0, lsl #24
 4e0:	756e2300 	strbvc	r2, [lr, #-768]!	; 0xfffffd00
 4e4:	9101006d 	tstls	r1, sp, rrx
 4e8:	00033a0d 	andeq	r3, r3, sp, lsl #20
 4ec:	d8910300 	ldmle	r1, {r8, r9}
 4f0:	035c247d 	cmpeq	ip, #2097152000	; 0x7d000000
 4f4:	91010000 	mrsls	r0, (UNDEF: 1)
 4f8:	00033a17 	andeq	r3, r3, r7, lsl sl
 4fc:	d8910300 	ldmle	r1, {r8, r9}
 500:	0079207e 	rsbseq	r2, r9, lr, ror r0
 504:	92010000 	andls	r0, r1, #0, 0
 508:	0000330d 	andeq	r3, r0, sp, lsl #6
 50c:	0004c600 	andeq	ip, r4, r0, lsl #12
 510:	0004c000 	andeq	ip, r4, r0
 514:	05302500 	ldreq	r2, [r0, #-1280]!	; 0xfffffb00
 518:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 51c:	07c60000 	strbeq	r0, [r6, r0]
 520:	741f0000 	ldrvc	r0, [pc], #-0	; 528 <.debug_info+0x528>
 524:	9e010079 	mcrls	0, 0, r0, cr1, cr9, {3}
 528:	0000bf1d 	andeq	fp, r0, sp, lsl pc
 52c:	0004fa00 	andeq	pc, r4, r0, lsl #20
 530:	0004f000 	andeq	pc, r4, r0
 534:	78782600 	ldmdavc	r8!, {r9, sl, sp}^
 538:	1aa20100 	bne	fe880940 <va_printk+0xfe880540>
 53c:	0000007c 	andeq	r0, r0, ip, ror r0
 540:	00054014 	andeq	r4, r5, r4, lsl r0
 544:	000d0c00 	andeq	r0, sp, r0, lsl #24
 548:	00056200 	andeq	r6, r5, r0, lsl #4
 54c:	50011500 	andpl	r1, r1, r0, lsl #10
 550:	15007602 	strne	r7, [r0, #-1538]	; 0xfffff9fe
 554:	03055101 	movweq	r5, #20737	; 0x5101
 558:	00000068 	andeq	r0, r0, r8, rrx
 55c:	01520115 	cmpeq	r2, r5, lsl r1
 560:	58140033 	ldmdapl	r4, {r0, r1, r4, r5}
 564:	0c000005 	stceq	0, cr0, [r0], {5}
 568:	8400000d 	strhi	r0, [r0], #-13
 56c:	15000005 	strne	r0, [r0, #-5]
 570:	76025001 	strvc	r5, [r2], -r1
 574:	51011500 	tstpl	r1, r0, lsl #10
 578:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 57c:	01150000 	tsteq	r5, r0
 580:	00330152 	eorseq	r0, r3, r2, asr r1
 584:	00058c14 	andeq	r8, r5, r4, lsl ip
 588:	000d1800 	andeq	r1, sp, r0, lsl #16
 58c:	0005a100 	andeq	sl, r5, r0, lsl #2
 590:	50011500 	andpl	r1, r1, r0, lsl #10
 594:	00700305 	rsbseq	r0, r0, r5, lsl #6
 598:	01150000 	tsteq	r5, r0
 59c:	00770251 	rsbseq	r0, r7, r1, asr r2
 5a0:	05981400 	ldreq	r1, [r8, #1024]	; 0x400
 5a4:	0d180000 	ldceq	0, cr0, [r8, #-0]
 5a8:	05be0000 	ldreq	r0, [lr, #0]!
 5ac:	01150000 	tsteq	r5, r0
 5b0:	78030550 	stmdavc	r3, {r4, r6, r8, sl}
 5b4:	15000000 	strne	r0, [r0, #-0]
 5b8:	7a025101 	bvc	949c4 <va_printk+0x945c4>
 5bc:	a8140000 	ldmdage	r4, {}	; <UNPREDICTABLE>
 5c0:	0c000005 	stceq	0, cr0, [r0], {5}
 5c4:	e000000d 	and	r0, r0, sp
 5c8:	15000005 	strne	r0, [r0, #-5]
 5cc:	76025001 	strvc	r5, [r2], -r1
 5d0:	51011500 	tstpl	r1, r0, lsl #10
 5d4:	00680305 	rsbeq	r0, r8, r5, lsl #6
 5d8:	01150000 	tsteq	r5, r0
 5dc:	00330152 	eorseq	r0, r3, r2, asr r1
 5e0:	0005c014 	andeq	ip, r5, r4, lsl r0
 5e4:	000d0c00 	andeq	r0, sp, r0, lsl #24
 5e8:	00060200 	andeq	r0, r6, r0, lsl #4
 5ec:	50011500 	andpl	r1, r1, r0, lsl #10
 5f0:	15007602 	strne	r7, [r0, #-1538]	; 0xfffff9fe
 5f4:	03055101 	movweq	r5, #20737	; 0x5101
 5f8:	0000006c 	andeq	r0, r0, ip, rrx
 5fc:	01520115 	cmpeq	r2, r5, lsl r1
 600:	e8140033 	ldmda	r4, {r0, r1, r4, r5}
 604:	b0000005 	andlt	r0, r0, r5
 608:	36000009 	strcc	r0, [r0], -r9
 60c:	15000006 	strne	r0, [r0, #-6]
 610:	3a015001 	bcc	5461c <va_printk+0x5421c>
 614:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 618:	157dd091 	ldrbne	sp, [sp, #-145]!	; 0xffffff6f
 61c:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 620:	53011580 	movwpl	r1, #5504	; 0x1580
 624:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
 628:	02007d02 	andeq	r7, r0, #128	; 0x80
 62c:	02150075 	andseq	r0, r5, #117, 0	; 0x75
 630:	7602047d 			; <UNDEFINED> instruction: 0x7602047d
 634:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
 638:	b0000006 	andlt	r0, r0, r6
 63c:	6a000009 	bvs	668 <.debug_info+0x668>
 640:	15000006 	strne	r0, [r0, #-6]
 644:	3a015001 	bcc	54650 <va_printk+0x54250>
 648:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 64c:	157ed091 	ldrbne	sp, [lr, #-145]!	; 0xffffff6f
 650:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 654:	53011580 	movwpl	r1, #5504	; 0x1580
 658:	15007a02 	strne	r7, [r0, #-2562]	; 0xfffff5fe
 65c:	02007d02 	andeq	r7, r0, #128	; 0x80
 660:	02150075 	andseq	r0, r5, #117, 0	; 0x75
 664:	7602047d 			; <UNDEFINED> instruction: 0x7602047d
 668:	14140000 	ldrne	r0, [r4], #-0
 66c:	24000006 	strcs	r0, [r0], #-6
 670:	8800000d 	stmdahi	r0, {r0, r2, r3}
 674:	15000006 	strne	r0, [r0, #-6]
 678:	91035001 	tstls	r3, r1
 67c:	01157dd0 			; <UNDEFINED> instruction: 0x01157dd0
 680:	28030551 	stmdacs	r3, {r0, r4, r6, r8, sl}
 684:	00000000 	andeq	r0, r0, r0
 688:	00062814 	andeq	r2, r6, r4, lsl r8
 68c:	000d3000 	andeq	r3, sp, r0
 690:	0006a400 	andeq	sl, r6, r0, lsl #8
 694:	50011500 	andpl	r1, r1, r0, lsl #10
 698:	7dd09103 	ldfvcp	f1, [r0, #12]
 69c:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 6a0:	007ed091 			; <UNDEFINED> instruction: 0x007ed091
 6a4:	00064c14 	andeq	r4, r6, r4, lsl ip
 6a8:	000d1800 	andeq	r1, sp, r0, lsl #16
 6ac:	0006dd00 	andeq	sp, r6, r0, lsl #26
 6b0:	50011500 	andpl	r1, r1, r0, lsl #10
 6b4:	00140305 	andseq	r0, r4, r5, lsl #6
 6b8:	01150000 	tsteq	r5, r0
 6bc:	00030551 	andeq	r0, r3, r1, asr r5
 6c0:	15000000 	strne	r0, [r0, #-0]
 6c4:	03055201 	movweq	r5, #20993	; 0x5201
 6c8:	00000018 	andeq	r0, r0, r8, lsl r0
 6cc:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
 6d0:	02159f08 	andseq	r9, r5, #8, 30
 6d4:	0305007d 	movweq	r0, #20605	; 0x507d
 6d8:	00000080 	andeq	r0, r0, r0, lsl #1
 6dc:	06501b00 	ldrbeq	r1, [r0], -r0, lsl #22
 6e0:	0d3c0000 	ldceq	0, cr0, [ip, #-0]
 6e4:	70140000 	andsvc	r0, r4, r0
 6e8:	b0000006 	andlt	r0, r0, r6
 6ec:	1a000009 	bne	718 <.debug_info+0x718>
 6f0:	15000007 	strne	r0, [r0, #-7]
 6f4:	40015001 	andmi	r5, r1, r1
 6f8:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 6fc:	157dd091 	ldrbne	sp, [sp, #-145]!	; 0xffffff6f
 700:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 704:	53011580 	movwpl	r1, #5504	; 0x1580
 708:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
 70c:	02007d02 	andeq	r7, r0, #128	; 0x80
 710:	02150075 	andseq	r0, r5, #117, 0	; 0x75
 714:	7602047d 			; <UNDEFINED> instruction: 0x7602047d
 718:	90140000 	andsls	r0, r4, r0
 71c:	b0000006 	andlt	r0, r0, r6
 720:	4e000009 	cdpmi	0, 0, cr0, cr0, cr9, {0}
 724:	15000007 	strne	r0, [r0, #-7]
 728:	40015001 	andmi	r5, r1, r1
 72c:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 730:	157ed091 	ldrbne	sp, [lr, #-145]!	; 0xffffff6f
 734:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 738:	53011580 	movwpl	r1, #5504	; 0x1580
 73c:	15007a02 	strne	r7, [r0, #-2562]	; 0xfffff5fe
 740:	02007d02 	andeq	r7, r0, #128	; 0x80
 744:	02150075 	andseq	r0, r5, #117, 0	; 0x75
 748:	7602047d 			; <UNDEFINED> instruction: 0x7602047d
 74c:	9c140000 	ldcls	0, cr0, [r4], {-0}
 750:	00000006 	andeq	r0, r0, r6
 754:	6a00000d 	bvs	790 <.debug_info+0x790>
 758:	15000007 	strne	r0, [r0, #-7]
 75c:	91035001 	tstls	r3, r1
 760:	01157dd0 			; <UNDEFINED> instruction: 0x01157dd0
 764:	d2910351 	addsle	r0, r1, #1140850689	; 0x44000001
 768:	b014007e 	andslt	r0, r4, lr, ror r0
 76c:	00000006 	andeq	r0, r0, r6
 770:	8600000d 	strhi	r0, [r0], -sp
 774:	15000007 	strne	r0, [r0, #-7]
 778:	91035001 	tstls	r3, r1
 77c:	01157dd0 			; <UNDEFINED> instruction: 0x01157dd0
 780:	d0910351 	addsle	r0, r1, r1, asr r3
 784:	d014007e 	andsle	r0, r4, lr, ror r0
 788:	18000006 	stmdane	r0, {r1, r2}
 78c:	bc00000d 	stclt	0, cr0, [r0], {13}
 790:	15000007 	strne	r0, [r0, #-7]
 794:	03055001 	movweq	r5, #20481	; 0x5001
 798:	000000bc 	strheq	r0, [r0], -ip
 79c:	05510115 	ldrbeq	r0, [r1, #-277]	; 0xfffffeeb
 7a0:	00000003 	andeq	r0, r0, r3
 7a4:	52011500 	andpl	r1, r1, #0, 10
 7a8:	00180305 	andseq	r0, r8, r5, lsl #6
 7ac:	01150000 	tsteq	r5, r0
 7b0:	b6080253 			; <UNDEFINED> instruction: 0xb6080253
 7b4:	007d0215 	rsbseq	r0, sp, r5, lsl r2
 7b8:	00007602 	andeq	r7, r0, r2, lsl #12
 7bc:	0006d41b 	andeq	sp, r6, fp, lsl r4
 7c0:	000d3c00 	andeq	r3, sp, r0, lsl #24
 7c4:	d4250000 	strtle	r0, [r5], #-0
 7c8:	28000006 	stmdacs	r0, {r1, r2}
 7cc:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
 7d0:	26000007 	strcs	r0, [r0], -r7
 7d4:	c5010064 	strgt	r0, [r1, #-100]	; 0xffffff9c
 7d8:	0000250c 	andeq	r2, r0, ip, lsl #10
 7dc:	06f81600 	ldrbteq	r1, [r8], r0, lsl #12
 7e0:	01740000 	cmneq	r4, r0
 7e4:	01150000 	tsteq	r5, r0
 7e8:	d0910350 	addsle	r0, r1, r0, asr r3
 7ec:	5101157d 	tstpl	r1, sp, ror r5
 7f0:	00007502 	andeq	r7, r0, r2, lsl #10
 7f4:	04801400 	streq	r1, [r0], #1024	; 0x400
 7f8:	0c2e0000 	stceq	0, cr0, [lr], #-0
 7fc:	08090000 	stmdaeq	r9, {}	; <UNPREDICTABLE>
 800:	01150000 	tsteq	r5, r0
 804:	00770250 	rsbseq	r0, r7, r0, asr r2
 808:	052c1400 	streq	r1, [ip, #-1024]!	; 0xfffffc00
 80c:	0d180000 	ldceq	0, cr0, [r8, #-0]
 810:	08420000 	stmdaeq	r2, {}^	; <UNPREDICTABLE>
 814:	01150000 	tsteq	r5, r0
 818:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 81c:	15000000 	strne	r0, [r0, #-0]
 820:	03055101 	movweq	r5, #20737	; 0x5101
 824:	00000000 	andeq	r0, r0, r0
 828:	05520115 	ldrbeq	r0, [r2, #-277]	; 0xfffffeeb
 82c:	00001803 	andeq	r1, r0, r3, lsl #16
 830:	53011500 	movwpl	r1, #5376	; 0x1500
 834:	15980802 	ldrne	r0, [r8, #2050]	; 0x802
 838:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 83c:	00005c03 	andeq	r5, r0, r3, lsl #24
 840:	301b0000 	andscc	r0, fp, r0
 844:	3c000005 	stccc	0, cr0, [r0], {5}
 848:	1400000d 	strne	r0, [r0], #-13
 84c:	00000730 	andeq	r0, r0, r0, lsr r7
 850:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
 854:	00000878 	andeq	r0, r0, r8, ror r8
 858:	01500115 	cmpeq	r0, r5, lsl r1
 85c:	5101153a 	tstpl	r1, sl, lsr r5
 860:	7dd09103 	ldfvcp	f1, [r0, #12]
 864:	02520115 	subseq	r0, r2, #1073741829	; 0x40000005
 868:	02158008 	andseq	r8, r5, #8, 0
 86c:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 870:	7d021500 	cfstr32vc	mvfx1, [r2, #-0]
 874:	00310104 	eorseq	r0, r1, r4, lsl #2
 878:	00076414 	andeq	r6, r7, r4, lsl r4
 87c:	0009b000 	andeq	fp, r9, r0
 880:	0008a500 	andeq	sl, r8, r0, lsl #10
 884:	50011500 	andpl	r1, r1, r0, lsl #10
 888:	01153a01 	tsteq	r5, r1, lsl #20
 88c:	d0910351 	addsle	r0, r1, r1, asr r3
 890:	5201157d 	andpl	r1, r1, #524288000	; 0x1f400000
 894:	15800802 	strne	r0, [r0, #2050]	; 0x802
 898:	02007d02 	andeq	r7, r0, #128	; 0x80
 89c:	02150075 	andseq	r0, r5, #117, 0	; 0x75
 8a0:	3001047d 	andcc	r0, r1, sp, ror r4
 8a4:	07981400 	ldreq	r1, [r8, r0, lsl #8]
 8a8:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
 8ac:	08d20000 	ldmeq	r2, {}^	; <UNPREDICTABLE>
 8b0:	01150000 	tsteq	r5, r0
 8b4:	15400150 	strbne	r0, [r0, #-336]	; 0xfffffeb0
 8b8:	91035101 	tstls	r3, r1, lsl #2
 8bc:	01157dd0 			; <UNDEFINED> instruction: 0x01157dd0
 8c0:	80080252 	andhi	r0, r8, r2, asr r2
 8c4:	007d0215 	rsbseq	r0, sp, r5, lsl r2
 8c8:	15007502 	strne	r7, [r0, #-1282]	; 0xfffffafe
 8cc:	01047d02 	tsteq	r4, r2, lsl #26
 8d0:	cc140030 	ldcgt	0, cr0, [r4], {48}	; 0x30
 8d4:	b0000007 	andlt	r0, r0, r7
 8d8:	ff000009 			; <UNDEFINED> instruction: 0xff000009
 8dc:	15000008 	strne	r0, [r0, #-8]
 8e0:	32015001 	andcc	r5, r1, #1, 0
 8e4:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
 8e8:	157dd091 	ldrbne	sp, [sp, #-145]!	; 0xffffff6f
 8ec:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 8f0:	7d021580 	cfstr32vc	mvfx1, [r2, #-512]	; 0xfffffe00
 8f4:	00750200 	rsbseq	r0, r5, r0, lsl #4
 8f8:	047d0215 	ldrbteq	r0, [sp], #-533	; 0xfffffdeb
 8fc:	14003001 	strne	r3, [r0], #-1
 900:	00000814 	andeq	r0, r0, r4, lsl r8
 904:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
 908:	0000092c 	andeq	r0, r0, ip, lsr #18
 90c:	01500115 	cmpeq	r0, r5, lsl r1
 910:	51011538 	tstpl	r1, r8, lsr r5
 914:	7dd09103 	ldfvcp	f1, [r0, #12]
 918:	02520115 	subseq	r0, r2, #1073741829	; 0x40000005
 91c:	02158008 	andseq	r8, r5, #8, 0
 920:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 924:	7d021500 	cfstr32vc	mvfx1, [r2, #-0]
 928:	00300104 	eorseq	r0, r0, r4, lsl #2
 92c:	00083414 	andeq	r3, r8, r4, lsl r4
 930:	000d1800 	andeq	r1, sp, r0, lsl #16
 934:	00094f00 	andeq	r4, r9, r0, lsl #30
 938:	50011500 	andpl	r1, r1, r0, lsl #10
 93c:	00e40305 	rsceq	r0, r4, r5, lsl #6
 940:	01150000 	tsteq	r5, r0
 944:	007a0251 	rsbseq	r0, sl, r1, asr r2
 948:	02520115 	subseq	r0, r2, #1073741829	; 0x40000005
 94c:	2700007a 	smlsdxcs	r0, sl, r0, r0
 950:	00000844 	andeq	r0, r0, r4, asr #16
 954:	00000961 	andeq	r0, r0, r1, ror #18
 958:	04500115 	ldrbeq	r0, [r0], #-277	; 0xfffffeeb
 95c:	067dc891 			; <UNDEFINED> instruction: 0x067dc891
 960:	08581400 	ldmdaeq	r8, {sl, ip}^
 964:	0d180000 	ldceq	0, cr0, [r8, #-0]
 968:	09900000 	ldmibeq	r0, {}	; <UNPREDICTABLE>
 96c:	01150000 	tsteq	r5, r0
 970:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 974:	15000001 	strne	r0, [r0, #-1]
 978:	03055101 	movweq	r5, #20737	; 0x5101
 97c:	00000000 	andeq	r0, r0, r0
 980:	05520115 	ldrbeq	r0, [r2, #-277]	; 0xfffffeeb
 984:	00001803 	andeq	r1, r0, r3, lsl #16
 988:	53011500 	movwpl	r1, #5376	; 0x1500
 98c:	00e20802 	rsceq	r0, r2, r2, lsl #16
 990:	00085c1b 	andeq	r5, r8, fp, lsl ip
 994:	000d3c00 	andeq	r3, sp, r0, lsl #24
 998:	17000000 	strne	r0, [r0, -r0]
 99c:	000000cc 	andeq	r0, r0, ip, asr #1
 9a0:	000009ab 	andeq	r0, r0, fp, lsr #19
 9a4:	00003318 	andeq	r3, r0, r8, lsl r3
 9a8:	04000900 	streq	r0, [r0], #-2304	; 0xfffff700
 9ac:	0000099b 	muleq	r0, fp, r9
 9b0:	0002f219 	andeq	pc, r2, r9, lsl r2	; <UNPREDICTABLE>
 9b4:	01490100 	mrseq	r0, (UNDEF: 89)
 9b8:	00000334 	andeq	r0, r0, r4, lsr r3
 9bc:	000000e0 	andeq	r0, r0, r0, ror #1
 9c0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 9c4:	0b199c01 	bleq	6679d0 <va_printk+0x6675d0>
 9c8:	69280000 	stmdbvs	r8!, {}	; <UNPREDICTABLE>
 9cc:	01000003 	tsteq	r0, r3
 9d0:	00330f49 	eorseq	r0, r3, r9, asr #30
 9d4:	05430000 	strbeq	r0, [r3, #-0]
 9d8:	053d0000 	ldreq	r0, [sp, #-0]!
 9dc:	641a0000 	ldrvs	r0, [sl], #-0
 9e0:	01007473 	tsteq	r0, r3, ror r4
 9e4:	03341b49 	teqeq	r4, #74752	; 0x12400
 9e8:	05810000 	streq	r0, [r1]
 9ec:	05710000 	ldrbeq	r0, [r1, #-0]!
 9f0:	6e1a0000 	cdpvs	0, 1, cr0, cr10, cr0, {0}
 9f4:	24490100 	strbcs	r0, [r9], #-256	; 0xffffff00
 9f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 9fc:	000005e5 	andeq	r0, r0, r5, ror #11
 a00:	000005e1 	andeq	r0, r0, r1, ror #11
 a04:	6c61761a 	stclvs	6, cr7, [r1], #-104	; 0xffffff98
 a08:	2b490100 	blcs	1240e10 <va_printk+0x1240a10>
 a0c:	0000002c 	andeq	r0, r0, ip, lsr #32
 a10:	0000060f 	andeq	r0, r0, pc, lsl #12
 a14:	00000603 	andeq	r0, r0, r3, lsl #12
 a18:	00007928 	andeq	r7, r0, r8, lsr #18
 a1c:	34490100 	strbcc	r0, [r9], #-256	; 0xffffff00
 a20:	0000002c 	andeq	r0, r0, ip, lsr #32
 a24:	00000665 	andeq	r0, r0, r5, ror #12
 a28:	0000065f 	andeq	r0, r0, pc, asr r6
 a2c:	00036e1e 	andeq	r6, r3, lr, lsl lr
 a30:	3f490100 	svccc	0x00490100
 a34:	0000002c 	andeq	r0, r0, ip, lsr #32
 a38:	23049102 	movwcs	r9, #16642	; 0x4102
 a3c:	00667562 	rsbeq	r7, r6, r2, ror #10
 a40:	19074e01 	stmdbne	r7, {r0, r9, sl, fp, lr}
 a44:	0300000b 	movweq	r0, #11
 a48:	1f7fa891 	svcne	0x007fa891
 a4c:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
 a50:	00033411 	andeq	r3, r3, r1, lsl r4
 a54:	0006af00 	andeq	sl, r6, r0, lsl #30
 a58:	00068f00 	andeq	r8, r6, r0, lsl #30
 a5c:	00751f00 	rsbseq	r1, r5, r0, lsl #30
 a60:	330b4f01 	movwcc	r4, #48897	; 0xbf01
 a64:	95000000 	strls	r0, [r0, #-0]
 a68:	81000007 	tsthi	r0, r7
 a6c:	21000007 	tstcs	r0, r7
 a70:	00000101 	andeq	r0, r0, r1, lsl #2
 a74:	00000b39 	andeq	r0, r0, r9, lsr fp
 a78:	00000305 	andeq	r0, r0, r5, lsl #6
 a7c:	4c250000 	stcmi	0, cr0, [r5], #-0
 a80:	78000001 	stmdavc	r0, {r0}
 a84:	a0000000 	andge	r0, r0, r0
 a88:	2000000a 	andcs	r0, r0, sl
 a8c:	000002d8 	ldrdeq	r0, [r0], -r8
 a90:	330d5401 	movwcc	r5, #54273	; 0xd401
 a94:	16000000 	strne	r0, [r0], -r0
 a98:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
 a9c:	00000008 	andeq	r0, r0, r8
 aa0:	00020414 	andeq	r0, r2, r4, lsl r4
 aa4:	000bcb00 	andeq	ip, fp, r0, lsl #22
 aa8:	000ab500 	andeq	fp, sl, r0, lsl #10
 aac:	51011500 	tstpl	r1, r0, lsl #10
 ab0:	7fa09103 	svcvc	0x00a09103
 ab4:	02181400 	andseq	r1, r8, #0, 8
 ab8:	0b3e0000 	bleq	f80ac0 <va_printk+0xf806c0>
 abc:	0ad60000 	beq	ff580ac4 <va_printk+0xff5806c4>
 ac0:	01150000 	tsteq	r5, r0
 ac4:	00750250 	rsbseq	r0, r5, r0, asr r2
 ac8:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
 acc:	01150074 	tsteq	r5, r4, ror r0
 ad0:	a0910353 	addsge	r0, r1, r3, asr r3
 ad4:	7014007f 	andsvc	r0, r4, pc, ror r0
 ad8:	18000002 	stmdane	r0, {r1}
 adc:	0f00000d 	svceq	0x0000000d
 ae0:	1500000b 	strne	r0, [r0, #-11]
 ae4:	03055001 	movweq	r5, #20481	; 0x5001
 ae8:	00000014 	andeq	r0, r0, r4, lsl r0
 aec:	05510115 	ldrbeq	r0, [r1, #-277]	; 0xfffffeeb
 af0:	00000003 	andeq	r0, r0, r3
 af4:	52011500 	andpl	r1, r1, #0, 10
 af8:	00000305 	andeq	r0, r0, r5, lsl #6
 afc:	01150000 	tsteq	r5, r0
 b00:	79080253 	stmdbvc	r8, {r0, r1, r4, r6, r9}
 b04:	007d0215 	rsbseq	r0, sp, r5, lsl r2
 b08:	00280305 	eoreq	r0, r8, r5, lsl #6
 b0c:	1b000000 	blne	b14 <.debug_info+0xb14>
 b10:	00000274 	andeq	r0, r0, r4, ror r2
 b14:	00000d3c 	andeq	r0, r0, ip, lsr sp
 b18:	00c51700 	sbceq	r1, r5, r0, lsl #14
 b1c:	0b290000 	bleq	a40b24 <va_printk+0xa40724>
 b20:	33180000 	tstcc	r8, #0, 0
 b24:	3f000000 	svccc	0x00000000
 b28:	00cc1700 	sbceq	r1, ip, r0, lsl #14
 b2c:	0b390000 	bleq	e40b34 <va_printk+0xe40734>
 b30:	33180000 	tstcc	r8, #0, 0
 b34:	04000000 	streq	r0, [r0], #-0
 b38:	0b290400 	bleq	a41b40 <va_printk+0xa41740>
 b3c:	18190000 	ldmdane	r9, {}	; <UNPREDICTABLE>
 b40:	01000003 	tsteq	r0, r3
 b44:	03340e38 	teqeq	r4, #56, 28	; 0x380
 b48:	00380000 	eorseq	r0, r8, r0
 b4c:	00380000 	eorseq	r0, r8, r0
 b50:	9c010000 	stcls	0, cr0, [r1], {-0}
 b54:	00000bcb 	andeq	r0, r0, fp, asr #23
 b58:	7473641a 	ldrbtvc	r6, [r3], #-1050	; 0xfffffbe6
 b5c:	1c380100 	ldfnes	f0, [r8], #-0
 b60:	00000334 	andeq	r0, r0, r4, lsr r3
 b64:	00000857 	andeq	r0, r0, r7, asr r8
 b68:	0000084d 	andeq	r0, r0, sp, asr #16
 b6c:	01006e1a 	tsteq	r0, sl, lsl lr
 b70:	002c2538 	eoreq	r2, ip, r8, lsr r5
 b74:	089e0000 	ldmeq	lr, {}	; <UNPREDICTABLE>
 b78:	089a0000 	ldmeq	sl, {}	; <UNPREDICTABLE>
 b7c:	701a0000 	andsvc	r0, sl, r0
 b80:	2e380100 	rsfcse	f0, f0, f0
 b84:	00000334 	andeq	r0, r0, r4, lsr r3
 b88:	000008c7 	andeq	r0, r0, r7, asr #17
 b8c:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
 b90:	0002a728 	andeq	sl, r2, r8, lsr #14
 b94:	37380100 	ldrcc	r0, [r8, -r0, lsl #2]!
 b98:	00000334 	andeq	r0, r0, r4, lsr r3
 b9c:	00000901 	andeq	r0, r0, r1, lsl #18
 ba0:	000008fd 	strdeq	r0, [r0], -sp
 ba4:	6e656c1f 	mcrvs	12, 3, r6, cr5, cr15, {0}
 ba8:	063a0100 	ldrteq	r0, [sl], -r0, lsl #2
 bac:	0000002c 	andeq	r0, r0, ip, lsr #32
 bb0:	00000927 	andeq	r0, r0, r7, lsr #18
 bb4:	0000091f 	andeq	r0, r0, pc, lsl r9
 bb8:	0100731f 	tsteq	r0, pc, lsl r3
 bbc:	0334083e 	teqeq	r4, #4063232	; 0x3e0000
 bc0:	09750000 	ldmdbeq	r5!, {}^	; <UNPREDICTABLE>
 bc4:	09730000 	ldmdbeq	r3!, {}^	; <UNPREDICTABLE>
 bc8:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 bcc:	00646170 	rsbeq	r6, r4, r0, ror r1
 bd0:	340e2e01 	strcc	r2, [lr], #-3585	; 0xfffff1ff
 bd4:	14000003 	strne	r0, [r0], #-3
 bd8:	24000000 	strcs	r0, [r0], #-0
 bdc:	01000000 	mrseq	r0, (UNDEF: 0)
 be0:	000c2e9c 	muleq	ip, ip, lr
 be4:	00701a00 	rsbseq	r1, r0, r0, lsl #20
 be8:	34182e01 	ldrcc	r2, [r8], #-3585	; 0xfffff1ff
 bec:	8e000003 	cdphi	0, 0, cr0, cr0, cr3, {0}
 bf0:	88000009 	stmdahi	r0, {r0, r3}
 bf4:	28000009 	stmdacs	r0, {r0, r3}
 bf8:	00000369 	andeq	r0, r0, r9, ror #6
 bfc:	34222e01 	strtcc	r2, [r2], #-3585	; 0xfffff1ff
 c00:	bd000003 	stclt	0, cr0, [r0, #-12]
 c04:	b9000009 	stmdblt	r0, {r0, r3}
 c08:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
 c0c:	00000079 	andeq	r0, r0, r9, ror r0
 c10:	2c2c2e01 	stccs	14, cr2, [ip], #-4
 c14:	01000000 	mrseq	r0, (UNDEF: 0)
 c18:	656c1f52 	strbvs	r1, [ip, #-3922]!	; 0xfffff0ae
 c1c:	2f01006e 	svccs	0x0001006e
 c20:	00002c06 	andeq	r2, r0, r6, lsl #24
 c24:	0009e000 	andeq	lr, r9, r0
 c28:	0009de00 	andeq	sp, r9, r0, lsl #28
 c2c:	0c190000 	ldceq	0, cr0, [r9], {-0}
 c30:	01000000 	mrseq	r0, (UNDEF: 0)
 c34:	002c0c27 	eoreq	r0, ip, r7, lsr #24
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00140000 	andseq	r0, r4, r0
 c40:	9c010000 	stcls	0, cr0, [r1], {-0}
 c44:	00000c5b 	andeq	r0, r0, fp, asr ip
 c48:	0100631a 	tsteq	r0, sl, lsl r3
 c4c:	002c1827 	eoreq	r1, ip, r7, lsr #16
 c50:	09f90000 	ldmibeq	r9!, {}^	; <UNPREDICTABLE>
 c54:	09f30000 	ldmibeq	r3!, {}^	; <UNPREDICTABLE>
 c58:	2a000000 	bcs	c60 <.debug_info+0xc60>
 c5c:	0000028e 	andeq	r0, r0, lr, lsl #5
 c60:	94061f01 	strls	r1, [r6], #-3841	; 0xfffff0ff
 c64:	64000002 	strvs	r0, [r0], #-2
 c68:	01000000 	mrseq	r0, (UNDEF: 0)
 c6c:	000ceb9c 	muleq	ip, ip, fp
 c70:	02282800 	eoreq	r2, r8, #0, 16
 c74:	1f010000 	svcne	0x00010000
 c78:	0000aa1b 	andeq	sl, r0, fp, lsl sl
 c7c:	000a2b00 	andeq	r2, sl, r0, lsl #22
 c80:	000a2700 	andeq	r2, sl, r0, lsl #14
 c84:	02f72800 	rscseq	r2, r7, #0, 16
 c88:	1f010000 	svcne	0x00010000
 c8c:	0000dd30 	andeq	sp, r0, r0, lsr sp
 c90:	000a5000 	andeq	r5, sl, r0
 c94:	000a4c00 	andeq	r4, sl, r0, lsl #24
 c98:	01012100 	mrseq	r2, (UNDEF: 17)
 c9c:	0cfb0000 	ldcleq	0, cr0, [fp]
 ca0:	03050000 	movweq	r0, #20480	; 0x5000
 ca4:	00000008 	andeq	r0, r0, r8
 ca8:	0002dc14 	andeq	sp, r2, r4, lsl ip
 cac:	000d1800 	andeq	r1, sp, r0, lsl #16
 cb0:	000ce100 	andeq	lr, ip, r0, lsl #2
 cb4:	50011500 	andpl	r1, r1, r0, lsl #10
 cb8:	00140305 	andseq	r0, r4, r5, lsl #6
 cbc:	01150000 	tsteq	r5, r0
 cc0:	00030551 	andeq	r0, r3, r1, asr r5
 cc4:	15000000 	strne	r0, [r0, #-0]
 cc8:	03055201 	movweq	r5, #20993	; 0x5201
 ccc:	00000008 	andeq	r0, r0, r8
 cd0:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
 cd4:	02152008 	andseq	r2, r5, #8, 0
 cd8:	0305007d 	movweq	r0, #20605	; 0x507d
 cdc:	00000050 	andeq	r0, r0, r0, asr r0
 ce0:	02e01b00 	rsceq	r1, r0, #0, 22
 ce4:	0d3c0000 	ldceq	0, cr0, [ip, #-0]
 ce8:	17000000 	strne	r0, [r0, -r0]
 cec:	000000cc 	andeq	r0, r0, ip, asr #1
 cf0:	00000cfb 	strdeq	r0, [r0], -fp
 cf4:	00003318 	andeq	r3, r0, r8, lsl r3
 cf8:	04000e00 	streq	r0, [r0], #-3584	; 0xfffff200
 cfc:	00000ceb 	andeq	r0, r0, fp, ror #25
 d00:	0002ca2b 	andeq	ip, r2, fp, lsr #20
 d04:	0002ca00 	andeq	ip, r2, r0, lsl #20
 d08:	07f30300 	ldrbeq	r0, [r3, r0, lsl #6]!
 d0c:	0003612b 	andeq	r6, r3, fp, lsr #2
 d10:	00036100 	andeq	r6, r3, r0, lsl #2
 d14:	05f00300 	ldrbeq	r0, [r0, #768]!	; 0x300
 d18:	0002de2b 	andeq	sp, r2, fp, lsr #28
 d1c:	0002de00 	andeq	sp, r2, r0, lsl #28
 d20:	06280300 	strteq	r0, [r8], -r0, lsl #6
 d24:	00032a2b 	andeq	r2, r3, fp, lsr #20
 d28:	00032a00 	andeq	r2, r3, r0, lsl #20
 d2c:	05ef0300 	strbeq	r0, [pc, #768]!	; 1034 <va_printk+0xc34>
 d30:	0002d12b 	andeq	sp, r2, fp, lsr #2
 d34:	0002d100 	andeq	sp, r2, r0, lsl #2
 d38:	07f20300 	ldrbeq	r0, [r2, r0, lsl #6]!
 d3c:	00010e2b 	andeq	r0, r1, fp, lsr #28
 d40:	00010e00 	andeq	r0, r1, r0, lsl #28
 d44:	066e0300 	strbteq	r0, [lr], -r0, lsl #6
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <va_printk+0x2bfcac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <va_printk+0x2ce474>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <va_printk+0xe83468>
  58:	0b390b3b 	bleq	e42d4c <va_printk+0xe4294c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <va_printk+0x3890>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b0b0e03 	bleq	2c3884 <va_printk+0x2c3484>
  74:	0b3b0b3a 	bleq	ec2d64 <va_printk+0xec2964>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  84:	0019340b 	andseq	r3, r9, fp, lsl #8
  88:	000f0c00 	andeq	r0, pc, r0, lsl #24
  8c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <va_printk+0x380900>
  98:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <va_printk+0x2008b8>
  b4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a0e0300 	bcc	380ccc <va_printk+0x3808cc>
  c8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	1742b717 	smlaldne	fp, r2, r7, r7
  d4:	34100000 	ldrcc	r0, [r0], #-0
  d8:	3a080300 	bcc	200ce0 <va_printk+0x2008e0>
  dc:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  e4:	1742b717 	smlaldne	fp, r2, r7, r7
  e8:	34110000 	ldrcc	r0, [r1], #-0
  ec:	3a0e0300 	bcc	380cf4 <va_printk+0x3808f4>
  f0:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f8:	1742b717 	smlaldne	fp, r2, r7, r7
  fc:	34120000 	ldrcc	r0, [r2], #-0
 100:	3a080300 	bcc	200d08 <va_printk+0x200908>
 104:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 108:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 10c:	13000018 	movwne	r0, #24
 110:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 114:	00001301 	andeq	r1, r0, r1, lsl #6
 118:	01828914 	orreq	r8, r2, r4, lsl r9
 11c:	31011101 	tstcc	r1, r1, lsl #2
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	828a1500 	addhi	r1, sl, #0, 10
 128:	18020001 	stmdane	r2, {r0}
 12c:	00184291 	mulseq	r8, r1, r2
 130:	82891600 	addhi	r1, r9, #0, 12
 134:	01110101 	tsteq	r1, r1, lsl #2
 138:	00001331 	andeq	r1, r0, r1, lsr r3
 13c:	49010117 	stmdbmi	r1, {r0, r1, r2, r4, r8}
 140:	00130113 	andseq	r0, r3, r3, lsl r1
 144:	00211800 	eoreq	r1, r1, r0, lsl #16
 148:	0b2f1349 	bleq	bc4e74 <va_printk+0xbc4a74>
 14c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 150:	3a0e0301 	bcc	380d5c <va_printk+0x38095c>
 154:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 158:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 15c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 160:	97184006 	ldrls	r4, [r8, -r6]
 164:	13011942 	movwne	r1, #6466	; 0x1942
 168:	051a0000 	ldreq	r0, [sl, #-0]
 16c:	3a080300 	bcc	200d74 <va_printk+0x200974>
 170:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 174:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 178:	1742b717 	smlaldne	fp, r2, r7, r7
 17c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
 180:	11000182 	smlabbne	r0, r2, r1, r0
 184:	00133101 	andseq	r3, r3, r1, lsl #2
 188:	00051c00 	andeq	r1, r5, r0, lsl #24
 18c:	0b3a0803 	bleq	e821a0 <va_printk+0xe81da0>
 190:	0b390b3b 	bleq	e42e84 <va_printk+0xe42a84>
 194:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 198:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 19c:	03193f01 	tsteq	r9, #1, 30
 1a0:	3b0b3a0e 	blcc	2ce9e0 <va_printk+0x2ce5e0>
 1a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1a8:	11134919 	tstne	r3, r9, lsl r9
 1ac:	40061201 	andmi	r1, r6, r1, lsl #4
 1b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 1b4:	00001301 	andeq	r1, r0, r1, lsl #6
 1b8:	0300051e 	movweq	r0, #1310	; 0x51e
 1bc:	3b0b3a0e 	blcc	2ce9fc <va_printk+0x2ce5fc>
 1c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c4:	00180213 	andseq	r0, r8, r3, lsl r2
 1c8:	00341f00 	eorseq	r1, r4, r0, lsl #30
 1cc:	0b3a0803 	bleq	e821e0 <va_printk+0xe81de0>
 1d0:	0b390b3b 	bleq	e42ec4 <va_printk+0xe42ac4>
 1d4:	17021349 	strne	r1, [r2, -r9, asr #6]
 1d8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1dc:	00342000 	eorseq	r2, r4, r0
 1e0:	0b3a0e03 	bleq	e839f4 <va_printk+0xe835f4>
 1e4:	0b390b3b 	bleq	e42ed8 <va_printk+0xe42ad8>
 1e8:	17021349 	strne	r1, [r2, -r9, asr #6]
 1ec:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1f0:	00342100 	eorseq	r2, r4, r0, lsl #2
 1f4:	13490e03 	movtne	r0, #40451	; 0x9e03
 1f8:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 1fc:	0b220000 	bleq	880204 <va_printk+0x87fe04>
 200:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 204:	23000006 	movwcs	r0, #6
 208:	08030034 	stmdaeq	r3, {r2, r4, r5}
 20c:	0b3b0b3a 	bleq	ec2efc <va_printk+0xec2afc>
 210:	13490b39 	movtne	r0, #39737	; 0x9b39
 214:	00001802 	andeq	r1, r0, r2, lsl #16
 218:	03003424 	movweq	r3, #1060	; 0x424
 21c:	3b0b3a0e 	blcc	2cea5c <va_printk+0x2ce65c>
 220:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 224:	00180213 	andseq	r0, r8, r3, lsl r2
 228:	010b2500 	tsteq	fp, r0, lsl #10
 22c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 230:	00001301 	andeq	r1, r0, r1, lsl #6
 234:	03003426 	movweq	r3, #1062	; 0x426
 238:	3b0b3a08 	blcc	2cea60 <va_printk+0x2ce660>
 23c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 240:	27000013 	smladcs	r0, r3, r0, r0
 244:	01018289 	smlabbeq	r1, r9, r2, r8
 248:	13010111 	movwne	r0, #4369	; 0x1111
 24c:	05280000 	streq	r0, [r8, #-0]!
 250:	3a0e0300 	bcc	380e58 <va_printk+0x380a58>
 254:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 258:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 25c:	1742b717 	smlaldne	fp, r2, r7, r7
 260:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
 264:	3a080301 	bcc	200e70 <va_printk+0x200a70>
 268:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 26c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 270:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 274:	97184006 	ldrls	r4, [r8, -r6]
 278:	13011942 	movwne	r1, #6466	; 0x1942
 27c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
 280:	03193f01 	tsteq	r9, #1, 30
 284:	3b0b3a0e 	blcc	2ceac4 <va_printk+0x2ce6c4>
 288:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 28c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 290:	97184006 	ldrls	r4, [r8, -r6]
 294:	13011942 	movwne	r1, #6466	; 0x1942
 298:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
 29c:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 2a0:	030e6e19 	movweq	r6, #60953	; 0xee19
 2a4:	3b0b3a0e 	blcc	2ceae4 <va_printk+0x2ce6e4>
 2a8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	02f80000 	rscseq	r0, r8, #0, 0
   c:	032f0000 			; <UNDEFINED> instruction: 0x032f0000
  10:	00010000 	andeq	r0, r1, r0
  14:	00032f50 	andeq	r2, r3, r0, asr pc
  18:	00039c00 	andeq	r9, r3, r0, lsl #24
  1c:	56000100 	strpl	r0, [r0], -r0, lsl #2
  20:	0000039c 	muleq	r0, ip, r3
  24:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  28:	b0500001 	subslt	r0, r0, r1
  2c:	fc000003 	stc2	0, cr0, [r0], {3}
  30:	01000003 	tsteq	r0, r3
  34:	03fc5600 	mvnseq	r5, #0, 12
  38:	04000000 	streq	r0, [r0], #-0
  3c:	00010000 	andeq	r0, r1, r0
  40:	00000050 	andeq	r0, r0, r0, asr r0
	...
  50:	0002f800 	andeq	pc, r2, r0, lsl #16
  54:	00032000 	andeq	r2, r3, r0
  58:	90000800 	andls	r0, r0, r0, lsl #16
  5c:	90049340 	andls	r9, r4, r0, asr #6
  60:	20049341 	andcs	r9, r4, r1, asr #6
  64:	9c000003 	stcls	0, cr0, [r0], {3}
  68:	08000003 	stmdaeq	r0, {r0, r1}
  6c:	93509000 	cmpls	r0, #0, 0
  70:	93519004 	cmpls	r1, #4, 0
  74:	00039c04 	andeq	r9, r3, r4, lsl #24
  78:	0003ac00 	andeq	sl, r3, r0, lsl #24
  7c:	90000800 	andls	r0, r0, r0, lsl #16
  80:	90049340 	andls	r9, r4, r0, asr #6
  84:	ac049341 	stcge	3, cr9, [r4], {65}	; 0x41
  88:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
  8c:	08000003 	stmdaeq	r0, {r0, r1}
  90:	93509000 	cmpls	r0, #0, 0
  94:	93519004 	cmpls	r1, #4, 0
  98:	00000004 	andeq	r0, r0, r4
	...
  a8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
  ac:	2f000002 	svccs	0x00000002
  b0:	01000003 	tsteq	r0, r3
  b4:	032f5100 			; <UNDEFINED> instruction: 0x032f5100
  b8:	039c0000 	orrseq	r0, ip, #0, 0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	00039c58 	andeq	r9, r3, r8, asr ip
  c4:	0003b000 	andeq	fp, r3, r0
  c8:	51000100 	mrspl	r0, (UNDEF: 16)
  cc:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  d0:	000003fc 	strdeq	r0, [r0], -ip
  d4:	fc580001 	mrrc2	0, 0, r0, r8, cr1
  d8:	00000003 	andeq	r0, r0, r3
  dc:	04000004 	streq	r0, [r0], #-4
  e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000100 	andeq	r0, r0, r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	10000000 	andne	r0, r0, r0
  f8:	20000003 	andcs	r0, r0, r3
  fc:	01000003 	tsteq	r0, r3
 100:	03205000 	nopeq	{0}	; <UNPREDICTABLE>
 104:	039c0000 	orrseq	r0, ip, #0, 0
 108:	00010000 	andeq	r0, r1, r0
 10c:	00039c55 	andeq	r9, r3, r5, asr ip
 110:	0003a000 	andeq	sl, r3, r0
 114:	50000100 	andpl	r0, r0, r0, lsl #2
 118:	000003a0 	andeq	r0, r0, r0, lsr #7
 11c:	000003a8 	andeq	r0, r0, r8, lsr #7
 120:	01750003 	cmneq	r5, r3
 124:	0003a89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
 128:	0003fc00 	andeq	pc, r3, r0, lsl #24
 12c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 13c:	03340000 	teqeq	r4, #0, 0
 140:	033b0000 	teqeq	fp, #0, 0
 144:	00010000 	andeq	r0, r1, r0
 148:	00033b50 	andeq	r3, r3, r0, asr fp
 14c:	00039c00 	andeq	r9, r3, r0, lsl #24
 150:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 154:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
 158:	000003fc 	strdeq	r0, [r0], -ip
 15c:	00570001 	subseq	r0, r7, r1
	...
 168:	40000000 	andmi	r0, r0, r0
 16c:	58000003 	stmdapl	r0, {r0, r1}
 170:	01000003 	tsteq	r0, r3
 174:	03585000 	cmpeq	r8, #0, 0
 178:	035b0000 	cmpeq	fp, #0, 0
 17c:	00010000 	andeq	r0, r1, r0
 180:	00000053 	andeq	r0, r0, r3, asr r0
 184:	00000000 	andeq	r0, r0, r0
 188:	00000100 	andeq	r0, r0, r0, lsl #2
 18c:	00037400 	andeq	r7, r3, r0, lsl #8
 190:	00039c00 	andeq	r9, r3, r0, lsl #24
 194:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
 198:	0003b09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
 19c:	00040000 	andeq	r0, r4, r0
 1a0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
 1a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000200 	andeq	r0, r0, r0, lsl #4
 1b0:	00039400 	andeq	r9, r3, r0, lsl #8
 1b4:	00039c00 	andeq	r9, r3, r0, lsl #24
 1b8:	30000200 	andcc	r0, r0, r0, lsl #4
 1bc:	0003b09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
 1c0:	0003eb00 	andeq	lr, r3, r0, lsl #22
 1c4:	53000100 	movwpl	r0, #256	; 0x100
	...
 1d4:	000000d4 	ldrdeq	r0, [r0], -r4
 1d8:	000000db 	ldrdeq	r0, [r0], -fp
 1dc:	40900008 	addsmi	r0, r0, r8
 1e0:	41900493 			; <UNDEFINED> instruction: 0x41900493
 1e4:	00db0493 	smullseq	r0, fp, r3, r4
 1e8:	00e00000 	rsceq	r0, r0, r0
 1ec:	00060000 	andeq	r0, r6, r0
 1f0:	40f503f3 	ldrshtmi	r0, [r5], #51	; 0x33
 1f4:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
 200:	007c0000 	rsbseq	r0, ip, r0
 204:	00940000 	addseq	r0, r4, r0
 208:	00080000 	andeq	r0, r8, r0
 20c:	04934090 	ldreq	r4, [r3], #144	; 0x90
 210:	04934190 	ldreq	r4, [r3], #400	; 0x190
 214:	000000bc 	strheq	r0, [r0], -ip
 218:	000000d4 	ldrdeq	r0, [r0], -r4
 21c:	40900008 	addsmi	r0, r0, r8
 220:	41900493 			; <UNDEFINED> instruction: 0x41900493
 224:	00000493 	muleq	r0, r3, r4
	...
 234:	00000400 	andeq	r0, r0, r0, lsl #8
 238:	00000430 	andeq	r0, r0, r0, lsr r4
 23c:	30500001 	subscc	r0, r0, r1
 240:	90000004 	andls	r0, r0, r4
 244:	01000008 	tsteq	r0, r8
 248:	08905900 	ldmeq	r0, {r8, fp, ip, lr}
 24c:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 250:	00040000 	andeq	r0, r4, r0
 254:	9f5001f3 	svcls	0x005001f3
	...
 264:	04000000 	streq	r0, [r0], #-0
 268:	04180000 	ldreq	r0, [r8], #-0
 26c:	00010000 	andeq	r0, r1, r0
 270:	00041851 	andeq	r1, r4, r1, asr r8
 274:	00043000 	andeq	r3, r4, r0
 278:	71000300 	mrsvc	r0, LR_irq
 27c:	04309f01 	ldrteq	r9, [r0], #-3841	; 0xfffff0ff
 280:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 284:	00040000 	andeq	r0, r4, r0
 288:	9f5101f3 	svcls	0x005101f3
	...
 2a0:	00000400 	andeq	r0, r0, r0, lsl #8
 2a4:	00000430 	andeq	r0, r0, r0, lsr r4
 2a8:	30520001 	subscc	r0, r2, r1
 2ac:	64000004 	strvs	r0, [r0], #-4
 2b0:	01000005 	tsteq	r0, r5
 2b4:	05645600 	strbeq	r5, [r4, #-1536]!	; 0xfffffa00
 2b8:	06300000 	ldrteq	r0, [r0], -r0
 2bc:	00010000 	andeq	r0, r1, r0
 2c0:	0006305b 	andeq	r3, r6, fp, asr r0
 2c4:	00065000 	andeq	r5, r6, r0
 2c8:	56000100 	strpl	r0, [r0], -r0, lsl #2
 2cc:	00000650 	andeq	r0, r0, r0, asr r6
 2d0:	000006d4 	ldrdeq	r0, [r0], -r4
 2d4:	d45b0001 	ldrble	r0, [fp], #-1
 2d8:	90000006 	andls	r0, r0, r6
 2dc:	01000008 	tsteq	r0, r8
 2e0:	00005600 	andeq	r5, r0, r0, lsl #12
 2e4:	00000000 	andeq	r0, r0, r0
 2e8:	00010000 	andeq	r0, r1, r0
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	00010100 	andeq	r0, r1, r0, lsl #2
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	00020200 	andeq	r0, r2, r0, lsl #4
 2fc:	04140000 	ldreq	r0, [r4], #-0
 300:	04300000 	ldrteq	r0, [r0], #-0
 304:	00010000 	andeq	r0, r1, r0
 308:	00043050 	andeq	r3, r4, r0, asr r0
 30c:	00043400 	andeq	r3, r4, r0, lsl #8
 310:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 314:	00000434 	andeq	r0, r0, r4, lsr r4
 318:	00000438 	andeq	r0, r0, r8, lsr r4
 31c:	01740003 	cmneq	r4, r3
 320:	0004389f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
 324:	00045c00 	andeq	r5, r4, r0, lsl #24
 328:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 32c:	0000045c 	andeq	r0, r0, ip, asr r4
 330:	00000460 	andeq	r0, r0, r0, ror #8
 334:	01740003 	cmneq	r4, r3
 338:	0004609f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
 33c:	00086000 	andeq	r6, r8, r0
 340:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 344:	00000860 	andeq	r0, r0, r0, ror #16
 348:	00000864 	andeq	r0, r0, r4, ror #16
 34c:	01740003 	cmneq	r4, r3
 350:	0008649f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
 354:	00087c00 	andeq	r7, r8, r0, lsl #24
 358:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 35c:	0000087c 	andeq	r0, r0, ip, ror r8
 360:	00000884 	andeq	r0, r0, r4, lsl #17
 364:	01740003 	cmneq	r4, r3
 368:	0008849f 	muleq	r8, pc, r4	; <UNPREDICTABLE>
 36c:	00089000 	andeq	r9, r8, r0
 370:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 380:	0000041c 	andeq	r0, r0, ip, lsl r4
 384:	00000890 	muleq	r0, r0, r8
 388:	90580001 	subsls	r0, r8, r1
 38c:	c8000008 	stmdagt	r0, {r3}
 390:	0a000008 	beq	3b8 <.debug_loc+0x3b8>
 394:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 398:	225001f3 	subscs	r0, r0, #-1073741764	; 0xc000003c
 39c:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	01000000 	mrseq	r0, (UNDEF: 0)
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00058000 	andeq	r8, r5, r0
 3b0:	0005ec00 	andeq	lr, r5, r0, lsl #24
 3b4:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 3b8:	00000650 	andeq	r0, r0, r0, asr r6
 3bc:	00000674 	andeq	r0, r0, r4, ror r6
 3c0:	b8570001 	ldmdalt	r7, {r0}^
 3c4:	d4000006 	strle	r0, [r0], #-6
 3c8:	01000006 	tsteq	r0, r6
 3cc:	00005700 	andeq	r5, r0, r0, lsl #14
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	00020000 	andeq	r0, r2, r0
 3d8:	05800000 	streq	r0, [r0]
 3dc:	06300000 	ldrteq	r0, [r0], -r0
 3e0:	00010000 	andeq	r0, r1, r0
 3e4:	0006505a 	andeq	r5, r6, sl, asr r0
 3e8:	0006d400 	andeq	sp, r6, r0, lsl #8
 3ec:	5a000100 	bpl	7f4 <.debug_loc+0x7f4>
	...
 3f8:	00000001 	andeq	r0, r0, r1
 3fc:	00000424 	andeq	r0, r0, r4, lsr #8
 400:	00000430 	andeq	r0, r0, r0, lsr r4
 404:	30520001 	subscc	r0, r2, r1
 408:	c8000004 	stmdagt	r0, {r2}
 40c:	03000008 	movweq	r0, #8
 410:	7dc89100 	stfvcp	f1, [r8]
	...
 424:	00010100 	andeq	r0, r1, r0, lsl #2
	...
 434:	000005ec 	andeq	r0, r0, ip, ror #11
 438:	00000604 	andeq	r0, r0, r4, lsl #12
 43c:	04500001 	ldrbeq	r0, [r0], #-1
 440:	30000006 	andcc	r0, r0, r6
 444:	01000006 	tsteq	r0, r6
 448:	06745700 	ldrbteq	r5, [r4], -r0, lsl #14
 44c:	068c0000 	streq	r0, [ip], r0
 450:	00010000 	andeq	r0, r1, r0
 454:	00068c50 	andeq	r8, r6, r0, asr ip
 458:	0006b800 	andeq	fp, r6, r0, lsl #16
 45c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 460:	000006fc 	strdeq	r0, [r0], -ip
 464:	000006fc 	strdeq	r0, [r0], -ip
 468:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 46c:	04000006 	streq	r0, [r0], #-6
 470:	01000007 	tsteq	r0, r7
 474:	07345700 	ldreq	r5, [r4, -r0, lsl #14]!
 478:	07380000 	ldreq	r0, [r8, -r0]!
 47c:	00010000 	andeq	r0, r1, r0
 480:	00076850 	andeq	r6, r7, r0, asr r8
 484:	00076c00 	andeq	r6, r7, r0, lsl #24
 488:	50000100 	andpl	r0, r0, r0, lsl #2
 48c:	0000079c 	muleq	r0, ip, r7
 490:	000007a0 	andeq	r0, r0, r0, lsr #15
 494:	d0500001 	subsle	r0, r0, r1
 498:	d4000007 	strle	r0, [r0], #-7
 49c:	01000007 	tsteq	r0, r7
 4a0:	08185000 	ldmdaeq	r8, {ip, lr}
 4a4:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
 4a8:	00010000 	andeq	r0, r1, r0
 4ac:	00085c50 	andeq	r5, r8, r0, asr ip
 4b0:	00087c00 	andeq	r7, r8, r0, lsl #24
 4b4:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
 4c0:	00000002 	andeq	r0, r0, r2
 4c4:	046c0000 	strbteq	r0, [ip], #-0
 4c8:	04700000 	ldrbteq	r0, [r0], #-0
 4cc:	00020000 	andeq	r0, r2, r0
 4d0:	04709f30 	ldrbteq	r9, [r0], #-3888	; 0xfffff0d0
 4d4:	048c0000 	streq	r0, [ip], #0
 4d8:	00010000 	andeq	r0, r1, r0
 4dc:	00049455 	andeq	r9, r4, r5, asr r4
 4e0:	00087c00 	andeq	r7, r8, r0, lsl #24
 4e4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000000 	andeq	r0, r0, r0
 4f8:	05300000 	ldreq	r0, [r0, #-0]!
 4fc:	05cc0000 	strbeq	r0, [ip]
 500:	00010000 	andeq	r0, r1, r0
 504:	0005cc56 	andeq	ip, r5, r6, asr ip
 508:	00063000 	andeq	r3, r6, r0
 50c:	7b000300 	blvc	1114 <va_printk+0xd14>
 510:	06309f7e 	shsub16eq	r9, r0, lr
 514:	06540000 	ldrbeq	r0, [r4], -r0
 518:	00010000 	andeq	r0, r1, r0
 51c:	00065456 	andeq	r5, r6, r6, asr r4
 520:	0006b800 	andeq	fp, r6, r0, lsl #16
 524:	7b000300 	blvc	112c <va_printk+0xd2c>
 528:	06b89f7e 			; <UNDEFINED> instruction: 0x06b89f7e
 52c:	06d40000 	ldrbeq	r0, [r4], r0
 530:	00010000 	andeq	r0, r1, r0
 534:	00000056 	andeq	r0, r0, r6, asr r0
	...
 540:	e0000000 	and	r0, r0, r0
 544:	04000000 	streq	r0, [r0], #-0
 548:	01000001 	tsteq	r0, r1
 54c:	01045000 	mrseq	r5, (UNDEF: 4)
 550:	016c0000 	cmneq	ip, r0
 554:	00030000 	andeq	r0, r3, r0
 558:	6c9f0270 	lfmvs	f0, 4, [pc], {112}	; 0x70
 55c:	94000001 	strls	r0, [r0], #-1
 560:	04000002 	streq	r0, [r0], #-2
 564:	5001f300 	andpl	pc, r1, r0, lsl #6
 568:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 580:	0000e000 	andeq	lr, r0, r0
 584:	00015000 	andeq	r5, r1, r0
 588:	51000100 	mrspl	r0, (UNDEF: 16)
 58c:	00000150 	andeq	r0, r0, r0, asr r1
 590:	000001c4 	andeq	r0, r0, r4, asr #3
 594:	c4550001 	ldrbgt	r0, [r5], #-1
 598:	c8000001 	stmdagt	r0, {r0}
 59c:	01000001 	tsteq	r0, r1
 5a0:	01c85100 	biceq	r5, r8, r0, lsl #2
 5a4:	02200000 	eoreq	r0, r0, #0, 0
 5a8:	00010000 	andeq	r0, r1, r0
 5ac:	00022055 	andeq	r2, r2, r5, asr r0
 5b0:	00023000 	andeq	r3, r2, r0
 5b4:	51000100 	mrspl	r0, (UNDEF: 16)
 5b8:	00000230 	andeq	r0, r0, r0, lsr r2
 5bc:	00000254 	andeq	r0, r0, r4, asr r2
 5c0:	54550001 	ldrbpl	r0, [r5], #-1
 5c4:	68000002 	stmdavs	r0, {r1}
 5c8:	01000002 	tsteq	r0, r2
 5cc:	02685100 	rsbeq	r5, r8, #0
 5d0:	02940000 	addseq	r0, r4, #0, 0
 5d4:	00010000 	andeq	r0, r1, r0
 5d8:	00000055 	andeq	r0, r0, r5, asr r0
	...
 5e4:	0000e000 	andeq	lr, r0, r0
 5e8:	0000f400 	andeq	pc, r0, r0, lsl #8
 5ec:	52000100 	andpl	r0, r0, #0
 5f0:	000000f4 	strdeq	r0, [r0], -r4
 5f4:	00000294 	muleq	r0, r4, r2
 5f8:	00540001 	subseq	r0, r4, r1
	...
 608:	00000001 	andeq	r0, r0, r1
 60c:	e0000000 	and	r0, r0, r0
 610:	64000000 	strvs	r0, [r0], #-0
 614:	01000001 	tsteq	r0, r1
 618:	01bc5300 			; <UNDEFINED> instruction: 0x01bc5300
 61c:	01f00000 	mvnseq	r0, r0
 620:	00010000 	andeq	r0, r1, r0
 624:	0001f053 	andeq	pc, r1, r3, asr r0	; <UNPREDICTABLE>
 628:	0001fc00 	andeq	pc, r1, r0, lsl #24
 62c:	f3000400 	vshl.u8	d0, d0, d0
 630:	209f5301 	addscs	r5, pc, r1, lsl #6
 634:	58000002 	stmdapl	r0, {r1}
 638:	01000002 	tsteq	r0, r2
 63c:	02585300 	subseq	r5, r8, #0, 6
 640:	026f0000 	rsbeq	r0, pc, #0, 0
 644:	00010000 	andeq	r0, r1, r0
 648:	00026f5c 	andeq	r6, r2, ip, asr pc
 64c:	00029400 	andeq	r9, r2, r0, lsl #8
 650:	f3000400 	vshl.u8	d0, d0, d0
 654:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
 664:	0000e000 	andeq	lr, r0, r0
 668:	0000fc00 	andeq	pc, r0, r0, lsl #24
 66c:	91000200 	mrsls	r0, R8_usr
 670:	0000fc00 	andeq	pc, r0, r0, lsl #24
 674:	00020300 	andeq	r0, r2, r0, lsl #6
 678:	52000100 	andpl	r0, r0, #0
 67c:	00000220 	andeq	r0, r0, r0, lsr #4
 680:	00000264 	andeq	r0, r0, r4, ror #4
 684:	00520001 	subseq	r0, r2, r1
 688:	00000000 	andeq	r0, r0, r0
 68c:	01000000 	mrseq	r0, (UNDEF: 0)
 690:	01010000 	mrseq	r0, (UNDEF: 1)
	...
 69c:	01010101 	tsteq	r1, r1, lsl #2
 6a0:	01010000 	mrseq	r0, (UNDEF: 1)
	...
 6ac:	fc000000 	stc2	0, cr0, [r0], {-0}
 6b0:	6c000000 	stcvs	0, cr0, [r0], {-0}
 6b4:	04000001 	streq	r0, [r0], #-1
 6b8:	7fa09100 	svcvc	0x00a09100
 6bc:	00016c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 6c0:	0001ac00 	andeq	sl, r1, r0, lsl #24
 6c4:	50000100 	andpl	r0, r0, r0, lsl #2
 6c8:	000001ac 	andeq	r0, r0, ip, lsr #3
 6cc:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 6d0:	02710003 	rsbseq	r0, r1, #3, 0
 6d4:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 6d8:	0001bc00 	andeq	fp, r1, r0, lsl #24
 6dc:	50000100 	andpl	r0, r0, r0, lsl #2
 6e0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 6e4:	000001c8 	andeq	r0, r0, r8, asr #3
 6e8:	a0910004 	addsge	r0, r1, r4
 6ec:	01c89f7f 	biceq	r9, r8, pc, ror pc
 6f0:	01dc0000 	bicseq	r0, ip, r0
 6f4:	00010000 	andeq	r0, r1, r0
 6f8:	0001dc51 	andeq	sp, r1, r1, asr ip
 6fc:	0001e800 	andeq	lr, r1, r0, lsl #16
 700:	71000300 	mrsvc	r0, LR_irq
 704:	01e89f7f 	mvneq	r9, pc, ror pc
 708:	01f40000 	mvnseq	r0, r0
 70c:	00030000 	andeq	r0, r3, r0
 710:	f49f0171 			; <UNDEFINED> instruction: 0xf49f0171
 714:	03000001 	movweq	r0, #1
 718:	01000002 	tsteq	r0, r2
 71c:	02205000 	eoreq	r5, r0, #0, 0
 720:	02200000 	eoreq	r0, r0, #0, 0
 724:	00040000 	andeq	r0, r4, r0
 728:	9f7fa091 	svcls	0x007fa091
 72c:	00000220 	andeq	r0, r0, r0, lsr #4
 730:	00000228 	andeq	r0, r0, r8, lsr #4
 734:	a1910004 	orrsge	r0, r1, r4
 738:	02289f7f 	eoreq	r9, r8, #508	; 0x1fc
 73c:	022c0000 	eoreq	r0, ip, #0, 0
 740:	00010000 	andeq	r0, r1, r0
 744:	00022c50 	andeq	r2, r2, r0, asr ip
 748:	00023000 	andeq	r3, r2, r0
 74c:	91000400 	tstls	r0, r0, lsl #8
 750:	309f7fa0 	addscc	r7, pc, r0, lsr #31
 754:	44000002 	strmi	r0, [r0], #-2
 758:	01000002 	tsteq	r0, r2
 75c:	02445000 	subeq	r5, r4, #0, 0
 760:	02540000 	subseq	r0, r4, #0, 0
 764:	00030000 	andeq	r0, r3, r0
 768:	549f7f70 	ldrpl	r7, [pc], #3952	; 770 <.debug_loc+0x770>
 76c:	94000002 	strls	r0, [r0], #-2
 770:	04000002 	streq	r0, [r0], #-2
 774:	7fa09100 	svcvc	0x00a09100
 778:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 784:	00000101 	andeq	r0, r0, r1, lsl #2
	...
 794:	00010000 	andeq	r0, r1, r0
 798:	00014c00 	andeq	r4, r1, r0, lsl #24
 79c:	5c000100 	stfpls	f0, [r0], {-0}
 7a0:	0000014c 	andeq	r0, r0, ip, asr #2
 7a4:	00000164 	andeq	r0, r0, r4, ror #2
 7a8:	64530001 	ldrbvs	r0, [r3], #-1
 7ac:	bc000001 	stclt	0, cr0, [r0], {1}
 7b0:	01000001 	tsteq	r0, r1
 7b4:	01bc5c00 			; <UNDEFINED> instruction: 0x01bc5c00
 7b8:	01c80000 	biceq	r0, r8, r0
 7bc:	00010000 	andeq	r0, r1, r0
 7c0:	0001c853 	andeq	ip, r1, r3, asr r8
 7c4:	0001e400 	andeq	lr, r1, r0, lsl #8
 7c8:	5c000100 	stfpls	f0, [r0], {-0}
 7cc:	00000220 	andeq	r0, r0, r0, lsr #4
 7d0:	00000230 	andeq	r0, r0, r0, lsr r2
 7d4:	30530001 	subscc	r0, r3, r1
 7d8:	4c000002 	stcmi	0, cr0, [r0], {2}
 7dc:	01000002 	tsteq	r0, r2
 7e0:	02545c00 	subseq	r5, r4, #0, 24
 7e4:	02580000 	subseq	r0, r8, #0, 0
 7e8:	00010000 	andeq	r0, r1, r0
 7ec:	00025853 	andeq	r5, r2, r3, asr r8
 7f0:	00026f00 	andeq	r6, r2, r0, lsl #30
 7f4:	5c000100 	stfpls	f0, [r0], {-0}
 7f8:	0000026f 	andeq	r0, r0, pc, ror #4
 7fc:	00000294 	muleq	r0, r4, r2
 800:	01f30004 	mvnseq	r0, r4
 804:	00009f53 	andeq	r9, r0, r3, asr pc
 808:	00000000 	andeq	r0, r0, r0
 80c:	01010000 	mrseq	r0, (UNDEF: 1)
 810:	00000001 	andeq	r0, r0, r1
 814:	014c0000 	mrseq	r0, (UNDEF: 76)
 818:	01600000 	cmneq	r0, r0
 81c:	00020000 	andeq	r0, r2, r0
 820:	01609f30 	cmneq	r0, r0, lsr pc
 824:	01680000 	cmneq	r8, r0
 828:	00020000 	andeq	r0, r2, r0
 82c:	016c9f31 	cmneq	ip, r1, lsr pc
 830:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
 834:	00010000 	andeq	r0, r1, r0
 838:	0001bc56 	andeq	fp, r1, r6, asr ip
 83c:	0001c400 	andeq	ip, r1, r0, lsl #8
 840:	30000200 	andcc	r0, r0, r0, lsl #4
 844:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 850:	00000101 	andeq	r0, r0, r1, lsl #2
 854:	38000101 	stmdacc	r0, {r0, r8}
 858:	54000000 	strpl	r0, [r0], #-0
 85c:	01000000 	mrseq	r0, (UNDEF: 0)
 860:	00545000 	subseq	r5, r4, r0
 864:	00580000 	subseq	r0, r8, r0
 868:	00010000 	andeq	r0, r1, r0
 86c:	00005852 	andeq	r5, r0, r2, asr r8
 870:	00006000 	andeq	r6, r0, r0
 874:	72000300 	andvc	r0, r0, #0, 6
 878:	00609f01 	rsbeq	r9, r0, r1, lsl #30
 87c:	00640000 	rsbeq	r0, r4, r0
 880:	00010000 	andeq	r0, r1, r0
 884:	00006452 	andeq	r6, r0, r2, asr r4
 888:	00007000 	andeq	r7, r0, r0
 88c:	72000300 	andvc	r0, r0, #0, 6
 890:	00009f01 	andeq	r9, r0, r1, lsl #30
	...
 89c:	00380000 	eorseq	r0, r8, r0
 8a0:	00500000 	subseq	r0, r0, r0
 8a4:	00010000 	andeq	r0, r1, r0
 8a8:	00005051 	andeq	r5, r0, r1, asr r0
 8ac:	00007000 	andeq	r7, r0, r0
 8b0:	f3000400 	vshl.u8	d0, d0, d0
 8b4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 8c4:	38000101 	stmdacc	r0, {r0, r8}
 8c8:	50000000 	andpl	r0, r0, r0
 8cc:	01000000 	mrseq	r0, (UNDEF: 0)
 8d0:	00505200 	subseq	r5, r0, r0, lsl #4
 8d4:	005c0000 	subseq	r0, ip, r0
 8d8:	00010000 	andeq	r0, r1, r0
 8dc:	00005c51 	andeq	r5, r0, r1, asr ip
 8e0:	00006000 	andeq	r6, r0, r0
 8e4:	71000300 	mrsvc	r0, LR_irq
 8e8:	00609f01 	rsbeq	r9, r0, r1, lsl #30
 8ec:	00700000 	rsbseq	r0, r0, r0
 8f0:	00010000 	andeq	r0, r1, r0
 8f4:	00000051 	andeq	r0, r0, r1, asr r0
	...
 900:	00003800 	andeq	r3, r0, r0, lsl #16
 904:	00004c00 	andeq	r4, r0, r0, lsl #24
 908:	53000100 	movwpl	r0, #256	; 0x100
 90c:	0000004c 	andeq	r0, r0, ip, asr #32
 910:	00000068 	andeq	r0, r0, r8, rrx
 914:	00530001 	subseq	r0, r3, r1
	...
 924:	40000000 	andmi	r0, r0, r0
 928:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 92c:	01000000 	mrseq	r0, (UNDEF: 0)
 930:	00485c00 	subeq	r5, r8, r0, lsl #24
 934:	004c0000 	subeq	r0, ip, r0
 938:	00080000 	andeq	r0, r8, r0
 93c:	00730072 	rsbseq	r0, r3, r2, ror r0
 940:	9f01231c 	svcls	0x0001231c
 944:	0000004c 	andeq	r0, r0, ip, asr #32
 948:	00000054 	andeq	r0, r0, r4, asr r0
 94c:	00720009 	rsbseq	r0, r2, r9
 950:	1c5301f3 	ldfnee	f0, [r3], {243}	; 0xf3
 954:	549f0123 	ldrpl	r0, [pc], #291	; 95c <.debug_loc+0x95c>
 958:	70000000 	andvc	r0, r0, r0
 95c:	0a000000 	beq	964 <.debug_loc+0x964>
 960:	5201f300 	andpl	pc, r1, #0, 6
 964:	1c5301f3 	ldfnee	f0, [r3], {243}	; 0xf3
 968:	009f0123 	addseq	r0, pc, r3, lsr #2
 96c:	00000000 	andeq	r0, r0, r0
 970:	01000000 	mrseq	r0, (UNDEF: 0)
 974:	00004c00 	andeq	r4, r0, r0, lsl #24
 978:	00007000 	andeq	r7, r0, r0
 97c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 988:	00010100 	andeq	r0, r1, r0, lsl #2
 98c:	00140000 	andseq	r0, r4, r0
 990:	001c0000 	andseq	r0, ip, r0
 994:	00010000 	andeq	r0, r1, r0
 998:	00001c50 	andeq	r1, r0, r0, asr ip
 99c:	00002400 	andeq	r2, r0, r0, lsl #8
 9a0:	70000300 	andvc	r0, r0, r0, lsl #6
 9a4:	00249f01 	eoreq	r9, r4, r1, lsl #30
 9a8:	00380000 	eorseq	r0, r8, r0
 9ac:	00010000 	andeq	r0, r1, r0
 9b0:	00000050 	andeq	r0, r0, r0, asr r0
	...
 9bc:	00001400 	andeq	r1, r0, r0, lsl #8
 9c0:	00001800 	andeq	r1, r0, r0, lsl #16
 9c4:	51000100 	mrspl	r0, (UNDEF: 16)
 9c8:	00000018 	andeq	r0, r0, r8, lsl r0
 9cc:	00000038 	andeq	r0, r0, r8, lsr r0
 9d0:	01f30004 	mvnseq	r0, r4
 9d4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 9e0:	00000018 	andeq	r0, r0, r8, lsl r0
 9e4:	00000038 	andeq	r0, r0, r8, lsr r0
 9e8:	00510001 	subseq	r0, r1, r1
	...
 9fc:	00000400 	andeq	r0, r0, r0, lsl #8
 a00:	50000100 	andpl	r0, r0, r0, lsl #2
 a04:	00000004 	andeq	r0, r0, r4
 a08:	0000000c 	andeq	r0, r0, ip
 a0c:	30700003 	rsbscc	r0, r0, r3
 a10:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 a14:	00001400 	andeq	r1, r0, r0, lsl #8
 a18:	f3000400 	vshl.u8	d0, d0, d0
 a1c:	009f5001 	addseq	r5, pc, r1
	...
 a28:	94000000 	strls	r0, [r0], #-0
 a2c:	d8000002 	stmdale	r0, {r1}
 a30:	01000002 	tsteq	r0, r2
 a34:	02d85000 	sbcseq	r5, r8, #0, 0
 a38:	02f80000 	rscseq	r0, r8, #0, 0
 a3c:	00040000 	andeq	r0, r4, r0
 a40:	9f5001f3 	svcls	0x005001f3
	...
 a50:	00000294 	muleq	r0, r4, r2
 a54:	000002d4 	ldrdeq	r0, [r0], -r4
 a58:	d4510001 	ldrble	r0, [r1], #-1
 a5c:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
 a60:	04000002 	streq	r0, [r0], #-2
 a64:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 a68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 a6c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000008c8 	andeq	r0, r0, r8, asr #17
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000394 	muleq	r0, r4, r3
   4:	0000039c 	muleq	r0, ip, r3
   8:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
   c:	000003e0 	andeq	r0, r0, r0, ror #7
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000719 	andeq	r0, r0, r9, lsl r7
   4:	01170003 	tsteq	r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <va_printk+0xfffffbc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <va_printk+0xfffffa60>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <va_printk+0xfffffb80>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  84:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  88:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffed8 <va_printk+0xfffffad8>
  8c:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  90:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  94:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  98:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  9c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  a0:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  a4:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  a8:	30325f72 	eorscc	r5, r2, r2, ror pc
  ac:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  b0:	30343253 	eorscc	r3, r4, r3, asr r2
  b4:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  b8:	32327270 	eorscc	r7, r2, #112, 4
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c8:	00006564 	andeq	r6, r0, r4, ror #10
  cc:	702d6176 	eorvc	r6, sp, r6, ror r1
  d0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  d4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  d8:	73000001 	movwvc	r0, #1
  dc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e0:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  e4:	00682e63 	rsbeq	r2, r8, r3, ror #28
  e8:	72000002 	andvc	r0, r0, #2, 0
  ec:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  f0:	00000300 	andeq	r0, r0, r0, lsl #6
  f4:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  f8:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  fc:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
 100:	0300682e 	movweq	r6, #2094	; 0x82e
 104:	74730000 	ldrbtvc	r0, [r3], #-0
 108:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
 10c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 110:	623c0000 	eorsvs	r0, ip, #0, 0
 114:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 118:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
 11c:	00000000 	andeq	r0, r0, r0
 120:	001b0500 	andseq	r0, fp, r0, lsl #10
 124:	00000205 	andeq	r0, r0, r5, lsl #4
 128:	26030000 	strcs	r0, [r3], -r0
 12c:	011d0501 	tsteq	sp, r1, lsl #10
 130:	01062d05 	tsteq	r6, r5, lsl #26
 134:	4a2e0105 	bmi	b80550 <va_printk+0xb80150>
 138:	51063305 	tstpl	r6, r5, lsl #6
 13c:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
 140:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 144:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 148:	04020008 	streq	r0, [r2], #-8
 14c:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
 150:	01040200 	mrseq	r0, R12_usr
 154:	03050106 	movweq	r0, #20742	; 0x5106
 158:	02040200 	andeq	r0, r4, #0, 4
 15c:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 160:	02040200 	andeq	r0, r4, #0, 4
 164:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 168:	02040200 	andeq	r0, r4, #0, 4
 16c:	18054906 	stmdane	r5, {r1, r2, r8, fp, lr}
 170:	02040200 	andeq	r0, r4, #0, 4
 174:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 178:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 17c:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 180:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 184:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 188:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 18c:	0531063e 	ldreq	r0, [r1, #-1598]!	; 0xfffff9c2
 190:	0e051402 	cdpeq	4, 0, cr1, cr5, cr2, {0}
 194:	06050106 	streq	r0, [r5], -r6, lsl #2
 198:	0602052e 	streq	r0, [r2], -lr, lsr #10
 19c:	0604052f 	streq	r0, [r4], -pc, lsr #10
 1a0:	06030501 	streq	r0, [r3], -r1, lsl #10
 1a4:	0611052f 	ldreq	r0, [r1], -pc, lsr #10
 1a8:	2e090501 	cfsh32cs	mvfx0, mvfx9, #1
 1ac:	30060205 	andcc	r0, r6, r5, lsl #4
 1b0:	06070515 			; <UNDEFINED> instruction: 0x06070515
 1b4:	2e020501 	cfsh32cs	mvfx0, mvfx2, #1
 1b8:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 1bc:	2e060104 	adfcss	f0, f6, f4
 1c0:	02000205 	andeq	r0, r0, #1342177280	; 0x50000000
 1c4:	01060104 	tsteq	r6, r4, lsl #2
 1c8:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 1cc:	2f060304 	svccs	0x00060304
 1d0:	02000c05 	andeq	r0, r0, #1280	; 0x500
 1d4:	01060304 	tsteq	r6, r4, lsl #6
 1d8:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1dc:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 1e0:	04020017 	streq	r0, [r2], #-23	; 0xffffffe9
 1e4:	002d0603 	eoreq	r0, sp, r3, lsl #12
 1e8:	06030402 	streq	r0, [r3], -r2, lsl #8
 1ec:	06020501 	streq	r0, [r2], -r1, lsl #10
 1f0:	06090530 			; <UNDEFINED> instruction: 0x06090530
 1f4:	02052e01 	andeq	r2, r5, #1, 28
 1f8:	01053006 	tsteq	r5, r6
 1fc:	1d051306 	stcne	3, cr1, [r5, #-24]	; 0xffffffe8
 200:	01ad0306 			; <UNDEFINED> instruction: 0x01ad0306
 204:	1309052e 	movwne	r0, #38190	; 0x952e
 208:	13060105 	movwne	r0, #24837	; 0x6105
 20c:	68062705 	stmdavs	r6, {r0, r2, r8, r9, sl, sp}
 210:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 214:	04052f06 	streq	r2, [r5], #-3846	; 0xfffff0fa
 218:	09050106 	stmdbeq	r5, {r1, r2, r8}
 21c:	10056a06 	andne	r6, r5, r6, lsl #20
 220:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 224:	01052e22 	tsteq	r5, r2, lsr #28
 228:	060305d7 			; <UNDEFINED> instruction: 0x060305d7
 22c:	06050546 	streq	r0, [r5], -r6, asr #10
 230:	27052e01 	strcs	r2, [r5, -r1, lsl #28]
 234:	0106a306 	tsteq	r6, r6, lsl #6
 238:	2f060905 	svccs	0x00060905
 23c:	01061005 	tsteq	r6, r5
 240:	052f0105 	streq	r0, [pc, #-261]!	; 143 <.debug_line+0x143>
 244:	c9030649 	stmdbgt	r3, {r0, r3, r6, r9, sl}
 248:	01062e7e 	tsteq	r6, lr, ror lr
 24c:	a0060205 	andge	r0, r6, r5, lsl #4
 250:	01060405 	tsteq	r6, r5, lsl #8
 254:	2f060305 	svccs	0x00060305
 258:	01060905 	tsteq	r6, r5, lsl #18
 25c:	30060205 	andcc	r0, r6, r5, lsl #4
 260:	060b0513 			; <UNDEFINED> instruction: 0x060b0513
 264:	06020501 	streq	r0, [r2], -r1, lsl #10
 268:	052e0630 	streq	r0, [lr, #-1584]!	; 0xfffff9d0
 26c:	24020604 	strcs	r0, [r2], #-1540	; 0xfffff9fc
 270:	0f051315 	svceq	0x00051315
 274:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 278:	05054a06 	streq	r4, [r5, #-2566]	; 0xfffff5fa
 27c:	05134b06 	ldreq	r4, [r3, #-2822]	; 0xfffff4fa
 280:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 284:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc87 <va_printk+0xfffff887>
 288:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
 28c:	0402000d 	streq	r0, [r2], #-13
 290:	04052c01 	streq	r2, [r5], #-3073	; 0xfffff3ff
 294:	01040200 	mrseq	r0, R12_usr
 298:	05053406 	streq	r3, [r5, #-1030]	; 0xfffffbfa
 29c:	01040200 	mrseq	r0, R12_usr
 2a0:	001b0513 	andseq	r0, fp, r3, lsl r5
 2a4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2a8:	00070501 	andeq	r0, r7, r1, lsl #10
 2ac:	d6010402 	strle	r0, [r1], -r2, lsl #8
 2b0:	02001805 	andeq	r1, r0, #327680	; 0x50000
 2b4:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 2b8:	0402000a 	streq	r0, [r2], #-10
 2bc:	0b054a01 	bleq	152ac8 <va_printk+0x1526c8>
 2c0:	01040200 	mrseq	r0, R12_usr
 2c4:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
 2c8:	01040200 	mrseq	r0, R12_usr
 2cc:	04052e06 	streq	r2, [r5], #-3590	; 0xfffff1fa
 2d0:	01040200 	mrseq	r0, R12_usr
 2d4:	054b062e 	strbeq	r0, [fp, #-1582]	; 0xfffff9d2
 2d8:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 2dc:	052f0605 	streq	r0, [pc, #-1541]!	; fffffcdf <va_printk+0xfffff8df>
 2e0:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 2e4:	052e4a07 	streq	r4, [lr, #-2567]!	; 0xfffff5f9
 2e8:	2e76030d 	cdpcs	3, 7, cr0, cr6, cr13, {0}
 2ec:	0d0b054a 	cfstr32eq	mvfx0, [fp, #-296]	; 0xfffffed8
 2f0:	02000d05 	andeq	r0, r0, #320	; 0x140
 2f4:	03060104 	movweq	r0, #24836	; 0x6104
 2f8:	11052e14 	tstne	r5, r4, lsl lr
 2fc:	01040200 	mrseq	r0, R12_usr
 300:	002d0513 	eoreq	r0, sp, r3, lsl r5
 304:	06010402 	streq	r0, [r1], -r2, lsl #8
 308:	002a0501 	eoreq	r0, sl, r1, lsl #10
 30c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 310:	02001605 	andeq	r1, r0, #5242880	; 0x500000
 314:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 318:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
 31c:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 320:	0402000d 	streq	r0, [r2], #-13
 324:	00010601 	andeq	r0, r1, r1, lsl #12
 328:	4a010402 	bmi	41338 <va_printk+0x40f38>
 32c:	12052f06 	andne	r2, r5, #6, 30
 330:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 334:	052f060d 	streq	r0, [pc, #-1549]!	; fffffd2f <va_printk+0xfffff92f>
 338:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 33c:	054b0619 	strbeq	r0, [fp, #-1561]	; 0xfffff9e7
 340:	04020004 	streq	r0, [r2], #-4
 344:	01110302 	tsteq	r1, r2, lsl #6
 348:	02040200 	andeq	r0, r4, #0, 4
 34c:	00020501 	andeq	r0, r2, r1, lsl #10
 350:	15020402 	strne	r0, [r2, #-1026]	; 0xfffffbfe
 354:	02000905 	andeq	r0, r0, #81920	; 0x14000
 358:	01060204 	tsteq	r6, r4, lsl #4
 35c:	02040200 	andeq	r0, r4, #0, 4
 360:	0001054a 	andeq	r0, r1, sl, asr #10
 364:	9f020402 	svcls	0x00020402
 368:	03060405 	movweq	r0, #25605	; 0x6405
 36c:	09054a6e 	stmdbeq	r5, {r1, r2, r3, r5, r6, r9, fp, lr}
 370:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 374:	06052f06 	streq	r2, [r5], -r6, lsl #30
 378:	04051106 	streq	r1, [r5], #-262	; 0xfffffefa
 37c:	030b052f 	movweq	r0, #46383	; 0xb52f
 380:	19052e63 	stmdbne	r5, {r0, r1, r5, r6, r9, sl, fp, sp}
 384:	01040200 	mrseq	r0, R12_usr
 388:	2e240306 	cdpcs	3, 2, cr0, cr4, cr6, {0}
 38c:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 390:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 394:	04020028 	streq	r0, [r2], #-40	; 0xffffffd8
 398:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 39c:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 3a0:	1f052e01 	svcne	0x00052e01
 3a4:	01040200 	mrseq	r0, R12_usr
 3a8:	000b054a 	andeq	r0, fp, sl, asr #10
 3ac:	06010402 	streq	r0, [r1], -r2, lsl #8
 3b0:	0004054b 	andeq	r0, r4, fp, asr #10
 3b4:	06010402 	streq	r0, [r1], -r2, lsl #8
 3b8:	04020001 	streq	r0, [r2], #-1
 3bc:	02004a01 	andeq	r4, r0, #4096	; 0x1000
 3c0:	4e060104 	adfmis	f0, f6, f4
 3c4:	01040200 	mrseq	r0, R12_usr
 3c8:	04020001 	streq	r0, [r2], #-1
 3cc:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 3d0:	00010104 	andeq	r0, r1, r4, lsl #2
 3d4:	06010402 	streq	r0, [r1], -r2, lsl #8
 3d8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 3dc:	02006601 	andeq	r6, r0, #1048576	; 0x100000
 3e0:	002e0104 	eoreq	r0, lr, r4, lsl #2
 3e4:	06010402 	streq	r0, [r1], -r2, lsl #8
 3e8:	0348054a 	movteq	r0, #34122	; 0x854a
 3ec:	20087fa6 	andcs	r7, r8, r6, lsr #31
 3f0:	01130505 	tsteq	r3, r5, lsl #10
 3f4:	02002e06 	andeq	r2, r0, #96	; 0x60
 3f8:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 3fc:	02040200 	andeq	r0, r4, #0, 4
 400:	04020001 	streq	r0, [r2], #-1
 404:	11051302 	tstne	r5, r2, lsl #6
 408:	02040200 	andeq	r0, r4, #0, 4
 40c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 410:	02040200 	andeq	r0, r4, #0, 4
 414:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 418:	02040200 	andeq	r0, r4, #0, 4
 41c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 420:	0e054b06 	vmlaeq.f64	d4, d5, d6
 424:	48050106 	stmdami	r5, {r1, r2, r8}
 428:	01040200 	mrseq	r0, R12_usr
 42c:	00050562 	andeq	r0, r5, r2, ror #10
 430:	06010402 	streq	r0, [r1], -r2, lsl #8
 434:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
 438:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 43c:	9e060104 	adflss	f0, f6, f4
 440:	01040200 	mrseq	r0, R12_usr
 444:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 448:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 44c:	01e3033a 	mvneq	r0, sl, lsr r3
 450:	050106d6 	streq	r0, [r1, #-1750]	; 0xfffff92a
 454:	14bb0602 	ldrtne	r0, [fp], #1538	; 0x602
 458:	01060405 	tsteq	r6, r5, lsl #8
 45c:	05640805 	strbeq	r0, [r4, #-2053]!	; 0xfffff7fb
 460:	05340602 	ldreq	r0, [r4, #-1538]!	; 0xfffff9fe
 464:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 468:	054c0602 	strbeq	r0, [ip, #-1538]	; 0xfffff9fe
 46c:	4a010612 	bmi	41cbc <va_printk+0x418bc>
 470:	2f060205 	svccs	0x00060205
 474:	01061105 	tsteq	r6, r5, lsl #2
 478:	0602054a 	streq	r0, [r2], -sl, asr #10
 47c:	ba061330 	blt	185144 <va_printk+0x184d44>
 480:	68682f06 	stmdavs	r8!, {r1, r2, r8, r9, sl, fp, sp}^
 484:	0605f513 			; <UNDEFINED> instruction: 0x0605f513
 488:	060a0501 	streq	r0, [sl], -r1, lsl #10
 48c:	2e020501 	cfsh32cs	mvfx0, mvfx2, #1
 490:	0603052e 	streq	r0, [r3], -lr, lsr #10
 494:	05016e03 	streq	r6, [r1, #-3587]	; 0xfffff1fd
 498:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 49c:	03052e08 	movweq	r2, #24072	; 0x5e08
 4a0:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 4a4:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 4a8:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
 4ac:	11030602 	tstne	r3, r2, lsl #12
 4b0:	0020052e 	eoreq	r0, r0, lr, lsr #10
 4b4:	06020402 	streq	r0, [r2], -r2, lsl #8
 4b8:	00110501 	andseq	r0, r1, r1, lsl #10
 4bc:	06010402 	streq	r0, [r1], -r2, lsl #8
 4c0:	0002052e 	andeq	r0, r2, lr, lsr #10
 4c4:	06010402 	streq	r0, [r1], -r2, lsl #8
 4c8:	06030501 	streq	r0, [r3], -r1, lsl #10
 4cc:	0609054b 	streq	r0, [r9], -fp, asr #10
 4d0:	66050501 	strvs	r0, [r5], -r1, lsl #10
 4d4:	2f060405 	svccs	0x00060405
 4d8:	01060b05 	tsteq	r6, r5, lsl #22
 4dc:	9f060205 	svcls	0x00060205
 4e0:	06010567 	streq	r0, [r1], -r7, ror #10
 4e4:	052e6613 	streq	r6, [lr, #-1555]!	; 0xfffff9ed
 4e8:	05000640 	streq	r0, [r0, #-1600]	; 0xfffff9c0
 4ec:	00040002 	andeq	r0, r4, r2
 4f0:	7ee30300 	cdpvc	3, 14, cr0, cr3, cr0, {0}
 4f4:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 4f8:	059f0602 	ldreq	r0, [pc, #1538]	; b02 <va_printk+0x702>
 4fc:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
 500:	05052e12 	streq	r2, [r5, #-3602]	; 0xfffff1ee
 504:	02052f06 	andeq	r2, r5, #6, 30
 508:	06090514 			; <UNDEFINED> instruction: 0x06090514
 50c:	06050501 	streq	r0, [r5], -r1, lsl #10
 510:	1302054b 	movwne	r0, #9547	; 0x254b
 514:	0d060805 	stceq	8, cr0, [r6, #-20]	; 0xffffffec
 518:	05330205 	ldreq	r0, [r3, #-517]!	; 0xfffffdfb
 51c:	054c0604 	strbeq	r0, [ip, #-1540]	; 0xfffff9fc
 520:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 524:	08052e09 	stmdaeq	r5, {r0, r3, r9, sl, fp, sp}
 528:	02052c06 	andeq	r2, r5, #1536	; 0x600
 52c:	0d052e06 	stceq	14, cr2, [r5, #-24]	; 0xffffffe8
 530:	01040200 	mrseq	r0, R12_usr
 534:	0603054a 	streq	r0, [r3], -sl, asr #10
 538:	0605054b 	streq	r0, [r5], -fp, asr #10
 53c:	06080501 	streq	r0, [r8], -r1, lsl #10
 540:	060e054d 	streq	r0, [lr], -sp, asr #10
 544:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 548:	2f060405 	svccs	0x00060405
 54c:	01060905 	tsteq	r6, r5, lsl #18
 550:	2f060405 	svccs	0x00060405
 554:	01060705 	tsteq	r6, r5, lsl #14
 558:	0604052e 	streq	r0, [r4], -lr, lsr #10
 55c:	06070530 			; <UNDEFINED> instruction: 0x06070530
 560:	06040501 	streq	r0, [r4], -r1, lsl #10
 564:	05141330 	ldreq	r1, [r4, #-816]	; 0xfffffcd0
 568:	0510060d 	ldreq	r0, [r0, #-1549]	; 0xfffff9f3
 56c:	05300609 	ldreq	r0, [r0, #-1545]!	; 0xfffff9f7
 570:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 574:	09052e0a 	stmdbeq	r5, {r1, r3, r9, sl, fp, sp}
 578:	06050566 	streq	r0, [r5], -r6, ror #10
 57c:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 580:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 584:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
 588:	052f0605 	streq	r0, [pc, #-1541]!	; ffffff8b <va_printk+0xfffffb8b>
 58c:	2e010608 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx8
 590:	30060405 	andcc	r0, r6, r5, lsl #8
 594:	15014a01 	strne	r4, [r1, #-2561]	; 0xfffff5ff
 598:	01040200 	mrseq	r0, R12_usr
 59c:	000f3602 	andeq	r3, pc, r2, lsl #12
 5a0:	01010402 	tsteq	r1, r2, lsl #8
 5a4:	01040200 	mrseq	r0, R12_usr
 5a8:	341105d6 	ldrcc	r0, [r1], #-1494	; 0xfffffa2a
 5ac:	02000113 	andeq	r0, r0, #-1073741820	; 0xc0000004
 5b0:	ba060204 	blt	180dc8 <va_printk+0x1809c8>
 5b4:	03040200 	movweq	r0, #16896	; 0x4200
 5b8:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 5bc:	00010304 	andeq	r0, r1, r4, lsl #6
 5c0:	14030402 	strne	r0, [r3], #-1026	; 0xfffffbfe
 5c4:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 5c8:	01060304 	tsteq	r6, r4, lsl #6
 5cc:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 5d0:	2f060304 	svccs	0x00060304
 5d4:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 5d8:	01060304 	tsteq	r6, r4, lsl #6
 5dc:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 5e0:	d7060304 	strle	r0, [r6, -r4, lsl #6]
 5e4:	03040200 	movweq	r0, #16896	; 0x4200
 5e8:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 5ec:	02001403 	andeq	r1, r0, #50331648	; 0x3000000
 5f0:	00670304 	rsbeq	r0, r7, r4, lsl #6
 5f4:	68030402 	stmdavs	r3, {r1, sl}
 5f8:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
 5fc:	01060304 	tsteq	r6, r4, lsl #6
 600:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
 604:	05820304 	streq	r0, [r2, #772]	; 0x304
 608:	054e0618 	strbeq	r0, [lr, #-1560]	; 0xfffff9e8
 60c:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 610:	0905821a 	stmdbeq	r5, {r1, r3, r4, r9, pc}
 614:	0d054b06 	vstreq	d4, [r5, #-24]	; 0xffffffe8
 618:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 61c:	06f30609 	ldrbteq	r0, [r3], r9, lsl #12
 620:	061505ba 			; <UNDEFINED> instruction: 0x061505ba
 624:	06180530 			; <UNDEFINED> instruction: 0x06180530
 628:	66170501 	ldrvs	r0, [r7], -r1, lsl #10
 62c:	4b061905 	blmi	186a48 <va_printk+0x186648>
 630:	03061505 	movweq	r1, #25861	; 0x6505
 634:	1105666f 	tstne	r5, pc, ror #12
 638:	d6014806 	strle	r4, [r1], -r6, lsl #16
 63c:	0b030905 	bleq	c2a58 <va_printk+0xc2658>
 640:	060d052e 	streq	r0, [sp], -lr, lsr #10
 644:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 648:	ba06f306 	blt	1bd268 <va_printk+0x1bce68>
 64c:	2f061505 	svccs	0x00061505
 650:	66750306 	ldrbtvs	r0, [r5], -r6, lsl #6
 654:	03061905 	movweq	r1, #26885	; 0x6905
 658:	15054a13 	strne	r4, [r5, #-2579]	; 0xfffff5ed
 65c:	666d0306 	strbtvs	r0, [sp], -r6, lsl #6
 660:	4a150306 	bmi	541280 <va_printk+0x540e80>
 664:	2e06ba01 	vmlacs.f32	s22, s12, s2
 668:	03060505 	movweq	r0, #25861	; 0x6505
 66c:	0c05010f 	stfeqs	f0, [r5], {15}
 670:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 674:	09059f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, ip, pc}
 678:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 67c:	0106a006 	tsteq	r6, r6
 680:	03060405 	movweq	r0, #25605	; 0x6405
 684:	0705011d 	smladeq	r5, sp, r1, r0
 688:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 68c:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 690:	052e6403 	streq	r6, [lr, #-1027]!	; 0xfffffbfd
 694:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 698:	75080605 	strvc	r0, [r8, #-1541]	; 0xfffff9fb
 69c:	061c0530 			; <UNDEFINED> instruction: 0x061c0530
 6a0:	82090501 	andhi	r0, r9, #4194304	; 0x400000
 6a4:	f3060505 	vrshl.u8	d0, d5, d6
 6a8:	061c0531 			; <UNDEFINED> instruction: 0x061c0531
 6ac:	82090501 	andhi	r0, r9, #4194304	; 0x400000
 6b0:	f3060505 	vrshl.u8	d0, d5, d6
 6b4:	061b0530 			; <UNDEFINED> instruction: 0x061b0530
 6b8:	82090501 	andhi	r0, r9, #4194304	; 0x400000
 6bc:	f3060505 	vrshl.u8	d0, d5, d6
 6c0:	06070530 			; <UNDEFINED> instruction: 0x06070530
 6c4:	06050501 	streq	r0, [r5], -r1, lsl #10
 6c8:	09053083 	stmdbeq	r5, {r0, r1, r7, ip, sp}
 6cc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 6d0:	05750806 	ldrbeq	r0, [r5, #-2054]!	; 0xfffff7fa
 6d4:	22053011 	andcs	r3, r5, #17, 0
 6d8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 6dc:	11054b06 	tstne	r5, r6, lsl #22
 6e0:	83050583 	movwhi	r0, #21891	; 0x5583
 6e4:	05359e01 	ldreq	r9, [r5, #-3585]!	; 0xfffff1ff
 6e8:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 6ec:	2d062e0a 	stccs	14, cr2, [r6, #-40]	; 0xffffffd8
 6f0:	01060405 	tsteq	r6, r5, lsl #8
 6f4:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
 6f8:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 6fc:	04020010 	streq	r0, [r2], #-16
 700:	02002e01 	andeq	r2, r0, #1, 28
 704:	05660104 	strbeq	r0, [r6, #-260]!	; 0xfffffefc
 708:	05160602 	ldreq	r0, [r6, #-1538]	; 0xfffff9fe
 70c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 710:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 714:	66130601 	ldrvs	r0, [r3], -r1, lsl #12
 718:	01001c02 	tsteq	r0, r2, lsl #24
 71c:	Address 0x000000000000071c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	675f7066 	ldrbvs	r7, [pc, -r6, rrx]
   4:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
   8:	00636172 	rsbeq	r6, r3, r2, ror r1
   c:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
  10:	00746967 	rsbseq	r6, r4, r7, ror #18
  14:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  18:	745f3436 	ldrbvc	r3, [pc], #-1078	; 20 <.debug_str+0x20>
  1c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 24 <.debug_str+0x24>
  20:	2f636269 	svccs	0x00636269
  24:	702d6176 	eorvc	r6, sp, r6, ror r1
  28:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  2c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  30:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  34:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  38:	70720074 	rsbsvc	r0, r2, r4, ror r0
  3c:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  40:	61686374 	smcvs	34356	; 0x8634
  44:	72660072 	rsbvc	r0, r6, #114, 0	; 0x72
  48:	6c5f6361 	mrrcvs	3, 6, r6, pc, cr1	; <UNPREDICTABLE>
  4c:	76006e65 	strvc	r6, [r0], -r5, ror #28
  50:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  54:	5f007473 	svcpl	0x00007473
  58:	646f635f 	strbtvs	r6, [pc], #-863	; 60 <.debug_str+0x60>
  5c:	74735f65 	ldrbtvc	r5, [r3], #-3941	; 0xfffff09b
  60:	5f747261 	svcpl	0x00747261
  64:	7266005f 	rsbvc	r0, r6, #95, 0	; 0x5f
  68:	5f006361 	svcpl	0x00006361
  6c:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  70:	6174735f 	cmnvs	r4, pc, asr r3
  74:	5f5f7472 	svcpl	0x005f7472
  78:	64697700 	strbtvs	r7, [r9], #-1792	; 0xfffff900
  7c:	66006874 			; <UNDEFINED> instruction: 0x66006874
  80:	65675f70 	strbvs	r5, [r7, #-3952]!	; 0xfffff090
  84:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  88:	72676574 	rsbvc	r6, r7, #116, 10	; 0x1d000000
  8c:	6c006c61 	stcvs	12, cr6, [r0], {97}	; 0x61
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  9c:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
  a0:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  a4:	2f007473 	svccs	0x00007473
  a8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  ac:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  b0:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  b4:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffff04 <va_printk+0xfffffb04>
  b8:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  bc:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  c0:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  c4:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  c8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  cc:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  d0:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  d4:	30325f72 	eorscc	r5, r2, r2, ror pc
  d8:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  dc:	30343253 	eorscc	r3, r4, r3, asr r2
  e0:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  e4:	32327270 	eorscc	r7, r2, #112, 4
  e8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  ec:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
  f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f8:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  fc:	6c617267 	sfmvs	f7, 2, [r1], #-412	; 0xfffffe64
 100:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 104:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 108:	5f4e4f49 	svcpl	0x004e4f49
 10c:	6c63005f 	stclvs	0, cr0, [r3], #-380	; 0xfffffe84
 110:	5f6e6165 	svcpl	0x006e6165
 114:	6f626572 	svcvs	0x00626572
 118:	4700746f 	strmi	r7, [r0, -pc, ror #8]
 11c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 120:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 124:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 128:	31303220 	teqcc	r0, r0, lsr #4
 12c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 130:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 134:	61656c65 	cmnvs	r5, r5, ror #24
 138:	20296573 	eorcs	r6, r9, r3, ror r5
 13c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 140:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 144:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 148:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 14c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 150:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 154:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 158:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 15c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 160:	6f6c666d 	svcvs	0x006c666d
 164:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 168:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 16c:	20647261 	rsbcs	r7, r4, r1, ror #4
 170:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 174:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 178:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 17c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 180:	316d7261 	cmncc	sp, r1, ror #4
 184:	6a363731 	bvs	d8de50 <va_printk+0xd8da50>
 188:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 18c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 190:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 194:	316d7261 	cmncc	sp, r1, ror #4
 198:	6a363731 	bvs	d8de64 <va_printk+0xd8da64>
 19c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1a4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1ac:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 1b0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 1b4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 1b8:	20706676 	rsbscs	r6, r0, r6, ror r6
 1bc:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1c0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1c4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1c8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1cc:	7a6b3676 	bvc	1acdbac <va_printk+0x1acd7ac>
 1d0:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 1d4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1d8:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 1dc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1e0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1e4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1e8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1ec:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1f0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1f4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1f8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1fc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 200:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 204:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 208:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 20c:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 214 <.debug_str+0x214>
 210:	5f617461 	svcpl	0x00617461
 214:	5f646e65 	svcpl	0x00646e65
 218:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 21c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 220:	63206465 			; <UNDEFINED> instruction: 0x63206465
 224:	00726168 	rsbseq	r6, r2, r8, ror #2
 228:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 22c:	0070665f 	rsbseq	r6, r0, pc, asr r6
 230:	73625f5f 	cmnvc	r2, #380	; 0x17c
 234:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 238:	005f5f64 	subseq	r5, pc, r4, ror #30
 23c:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 240:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 244:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 248:	73005f5f 	movwvc	r5, #3935	; 0xf5f
 24c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 250:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 254:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 258:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 25c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 260:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 264:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 268:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 26c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 270:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 274:	7000745f 	andvc	r7, r0, pc, asr r4
 278:	006b7475 	rsbeq	r7, fp, r5, ror r4
 27c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 280:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 284:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 288:	67726100 	ldrbvs	r6, [r2, -r0, lsl #2]!
 28c:	70720073 	rsbsvc	r0, r2, r3, ror r0
 290:	65735f69 	ldrbvs	r5, [r3, #-3945]!	; 0xfffff097
 294:	756f5f74 	strbvc	r5, [pc, #-3956]!	; fffff328 <va_printk+0xffffef28>
 298:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
 29c:	746d6600 	strbtvc	r6, [sp], #-1536	; 0xfffffa00
 2a0:	6174735f 	cmnvs	r4, pc, asr r3
 2a4:	73007472 	movwvc	r7, #1138	; 0x472
 2a8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 2ac:	6f687300 	svcvs	0x00687300
 2b0:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 2b4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 2b8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2c0:	70615f5f 	rsbvc	r5, r1, pc, asr pc
 2c4:	61686300 	cmnvs	r8, r0, lsl #6
 2c8:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 2cc:	74616372 	strbtvc	r6, [r1], #-882	; 0xfffffc8e
 2d0:	72747300 	rsbsvc	r7, r4, #0, 6
 2d4:	00797063 	rsbseq	r7, r9, r3, rrx
 2d8:	5f67656e 	svcpl	0x0067656e
 2dc:	72700070 	rsbsvc	r0, r0, #112, 0	; 0x70
 2e0:	6b746e69 	blvs	1d1bc8c <va_printk+0x1d1b88c>
 2e4:	635f5f00 	cmpvs	pc, #0, 30
 2e8:	5f65646f 	svcpl	0x0065646f
 2ec:	5f646e65 	svcpl	0x00646e65
 2f0:	6d65005f 	stclvs	0, cr0, [r5, #-380]!	; 0xfffffe84
 2f4:	70007469 	andvc	r7, r0, r9, ror #8
 2f8:	5f737475 	svcpl	0x00737475
 2fc:	6c007066 	stcvs	0, cr7, [r0], {102}	; 0x66
 300:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 304:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 308:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 30c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 310:	756f6400 	strbvc	r6, [pc, #-1024]!	; ffffff18 <va_printk+0xfffffb18>
 314:	00656c62 	rsbeq	r6, r5, r2, ror #24
 318:	65766572 	ldrbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 31c:	00657372 	rsbeq	r7, r5, r2, ror r3
 320:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
 324:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 328:	7473006b 	ldrbtvc	r0, [r3], #-107	; 0xffffff95
 32c:	706d6372 	rsbvc	r6, sp, r2, ror r3
 330:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 338 <.debug_str+0x338>
 334:	5f617461 	svcpl	0x00617461
 338:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 33c:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 340:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
 344:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
 348:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 34c:	5f007473 	svcpl	0x00007473
 350:	6f72705f 	svcvs	0x0072705f
 354:	6e655f67 	cdpvs	15, 6, cr5, cr5, cr7, {3}
 358:	005f5f64 	subseq	r5, pc, r4, ror #30
 35c:	316d756e 	cmncc	sp, lr, ror #10
 360:	72747300 	rsbsvc	r7, r4, #0, 6
 364:	706d636e 	rsbvc	r6, sp, lr, ror #6
 368:	73616200 	cmnvc	r1, #0, 4
 36c:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 370:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 374:	5f00705f 	svcpl	0x0000705f
 378:	696d655f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
 37c:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 380:	0074616f 	rsbseq	r6, r4, pc, ror #2
 384:	6e757274 	mrcvs	2, 3, r7, cr5, cr4, {3}
 388:	Address 0x0000000000000388 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <va_printk+0x80a1f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00000038 	andeq	r0, r0, r8, lsr r0
  40:	0000000c 	andeq	r0, r0, ip
  44:	00000000 	andeq	r0, r0, r0
  48:	00000070 	andeq	r0, r0, r0, ror r0
  4c:	0000000c 	andeq	r0, r0, ip
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	0000007c 	andeq	r0, r0, ip, ror r0
  5c:	00000058 	andeq	r0, r0, r8, asr r0
  60:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	000000d4 	ldrdeq	r0, [r0], -r4
  74:	0000000c 	andeq	r0, r0, ip
  78:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000024 	andeq	r0, r0, r4, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	000000e0 	andeq	r0, r0, r0, ror #1
  8c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  90:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  94:	86048505 	strhi	r8, [r4], -r5, lsl #10
  98:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  9c:	600e4201 	andvs	r4, lr, r1, lsl #4
  a0:	0e0a9a02 	vmlaeq.f32	s18, s20, s4
  a4:	000b4214 	andeq	r4, fp, r4, lsl r2
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000294 	muleq	r0, r4, r2
  b4:	00000064 	andeq	r0, r0, r4, rrx
  b8:	8e040e54 	mcrhi	14, 0, r0, cr4, cr4, {2}
  bc:	100e4201 	andne	r4, lr, r1, lsl #4
  c0:	00000034 	andeq	r0, r0, r4, lsr r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	000002f8 	strdeq	r0, [r0], -r8
  cc:	00000108 	andeq	r0, r0, r8, lsl #2
  d0:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	86058506 	strhi	r8, [r5], -r6, lsl #10
  d8:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  dc:	42018e02 	andmi	r8, r1, #2, 28
  e0:	5005200e 	andpl	r2, r5, lr
  e4:	07510508 	ldrbeq	r0, [r1, -r8, lsl #10]
  e8:	01a80e42 			; <UNDEFINED> instruction: 0x01a80e42
  ec:	200e7802 	andcs	r7, lr, r2, lsl #16
  f0:	06500642 	ldrbeq	r0, [r0], -r2, asr #12
  f4:	00180e51 	andseq	r0, r8, r1, asr lr
  f8:	0000002c 	andeq	r0, r0, ip, lsr #32
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000400 	andeq	r0, r0, r0, lsl #8
 104:	000004c8 	andeq	r0, r0, r8, asr #9
 108:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 10c:	86088509 	strhi	r8, [r8], -r9, lsl #10
 110:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 114:	8a048905 	bhi	122530 <va_printk+0x122130>
 118:	8e028b03 	vmlahi.f64	d8, d2, d3
 11c:	b80e4201 	stmdalt	lr, {r0, r9, lr}
 120:	02420302 	subeq	r0, r2, #134217728	; 0x8000000
 124:	0000240e 	andeq	r2, r0, lr, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd42c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <va_printk+0x42024>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03004 	mov	r3, #4, 0
  10:	e59f200c 	ldr	r2, [pc, #12]	; 24 <asm_not_reached_helper+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	; 28 <asm_not_reached_helper+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached_helper+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0

00000030 <asm_not_implemented_helper>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03007 	mov	r3, #7, 0
  40:	e59f200c 	ldr	r2, [pc, #12]	; 54 <asm_not_implemented_helper+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	; 58 <asm_not_implemented_helper+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_not_implemented_helper+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  18:	00000063 	andeq	r0, r0, r3, rrx
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <asm_not_implemented_helper+0x1cc94e4>
  28:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  2c:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  30:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  34:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  38:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	70206465 	eorvc	r6, r0, r5, ror #8
  40:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  44:	00000a0a 	andeq	r0, r0, sl, lsl #20
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <asm_not_implemented_helper+0x1cc9510>
  54:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	706d696e 	rsbvc	r6, sp, lr, ror #18
  5c:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  60:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  64:	6370203a 	cmnvs	r0, #58, 0	; 0x3a
  68:	0a78253d 	beq	1e09564 <asm_not_implemented_helper+0x1e09534>
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5304>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	5f646568 	svcpl	0x00646568
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	00007265 	andeq	r7, r0, r5, ror #4

00000018 <__FUNCTION__.5308>:
  18:	5f6d7361 	svcpl	0x006d7361
  1c:	5f746f6e 	svcpl	0x00746f6e
  20:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  24:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  28:	5f646574 	svcpl	0x00646574
  2c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000067 	andeq	r0, r0, r7, rrx
  10:	00001b0c 	andeq	r1, r0, ip, lsl #22
  14:	0001af00 	andeq	sl, r1, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8b070403 	blhi	1c1014 <asm_not_implemented_helper+0x1c0fe4>
  30:	03000001 	movweq	r0, #1
  34:	023e0601 	eorseq	r0, lr, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00021605 	andeq	r1, r2, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000235 	andeq	r0, r0, r5, lsr r2
  48:	f7050803 			; <UNDEFINED> instruction: 0xf7050803
  4c:	03000001 	movweq	r0, #1
  50:	017d0801 	cmneq	sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005407 	andeq	r5, r0, r7, lsl #8
  5c:	022c0400 	eoreq	r0, ip, #0, 8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000042 	andeq	r0, r0, r2, asr #32
  70:	98070803 	stmdals	r7, {r0, r1, fp}
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	05070000 	streq	r0, [r7, #-0]
  88:	02000002 	andeq	r0, r0, #2, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000211 	andeq	r0, r0, r1, lsl r2
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	02270700 	eoreq	r0, r7, #0, 14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	30060601 	andcc	r0, r6, r1, lsl #12
  d4:	30000000 	andcc	r0, r0, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001439c 	muleq	r1, ip, r3
  e0:	63700b00 	cmnvs	r0, #0, 22
  e4:	2a060100 	bcs	1804ec <asm_not_implemented_helper+0x1804bc>
  e8:	0000005d 	andeq	r0, r0, sp, asr r0
  ec:	00000006 	andeq	r0, r0, r6
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0001590c 	andeq	r5, r1, ip, lsl #18
  f8:	00015300 	andeq	r5, r1, r0, lsl #6
  fc:	18030500 	stmdane	r3, {r8, sl}
 100:	0d000000 	stceq	0, cr0, [r0, #-0]
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	000001e5 	andeq	r0, r0, r5, ror #3
 10c:	00000139 	andeq	r0, r0, r9, lsr r1
 110:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 114:	00004803 	andeq	r4, r0, r3, lsl #16
 118:	51010e00 	tstpl	r1, r0, lsl #28
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	010e0000 	mrseq	r0, (UNDEF: 14)
 124:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 12c:	37015301 	strcc	r5, [r1, -r1, lsl #6]
 130:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 134:	5001f303 	andpl	pc, r1, r3, lsl #6
 138:	00540f00 	subseq	r0, r4, r0, lsl #30
 13c:	01f10000 	mvnseq	r0, r0
 140:	10000000 	andne	r0, r0, r0
 144:	000000b4 	strheq	r0, [r0], -r4
 148:	00000153 	andeq	r0, r0, r3, asr r1
 14c:	00002c11 	andeq	r2, r0, r1, lsl ip
 150:	09001a00 	stmdbeq	r0, {r9, fp, ip}
 154:	00000143 	andeq	r0, r0, r3, asr #2
 158:	0001660a 	andeq	r6, r1, sl, lsl #12
 15c:	06030100 	streq	r0, [r3], -r0, lsl #2
 160:	00000000 	andeq	r0, r0, r0
 164:	00000030 	andeq	r0, r0, r0, lsr r0
 168:	01d09c01 	bicseq	r9, r0, r1, lsl #24
 16c:	700b0000 	andvc	r0, fp, r0
 170:	03010063 	movweq	r0, #4195	; 0x1063
 174:	00005d26 	andeq	r5, r0, r6, lsr #26
 178:	00003900 	andeq	r3, r0, r0, lsl #18
 17c:	00003300 	andeq	r3, r0, r0, lsl #6
 180:	01590c00 	cmpeq	r9, r0, lsl #24
 184:	01e00000 	mvneq	r0, r0
 188:	03050000 	movweq	r0, #20480	; 0x5000
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000200d 	andeq	r2, r0, sp
 194:	0001e500 	andeq	lr, r1, r0, lsl #10
 198:	0001c600 	andeq	ip, r1, r0, lsl #12
 19c:	50010e00 	andpl	r0, r1, r0, lsl #28
 1a0:	001c0305 	andseq	r0, ip, r5, lsl #6
 1a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 1a8:	00030551 	andeq	r0, r3, r1, asr r5
 1ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1b0:	03055201 	movweq	r5, #20993	; 0x5201
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0153010e 	cmpeq	r3, lr, lsl #2
 1bc:	7d020e34 	stcvc	14, cr0, [r2, #-208]	; 0xffffff30
 1c0:	01f30300 	mvnseq	r0, r0, lsl #6
 1c4:	240f0050 	strcs	r0, [pc], #-80	; 8 <.debug_info+0x8>
 1c8:	f1000000 	cps	#0
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	0000b410 	andeq	fp, r0, r0, lsl r4
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	002c1100 	eoreq	r1, ip, r0, lsl #2
 1dc:	00160000 	andseq	r0, r6, r0
 1e0:	0001d009 	andeq	sp, r1, r9
 1e4:	02201200 	eoreq	r1, r0, #0, 4
 1e8:	02200000 	eoreq	r0, r0, #0, 0
 1ec:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1f0:	00351206 	eorseq	r1, r5, r6, lsl #4
 1f4:	00350000 	eorseq	r0, r5, r0
 1f8:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <asm_not_implemented_helper+0x2c007c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <asm_not_implemented_helper+0xe83810>
  30:	0b390b3b 	bleq	e42d24 <asm_not_implemented_helper+0xe42cf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <asm_not_implemented_helper+0x380c24>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <asm_not_implemented_helper+0xec2d34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <asm_not_implemented_helper+0xe82070>
  90:	0b390b3b 	bleq	e42d84 <asm_not_implemented_helper+0xe42d54>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	01100000 	tsteq	r0, r0
  d0:	01134901 	tsteq	r3, r1, lsl #18
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	13490021 	movtne	r0, #36897	; 0x9021
  dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  e8:	3a0e030e 	bcc	380d28 <asm_not_implemented_helper+0x380cf8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00300000 	eorseq	r0, r0, r0
   8:	004c0000 	subeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00004c50 	andeq	r4, r0, r0, asr ip
  14:	00004f00 	andeq	r4, r0, r0, lsl #30
  18:	7d000200 	sfmvc	f0, 4, [r0, #-0]
  1c:	00004f00 	andeq	r4, r0, r0, lsl #30
  20:	00006000 	andeq	r6, r0, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00001c00 	andeq	r1, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	0000001f 	andeq	r0, r0, pc, lsl r0
  4c:	007d0002 	rsbseq	r0, sp, r2
  50:	0000001f 	andeq	r0, r0, pc, lsl r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f50 	andeq	r9, r0, r0, asr pc
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000120 	andeq	r0, r0, r0, lsr #2
   4:	00f20003 	rscseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <asm_not_implemented_helper+0xfffffe54>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	2f006564 	svccs	0x00006564
  78:	2f727375 	svccs	0x00727375
  7c:	61636f6c 	cmnvs	r3, ip, ror #30
  80:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  84:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  98:	2f747365 	svccs	0x00747365
  9c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  a0:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  a4:	3173632d 	cmncc	r3, sp, lsr #6
  a8:	2f653730 	svccs	0x00653730
  ac:	2f62696c 	svccs	0x0062696c
  b0:	2f636367 	svccs	0x00636367
  b4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  b8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  bc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  c0:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  c4:	2f312e32 	svccs	0x00312e32
  c8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  cc:	00656475 	rsbeq	r6, r5, r5, ror r4
  d0:	6d736100 	ldfvse	f6, [r3, #-0]
  d4:	6c65682d 	stclvs	8, cr6, [r5], #-180	; 0xffffff4c
  d8:	73726570 	cmnvc	r2, #112, 10	; 0x1c000000
  dc:	0100632e 	tsteq	r0, lr, lsr #6
  e0:	70720000 	rsbsvc	r0, r2, r0
  e4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  e8:	73000002 	movwvc	r0, #2
  ec:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  f0:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  f4:	00682e63 	rsbeq	r2, r8, r3, ror #28
  f8:	00000003 	andeq	r0, r0, r3
  fc:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
 100:	00000002 	andeq	r0, r0, r2
 104:	01061400 	tsteq	r6, r0, lsl #8
 108:	4b060505 	blmi	181524 <asm_not_implemented_helper+0x1814f4>
 10c:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 110:	842e052e 	strthi	r0, [lr], #-1326	; 0xfffffad2
 114:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 118:	06014b06 	streq	r4, [r1], -r6, lsl #22
 11c:	022e069e 	eoreq	r0, lr, #165675008	; 0x9e00000
 120:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
   c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  10:	5f646574 	svcpl	0x00646574
  14:	706c6568 	rsbvc	r6, ip, r8, ror #10
  18:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	612f6372 			; <UNDEFINED> instruction: 0x612f6372
  28:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  2c:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  30:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  34:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  38:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  3c:	6f6f6265 	svcvs	0x006f6265
  40:	6f6c0074 	svcvs	0x006c0074
  44:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  58:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  68:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  6c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  70:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  74:	31303220 	teqcc	r0, r0, lsr #4
  78:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  7c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  80:	61656c65 	cmnvs	r5, r5, ror #24
  84:	20296573 	eorcs	r6, r9, r3, ror r5
  88:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  8c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  90:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  94:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  98:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  9c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  a0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  a4:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  a8:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  ac:	6f6c666d 	svcvs	0x006c666d
  b0:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  b4:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  b8:	20647261 	rsbcs	r7, r4, r1, ror #4
  bc:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  c0:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  c4:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  c8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  cc:	316d7261 	cmncc	sp, r1, ror #4
  d0:	6a363731 	bvs	d8dd9c <asm_not_implemented_helper+0xd8dd6c>
  d4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  d8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  dc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  e0:	316d7261 	cmncc	sp, r1, ror #4
  e4:	6a363731 	bvs	d8ddb0 <asm_not_implemented_helper+0xd8dd80>
  e8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  ec:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  f0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  f4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  f8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  fc:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 100:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 104:	20706676 	rsbscs	r6, r0, r6, ror r6
 108:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 10c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 110:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 114:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 118:	7a6b3676 	bvc	1acdaf8 <asm_not_implemented_helper+0x1acdac8>
 11c:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 120:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 124:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 128:	20626467 	rsbcs	r6, r2, r7, ror #8
 12c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 130:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 134:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 138:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 13c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 140:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 144:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 148:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 14c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 150:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 154:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 158:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 15c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 160:	5f4e4f49 	svcpl	0x004e4f49
 164:	7361005f 	cmnvc	r1, #95, 0	; 0x5f
 168:	6f6e5f6d 	svcvs	0x006e5f6d
 16c:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
 170:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 174:	65685f64 	strbvs	r5, [r8, #-3940]!	; 0xfffff09c
 178:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
 17c:	736e7500 	cmnvc	lr, #0, 10
 180:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 184:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 188:	75007261 	strvc	r7, [r0, #-609]	; 0xfffffd9f
 18c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 190:	2064656e 	rsbcs	r6, r4, lr, ror #10
 194:	00746e69 	rsbseq	r6, r4, r9, ror #28
 198:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 19c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1a0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 1a4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1a8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1ac:	2f00746e 	svccs	0x0000746e
 1b0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 1b4:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 1b8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 1bc:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; c <.debug_str+0xc>
 1c0:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 1c4:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 1c8:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1cc:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 1d0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1d4:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 1d8:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1dc:	30325f72 	eorscc	r5, r2, r2, ror pc
 1e0:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1e4:	30343253 	eorscc	r3, r4, r3, asr r2
 1e8:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1ec:	32327270 	eorscc	r7, r2, #112, 4
 1f0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1f4:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 200:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 204:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 208:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 20c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 210:	61686300 	cmnvs	r8, r0, lsl #6
 214:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 218:	2074726f 	rsbscs	r7, r4, pc, ror #4
 21c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 220:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 224:	70006b74 	andvc	r6, r0, r4, ror fp
 228:	006b7475 	rsbeq	r7, fp, r5, ror r4
 22c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 230:	745f3233 	ldrbvc	r3, [pc], #-563	; 238 <.debug_str+0x238>
 234:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 238:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 23c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 240:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 244:	61686320 	cmnvs	r8, r0, lsr #6
 248:	Address 0x0000000000000248 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <asm_not_implemented_helper+0x80a5c0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_not_implemented_helper+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <asm_not_implemented_helper+0x423f4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0, 0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <flush_all_caches+0x42424>
  1c:	Address 0x000000000000001c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000041 	andeq	r0, r0, r1, asr #32
  10:	0001ef0c 	andeq	lr, r1, ip, lsl #30
  14:	00015700 	andeq	r5, r1, r0, lsl #14
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000001 	movweq	r0, #1
  34:	01e30601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001be05 	andeq	fp, r1, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001da 	ldrdeq	r0, [r0], -sl
  48:	9f050803 	svcls	0x00050803
  4c:	03000001 	movweq	r0, #1
  50:	000e0801 	andeq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002e07 	andeq	r2, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	40070803 	andmi	r0, r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ad060000 	stcge	0, cr0, [r6, #-0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d50600 	bicseq	r0, r5, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	10060c01 	andne	r0, r6, r1, lsl #24
  c8:	10000000 	andne	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e89c 	muleq	r0, ip, r8
  d4:	00720a00 	rsbseq	r0, r2, r0, lsl #20
  d8:	2c0e0d01 	stccs	13, cr0, [lr], {1}
  dc:	06000000 	streq	r0, [r0], -r0
	...
  e8:	0001c80b 	andeq	ip, r1, fp, lsl #16
  ec:	06030100 	streq	r0, [r3], -r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	720a9c01 	andvc	r9, sl, #256	; 0x100
  fc:	0e040100 	adfeqs	f0, f4, f0
 100:	0000002c 	andeq	r0, r0, ip, lsr #32
 104:	0000003b 	andeq	r0, r0, fp, lsr r0
 108:	00000035 	andeq	r0, r0, r5, lsr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <disable_cache+0x2c009c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <disable_cache+0xec2d20>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <disable_cache+0x2ce894>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	340a0000 	strcc	r0, [sl], #-0
  7c:	3a080300 	bcc	200c84 <disable_cache+0x200c74>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  90:	03193f01 	tsteq	r9, #1, 30
  94:	3b0b3a0e 	blcc	2ce8d4 <disable_cache+0x2ce8c4>
  98:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00140000 	andseq	r0, r4, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	73000700 	movwvc	r0, #1792	; 0x700
  1c:	efff0b00 	svc	0x00ff0b00
  20:	00189f1a 	andseq	r9, r8, sl, lsl pc
  24:	00200000 	eoreq	r0, r0, r0
  28:	00010000 	andeq	r0, r1, r0
  2c:	00000053 	andeq	r0, r0, r3, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	01010000 	mrseq	r0, (UNDEF: 1)
  38:	04000000 	streq	r0, [r0], #-0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00045300 	andeq	r5, r4, r0, lsl #6
  48:	00080000 	andeq	r0, r8, r0
  4c:	00070000 	andeq	r0, r7, r0
  50:	000a0073 	andeq	r0, sl, r3, ror r0
  54:	089f2110 	ldmeq	pc, {r4, r8, sp}	; <UNPREDICTABLE>
  58:	10000000 	andne	r0, r0, r0
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	00005300 	andeq	r5, r0, r0, lsl #6
  64:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c4 	andeq	r0, r0, r4, asr #1
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <disable_cache+0xfffffe74>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  7c:	00632e65 	rsbeq	r2, r3, r5, ror #28
  80:	72000001 	andvc	r0, r0, #1, 0
  84:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  88:	00000200 	andeq	r0, r0, r0, lsl #4
  8c:	00190500 	andseq	r0, r9, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	05140000 	ldreq	r0, [r4, #-0]
  98:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  9c:	05132f02 	ldreq	r2, [r3, #-3842]	; 0xfffff0fe
  a0:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
  a4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffaa7 <disable_cache+0xfffffa97>
  a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffaaf <disable_cache+0xfffffa9f>
  ac:	0531061a 	ldreq	r0, [r1, #-1562]!	; 0xfffff9e6
  b0:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  b4:	05133002 	ldreq	r3, [r3, #-2]
  b8:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
  bc:	052f0605 	streq	r0, [pc, #-1541]!	; fffffabf <disable_cache+0xfffffaaf>
  c0:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
  c4:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61736964 	cmnvs	r3, r4, ror #18
   4:	5f656c62 	svcpl	0x00656c62
   8:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   c:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  44:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  48:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  4c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  50:	31393130 	teqcc	r9, r0, lsr r1
  54:	20353230 	eorscs	r3, r5, r0, lsr r2
  58:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  5c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  60:	415b2029 	cmpmi	fp, r9, lsr #32
  64:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  68:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  6c:	6172622d 	cmnvs	r2, sp, lsr #4
  70:	2068636e 	rsbcs	r6, r8, lr, ror #6
  74:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  78:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  7c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  80:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  84:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  88:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  8c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  90:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  94:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  98:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  9c:	20706676 	rsbscs	r6, r0, r6, ror r6
  a0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  a8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  ac:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  b0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  b8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  bc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c8:	6f6c666d 	svcvs	0x006c666d
  cc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  d0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  d4:	20647261 	rsbcs	r7, r4, r1, ror #4
  d8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  dc:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  e0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  e4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  e8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  ec:	613d6863 	teqvs	sp, r3, ror #16
  f0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  f4:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  f8:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  fc:	20626467 	rsbcs	r6, r2, r7, ror #8
 100:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 104:	4f2d2062 	svcmi	0x002d2062
 108:	4f2d2067 	svcmi	0x002d2067
 10c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 110:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 114:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 118:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 11c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 120:	20393975 	eorscs	r3, r9, r5, ror r9
 124:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 128:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 12c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 130:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 134:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 138:	2064656e 	rsbcs	r6, r4, lr, ror #10
 13c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 148:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 14c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 150:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 154:	2f00746e 	svccs	0x0000746e
 158:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 15c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 160:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 164:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffb4 <disable_cache+0xffffffa4>
 168:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 16c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 170:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 174:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 178:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 17c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 180:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 184:	30325f72 	eorscc	r5, r2, r2, ror pc
 188:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 18c:	30343253 	eorscc	r3, r4, r3, asr r2
 190:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 194:	32327270 	eorscc	r7, r2, #112, 4
 198:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 19c:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ac:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1b0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1b8:	61686300 	cmnvs	r8, r0, lsl #6
 1bc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c8:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 1cc:	635f656c 	cmpvs	pc, #108, 10	; 0x1b000000
 1d0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 1d4:	74757000 	ldrbtvc	r7, [r5], #-0
 1d8:	6f6c006b 	svcvs	0x006c006b
 1dc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1e0:	7300746e 	movwvc	r7, #1134	; 0x46e
 1e4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1ec:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1f0:	6174732f 	cmnvs	r4, pc, lsr #6
 1f4:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1f8:	632f6372 			; <UNDEFINED> instruction: 0x632f6372
 1fc:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <disable_cache+0x80a5e0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <disable_cache+0x42414>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3018 	ldr	r3, [pc, #24]	; 24 <clean_reboot+0x24>
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10, 0
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000054 	andeq	r0, r0, r4, asr r0
  10:	00016a0c 	andeq	r6, r1, ip, lsl #20
  14:	00018500 	andeq	r8, r1, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	46070403 	strmi	r0, [r7], -r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	02120601 	andseq	r0, r2, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ec05 	andeq	lr, r1, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001fb 	strdeq	r0, [r0], -fp
  48:	cd050803 	stcgt	8, cr0, [r5, #-12]
  4c:	03000001 	movweq	r0, #1
  50:	000b0801 	andeq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004107 	andeq	r4, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002f 	andeq	r0, r0, pc, lsr #32
  64:	53070803 	movwpl	r0, #30723	; 0x7803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	db060000 	blle	180008 <clean_reboot+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e7 	andeq	r0, r0, r7, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01f60600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00010e9c 	muleq	r1, ip, lr
  d4:	00140a00 	andseq	r0, r4, r0, lsl #20
  d8:	00e80000 	rsceq	r0, r8, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000180c 	andeq	r1, r0, ip, lsl #16
  ec:	00010e00 	andeq	r0, r1, r0, lsl #28
  f0:	00200d00 	eoreq	r0, r0, r0, lsl #26
  f4:	011a0000 	tsteq	sl, r0
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	010b0000 	mrseq	r0, (UNDEF: 11)
 100:	003a0150 	eorseq	r0, sl, r0, asr r1
 104:	0000240c 	andeq	r2, r0, ip, lsl #8
 108:	00012600 	andeq	r2, r1, r0, lsl #12
 10c:	040e0000 	streq	r0, [lr], #-0
 110:	04000002 	streq	r0, [r0], #-2
 114:	02000002 	andeq	r0, r0, #2, 0
 118:	190e064d 	stmdbne	lr, {r0, r2, r3, r6, r9, sl}
 11c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 120:	02000000 	andeq	r0, r0, #0, 0
 124:	000e0658 	andeq	r0, lr, r8, asr r6
 128:	00000000 	andeq	r0, r0, r0
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <clean_reboot+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <clean_reboot+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00130119 	andseq	r0, r3, r9, lsl r1
  7c:	82890a00 	addhi	r0, r9, #0, 20
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	00001301 	andeq	r1, r0, r1, lsl #6
  88:	01828a0b 	orreq	r8, r2, fp, lsl #20
  8c:	91180200 	tstls	r8, r0, lsl #4
  90:	00001842 	andeq	r1, r0, r2, asr #16
  94:	0182890c 	orreq	r8, r2, ip, lsl #18
  98:	31011100 	mrscc	r1, (UNDEF: 17)
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	00001301 	andeq	r1, r0, r1, lsl #6
  ac:	3f002e0e 	svccc	0x00002e0e
  b0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  b4:	3a0e030e 	bcc	380cf4 <clean_reboot+0x380cf4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a5 	andeq	r0, r0, r5, lsr #1
   4:	008a0003 	addeq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <clean_reboot+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61656c63 	cmnvs	r5, r3, ror #24
  7c:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  80:	746f6f62 	strbtvc	r6, [pc], #-3938	; 88 <.debug_line+0x88>
  84:	0100632e 	tsteq	r0, lr, lsr #6
  88:	70720000 	rsbsvc	r0, r2, r0
  8c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  90:	00000002 	andeq	r0, r0, r2
  94:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  98:	00000002 	andeq	r0, r0, r2
  9c:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  a0:	4b2f832f 	blmi	be0d64 <clean_reboot+0xbe0d64>
  a4:	01000602 	tsteq	r0, r2, lsl #12
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  10:	2064656e 	rsbcs	r6, r4, lr, ror #10
  14:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  18:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  1c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffff62 <clean_reboot+0xffffff62>	; <UNPREDICTABLE>
  20:	6c630073 	stclvs	0, cr0, [r3], #-460	; 0xfffffe34
  24:	5f6e6165 	svcpl	0x006e6165
  28:	6f626572 	svcvs	0x00626572
  2c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  30:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f687300 	svcvs	0x00687300
  44:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	20554e47 	subscs	r4, r5, r7, asr #28
  58:	20393943 	eorscs	r3, r9, r3, asr #18
  5c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  60:	30322031 	eorscc	r2, r2, r1, lsr r0
  64:	30313931 	eorscc	r3, r1, r1, lsr r9
  68:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  6c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  70:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  74:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  78:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  7c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  80:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  84:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  88:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  8c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  90:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  94:	205d3939 	subscs	r3, sp, r9, lsr r9
  98:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  9c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  a0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  a4:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  a8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  ac:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  b0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  cc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  d0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  dc:	616f6c66 	cmnvs	pc, r6, ror #24
  e0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e4:	61683d69 	cmnvs	r8, r9, ror #26
  e8:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  ec:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  f0:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  f4:	616d2d20 	cmnvs	sp, r0, lsr #26
  f8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  fc:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 100:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 104:	6b36766d 	blvs	d9dac0 <clean_reboot+0xd9dac0>
 108:	70662b7a 	rsbvc	r2, r6, sl, ror fp
 10c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 110:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 114:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 118:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 11c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 120:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 124:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 128:	20393975 	eorscs	r3, r9, r5, ror r9
 12c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 130:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 134:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 138:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 13c:	61747365 	cmnvs	r4, r5, ror #6
 140:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 144:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 148:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 14c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 150:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 154:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 158:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 15c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 160:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 164:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 168:	2f2e0074 	svccs	0x002e0074
 16c:	66617473 			; <UNDEFINED> instruction: 0x66617473
 170:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 174:	6c632f63 	stclvs	15, cr2, [r3], #-396	; 0xfffffe74
 178:	2d6e6165 	stfcse	f6, [lr, #-404]!	; 0xfffffe6c
 17c:	6f626572 	svcvs	0x00626572
 180:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
 184:	73552f00 	cmpvc	r5, #0, 30
 188:	2f737265 	svccs	0x00737265
 18c:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 190:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 194:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 198:	442f6e61 	strtmi	r6, [pc], #-3681	; 1a0 <.debug_str+0x1a0>
 19c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 1a0:	73746e65 	cmnvc	r4, #1616	; 0x650
 1a4:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 1a8:	5f676e69 	svcpl	0x00676e69
 1ac:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 1b0:	5f726574 	svcpl	0x00726574
 1b4:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 1b8:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 1bc:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 1c0:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 1c4:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; 104 <.debug_str+0x104>
 1c8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1d0:	6f6c2067 	svcvs	0x006c2067
 1d4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1d8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1dc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1e0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1e4:	63007261 	movwvs	r7, #609	; 0x261
 1e8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1ec:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1f0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1f4:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1f8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 200:	00746e69 	rsbseq	r6, r4, r9, ror #28
 204:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 208:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 20c:	745f6873 	ldrbvc	r6, [pc], #-2163	; 214 <.debug_str+0x214>
 210:	69730078 	ldmdbvs	r3!, {r3, r4, r5, r6}^
 214:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 218:	61686320 	cmnvs	r8, r0, lsr #6
 21c:	Address 0x000000000000021c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <clean_reboot+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <clean_reboot+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f3024 	ldr	r3, [pc, #36]	; 34 <_cstart+0x34>
   c:	e59f2024 	ldr	r2, [pc, #36]	; 38 <_cstart+0x38>
  10:	e1530002 	cmp	r3, r2
  14:	33a02000 	movcc	r2, #0, 0
  18:	34832004 	strcc	r2, [r3], #4
  1c:	3afffffa 	bcc	c <_cstart+0xc>
  20:	ebfffffe 	bl	0 <uart_init>
  24:	e3a03001 	mov	r3, #1, 0
  28:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  2c:	ebfffffe 	bl	0 <notmain>
  30:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000189 	andeq	r0, r0, r9, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000076 	andeq	r0, r0, r6, ror r0
  10:	0001680c 	andeq	r6, r1, ip, lsl #16
  14:	0001ad00 	andeq	sl, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	89070403 	stmdbhi	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	022c0601 	eoreq	r0, ip, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00021405 	andeq	r1, r2, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000223 	andeq	r0, r0, r3, lsr #4
  48:	f5050803 			; <UNDEFINED> instruction: 0xf5050803
  4c:	03000001 	movweq	r0, #1
  50:	00280801 	eoreq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005507 	andeq	r5, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000043 	andeq	r0, r0, r3, asr #32
  64:	96070803 	strls	r0, [r7], -r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	03060000 	movweq	r0, #24576	; 0x6000
  7c:	02000002 	andeq	r0, r0, #2, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000020f 	andeq	r0, r0, pc, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	021e0600 	andseq	r0, lr, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001549c 	muleq	r1, ip, r4
  d4:	00000600 	andeq	r0, r0, r0, lsl #12
  d8:	05010000 	streq	r0, [r1, #-0]
  dc:	00002510 	andeq	r2, r0, r0, lsl r5
  e0:	017d0600 	cmneq	sp, r0, lsl #12
  e4:	05010000 	streq	r0, [r1, #-0]
  e8:	0000251f 	andeq	r2, r0, pc, lsl r5
  ec:	02380a00 	eorseq	r0, r8, #0, 20
  f0:	06010000 	streq	r0, [r1], -r0
  f4:	73620b07 	cmnvc	r2, #7168	; 0x1c00
  f8:	0a010073 	beq	402cc <_cstart+0x402cc>
  fc:	0001540a 	andeq	r5, r1, sl, lsl #8
 100:	00000600 	andeq	r0, r0, r0, lsl #12
 104:	00000000 	andeq	r0, r0, r0
 108:	00160c00 	andseq	r0, r6, r0, lsl #24
 10c:	0b010000 	bleq	40114 <_cstart+0x40114>
 110:	0001540a 	andeq	r5, r1, sl, lsl #8
 114:	00240d00 	eoreq	r0, r4, r0, lsl #26
 118:	00080000 	andeq	r0, r8, r0
 11c:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 120:	690e0000 	stmdbvs	lr, {}	; <UNPREDICTABLE>
 124:	1401006e 	strne	r0, [r1], #-110	; 0xffffff92
 128:	00002c05 	andeq	r2, r0, r5, lsl #24
 12c:	0f000100 	svceq	0x00000100
 130:	00000008 	andeq	r0, r0, r8
 134:	0000015a 	andeq	r0, r0, sl, asr r1
 138:	0000240f 	andeq	r2, r0, pc, lsl #8
 13c:	00016700 	andeq	r6, r1, r0, lsl #14
 140:	00300f00 	eorseq	r0, r0, r0, lsl #30
 144:	01730000 	cmneq	r3, r0
 148:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 14c:	80000000 	andhi	r0, r0, r0
 150:	00000001 	andeq	r0, r0, r1
 154:	00250407 	eoreq	r0, r5, r7, lsl #8
 158:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
 15c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 160:	02000000 	andeq	r0, r0, #0, 0
 164:	11060136 	tstne	r6, r6, lsr r1
 168:	0000001e 	andeq	r0, r0, lr, lsl r0
 16c:	0000001e 	andeq	r0, r0, lr, lsl r0
 170:	10063b02 	andne	r3, r6, r2, lsl #22
 174:	00000238 	andeq	r0, r0, r8, lsr r2
 178:	00000238 	andeq	r0, r0, r8, lsr r2
 17c:	06010a02 	streq	r0, [r1], -r2, lsl #20
 180:	00003611 	andeq	r3, r0, r1, lsl r6
 184:	00003600 	andeq	r3, r0, r0, lsl #12
 188:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <_cstart+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <_cstart+0x2ce8a4>
  68:	110b390b 	tstne	fp, fp, lsl #18
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	3f002e0a 	svccc	0x00002e0a
  7c:	3a0e0319 	bcc	380ce8 <_cstart+0x380ce8>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	3c19270b 	ldccc	7, cr2, [r9], {11}
  88:	0b000019 	bleq	f4 <.debug_abbrev+0xf4>
  8c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  90:	0b3b0b3a 	bleq	ec2d80 <_cstart+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <_cstart+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	0b0d0000 	bleq	3400b4 <_cstart+0x3400b4>
  b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  b4:	00130106 	andseq	r0, r3, r6, lsl #2
  b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
  bc:	0b3a0803 	bleq	e820d0 <_cstart+0xe820d0>
  c0:	0b390b3b 	bleq	e42db4 <_cstart+0xe42db4>
  c4:	0b1c1349 	bleq	704df0 <_cstart+0x704df0>
  c8:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  cc:	11000182 	smlabbne	r0, r2, r1, r0
  d0:	00133101 	andseq	r3, r3, r1, lsl #2
  d4:	002e1000 	eoreq	r1, lr, r0
  d8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  dc:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e4:	00000b39 	andeq	r0, r0, r9, lsr fp
  e8:	3f002e11 	svccc	0x00002e11
  ec:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  f0:	3a0e030e 	bcc	380d30 <_cstart+0x380d30>
  f4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	000c0000 	andeq	r0, ip, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001c00 	andeq	r1, r0, r0, lsl #24
  18:	73000300 	movwvc	r0, #768	; 0x300
  1c:	001c9f04 	andseq	r9, ip, r4, lsl #30
  20:	00230000 	eoreq	r0, r3, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	00840003 	addeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <_cstart+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61747363 	cmnvs	r4, r3, ror #6
  7c:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	10050000 	andne	r0, r5, r0
  90:	00020500 	andeq	r0, r2, r0, lsl #10
  94:	15000000 	strne	r0, [r0, #-0]
  98:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb9b <_cstart+0xfffffb9b>
  9c:	05051302 	streq	r1, [r5, #-770]	; 0xfffffcfe
  a0:	14133014 	ldrne	r3, [r3], #-20	; 0xffffffec
  a4:	0f060a05 	svceq	0x00060a05
  a8:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
  ac:	0610054b 	ldreq	r0, [r0], -fp, asr #10
  b0:	05054a01 	streq	r4, [r5, #-2561]	; 0xfffff5ff
  b4:	01323006 	teqeq	r2, r6
  b8:	05144a01 	ldreq	r4, [r4, #-2561]	; 0xfffff5ff
  bc:	06022f02 	streq	r2, [r2], -r2, lsl #30
  c0:	Address 0x00000000000000c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	635f005f 	cmpvs	pc, #95, 0	; 0x5f
  10:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  14:	73620074 	cmnvc	r2, #116, 0	; 0x74
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  38:	5f6e6165 	svcpl	0x006e6165
  3c:	6f626572 	svcvs	0x00626572
  40:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  44:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	6f687300 	svcvs	0x00687300
  58:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  6c:	6c5f6d6f 	mrrcvs	13, 6, r6, pc, cr15	; <UNPREDICTABLE>
  70:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  74:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  78:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  7c:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  80:	20312e32 	eorscs	r2, r1, r2, lsr lr
  84:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  88:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  8c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  90:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  94:	5b202965 	blpl	80a630 <_cstart+0x80a630>
  98:	2f4d5241 	svccs	0x004d5241
  9c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  a0:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  a4:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  a8:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  ac:	6f697369 	svcvs	0x00697369
  b0:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  b4:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  b8:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  bc:	616f6c66 	cmnvs	pc, r6, ror #24
  c0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  c4:	61683d69 	cmnvs	r8, r9, ror #26
  c8:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  cc:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  d0:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  d4:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  d8:	613d7570 	teqvs	sp, r0, ror r5
  dc:	31316d72 	teqcc	r1, r2, ror sp
  e0:	7a6a3637 	bvc	1a8d9c4 <_cstart+0x1a8d9c4>
  e4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  e8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  ec:	613d656e 	teqvs	sp, lr, ror #10
  f0:	31316d72 	teqcc	r1, r2, ror sp
  f4:	7a6a3637 	bvc	1a8d9d8 <_cstart+0x1a8d9d8>
  f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  fc:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 100:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 104:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 108:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 10c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 110:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 114:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 118:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 11c:	616d2d20 	cmnvs	sp, r0, lsr #26
 120:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 124:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 128:	2b7a6b36 	blcs	1e9ae08 <_cstart+0x1e9ae08>
 12c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 130:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 134:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 138:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 13c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 140:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 144:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 148:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 14c:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 150:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 154:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 158:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 15c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 160:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 164:	00676e69 	rsbeq	r6, r7, r9, ror #28
 168:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 16c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 170:	2f637273 	svccs	0x00637273
 174:	61747363 	cmnvs	r4, r3, ror #6
 178:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
 17c:	625f5f00 	subsvs	r5, pc, #0, 30
 180:	655f7373 	ldrbvs	r7, [pc, #-883]	; fffffe15 <_cstart+0xfffffe15>
 184:	5f5f646e 	svcpl	0x005f646e
 188:	736e7500 	cmnvc	lr, #0, 10
 18c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 190:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 194:	6f6c0074 	svcvs	0x006c0074
 198:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 19c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1a4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ac:	73552f00 	cmpvc	r5, #0, 30
 1b0:	2f737265 	svccs	0x00737265
 1b4:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 1b8:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 1bc:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 1c0:	442f6e61 	strtmi	r6, [pc], #-3681	; 1c8 <.debug_str+0x1c8>
 1c4:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 1c8:	73746e65 	cmnvc	r4, #1616	; 0x650
 1cc:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 1d0:	5f676e69 	svcpl	0x00676e69
 1d4:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 1d8:	5f726574 	svcpl	0x00726574
 1dc:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 1e0:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 1e4:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 1e8:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 1ec:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; 12c <.debug_str+0x12c>
 1f0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1f8:	6f6c2067 	svcvs	0x006c2067
 1fc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 200:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 204:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 208:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 20c:	63007261 	movwvs	r7, #609	; 0x261
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 218:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 21c:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 220:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 224:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 228:	00746e69 	rsbseq	r6, r4, r9, ror #28
 22c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 230:	63206465 			; <UNDEFINED> instruction: 0x63206465
 234:	00726168 	rsbseq	r6, r2, r8, ror #2
 238:	6d746f6e 	ldclvs	15, cr6, [r4, #-440]!	; 0xfffffe48
 23c:	006e6961 	rsbeq	r6, lr, r1, ror #18

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <_cstart+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <_cstart+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000005d 	andeq	r0, r0, sp, asr r0
  10:	0000000c 	andeq	r0, r0, ip
  14:	00017300 	andeq	r7, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4f070403 	svcmi	0x00070403
  30:	03000001 	movweq	r0, #1
  34:	01f20601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001da05 	andeq	sp, r1, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001e9 	andeq	r0, r0, r9, ror #3
  48:	bb050803 	bllt	142014 <custom_loader+0x142014>
  4c:	03000001 	movweq	r0, #1
  50:	001c0801 	andseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003c07 	andeq	r3, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002a 	andeq	r0, r0, sl, lsr #32
  64:	5c070803 	stcpl	8, cr0, [r7], {3}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001d5 	ldrdeq	r0, [r0], -r5
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01e40600 	mvneq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000004f 	andeq	r0, r0, pc, asr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <custom_loader+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <custom_loader+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <custom_loader+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	008b0003 	addeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <custom_loader+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  7c:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  80:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  84:	00632e72 	rsbeq	r2, r3, r2, ror lr
  88:	72000001 	andvc	r0, r0, #1, 0
  8c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  90:	00000200 	andeq	r0, r0, r0, lsl #4
  94:	001a0500 	andseq	r0, sl, r0, lsl #10
  98:	00000205 	andeq	r0, r0, r5, lsl #4
  9c:	05150000 	ldreq	r0, [r5, #-0]
  a0:	02021401 	andeq	r1, r2, #16777216	; 0x1000000
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  24:	61686320 	cmnvs	r8, r0, lsr #6
  28:	6f6c0072 	svcvs	0x006c0072
  2c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	00746e69 	rsbseq	r6, r4, r9, ror #28
  3c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  40:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6300746e 	movwvs	r7, #1134	; 0x46e
  50:	6f747375 	svcvs	0x00747375
  54:	6f6c5f6d 	svcvs	0x006c5f6d
  58:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  5c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  60:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  64:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  68:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  6c:	31393130 	teqcc	r9, r0, lsr r1
  70:	20353230 	eorscs	r3, r5, r0, lsr r2
  74:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  78:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  7c:	415b2029 	cmpmi	fp, r9, lsr #32
  80:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  84:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  88:	6172622d 	cmnvs	r2, sp, lsr #4
  8c:	2068636e 	rsbcs	r6, r8, lr, ror #6
  90:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  94:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  98:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  9c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  ac:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  b0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  b4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b8:	20706676 	rsbscs	r6, r0, r6, ror r6
  bc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  c0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  c4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  cc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  d0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  d4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  d8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  dc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  e0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  e4:	6f6c666d 	svcvs	0x006c666d
  e8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  ec:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  f0:	20647261 	rsbcs	r7, r4, r1, ror #4
  f4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  f8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  fc:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 100:	206d7261 	rsbcs	r7, sp, r1, ror #4
 104:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 108:	613d6863 	teqvs	sp, r3, ror #16
 10c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 110:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 114:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 118:	20626467 	rsbcs	r6, r2, r7, ror #8
 11c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 120:	4f2d2062 	svcmi	0x002d2062
 124:	4f2d2067 	svcmi	0x002d2067
 128:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 138:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 13c:	20393975 	eorscs	r3, r9, r5, ror r9
 140:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 144:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 148:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 14c:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 150:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	00746e69 	rsbseq	r6, r4, r9, ror #28
 15c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 160:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 164:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 168:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 16c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 170:	2f00746e 	svccs	0x0000746e
 174:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 178:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 17c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 180:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffd0 <custom_loader+0xffffffd0>
 184:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 188:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 18c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 190:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 194:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 198:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 19c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1a0:	30325f72 	eorscc	r5, r2, r2, ror pc
 1a4:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1a8:	30343253 	eorscc	r3, r4, r3, asr r2
 1ac:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1b0:	32327270 	eorscc	r7, r2, #112, 4
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1d4:	61686300 	cmnvs	r8, r0, lsl #6
 1d8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1dc:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	6b747570 	blvs	1d1d7ac <custom_loader+0x1d1d7ac>
 1e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ec:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1f8:	61686320 	cmnvs	r8, r0, lsr #6
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <custom_loader+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <custom_loader+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


cycle-per-sec.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cyc_per_sec>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ee1f5f3c 	mrc	15, 0, r5, cr15, cr12, {1}
   8:	ebfffffe 	bl	0 <timer_get_usec>
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <timer_get_usec>
  14:	e0400004 	sub	r0, r0, r4
  18:	e59f3010 	ldr	r3, [pc, #16]	; 30 <cyc_per_sec+0x30>
  1c:	e1500003 	cmp	r0, r3
  20:	3afffffa 	bcc	10 <cyc_per_sec+0x10>
  24:	ee1f0f3c 	mrc	15, 0, r0, cr15, cr12, {1}
  28:	e0400005 	sub	r0, r0, r5
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000173 	andeq	r0, r0, r3, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000054 	andeq	r0, r0, r4, asr r0
  10:	0001460c 	andeq	r4, r1, ip, lsl #12
  14:	00018b00 	andeq	r8, r1, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	62070403 	andvs	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	020a0601 	andeq	r0, sl, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001f205 	andeq	pc, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000201 	andeq	r0, r0, r1, lsl #4
  48:	d3050803 	movwle	r0, #22531	; 0x5803
  4c:	03000001 	movweq	r0, #1
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	74070803 	strvc	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	e1060000 	mrs	r0, (UNDEF: 6)
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ed 	andeq	r0, r0, sp, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01fc0600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000216 	andeq	r0, r0, r6, lsl r2
  c4:	2c0a0401 	cfstrscs	mvf0, [sl], {1}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00016a9c 	muleq	r1, ip, sl
  d8:	004a0a00 	subeq	r0, sl, r0, lsl #20
  dc:	05010000 	streq	r0, [r1, #-0]
  e0:	00002c0e 	andeq	r2, r0, lr, lsl #24
  e4:	00000200 	andeq	r0, r0, r0, lsl #4
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00730b00 	rsbseq	r0, r3, r0, lsl #22
  f0:	2c0e0701 	stccs	7, cr0, [lr], {1}
  f4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
  f8:	15000000 	strne	r0, [r0, #-0]
  fc:	0a000000 	beq	104 <.debug_info+0x104>
 100:	0000000f 	andeq	r0, r0, pc
 104:	2c0e0b01 			; <UNDEFINED> instruction: 0x2c0e0b01
 108:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 10c:	37000000 	strcc	r0, [r0, -r0]
 110:	0c000000 	stceq	0, cr0, [r0], {-0}
 114:	00000004 	andeq	r0, r0, r4
 118:	00000004 	andeq	r0, r0, r4
 11c:	00000135 	andeq	r0, r0, r5, lsr r1
 120:	00016f0a 	andeq	r6, r1, sl, lsl #30
 124:	1a050100 	bne	14052c <cyc_per_sec+0x14052c>
 128:	0000002c 	andeq	r0, r0, ip, lsr #32
 12c:	0000004e 	andeq	r0, r0, lr, asr #32
 130:	0000004c 	andeq	r0, r0, ip, asr #32
 134:	00240c00 	eoreq	r0, r4, r0, lsl #24
 138:	00040000 	andeq	r0, r4, r0
 13c:	01570000 	cmpeq	r7, r0
 140:	6f0a0000 	svcvs	0x000a0000
 144:	01000001 	tsteq	r0, r1
 148:	002c180b 	eoreq	r1, ip, fp, lsl #16
 14c:	00630000 	rsbeq	r0, r3, r0
 150:	00610000 	rsbeq	r0, r1, r0
 154:	0d000000 	stceq	0, cr0, [r0, #-0]
 158:	0000000c 	andeq	r0, r0, ip
 15c:	0000016a 	andeq	r0, r0, sl, ror #2
 160:	0000140d 	andeq	r1, r0, sp, lsl #8
 164:	00016a00 	andeq	r6, r1, r0, lsl #20
 168:	000e0000 	andeq	r0, lr, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	02000000 	andeq	r0, r0, #0, 0
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <cyc_per_sec+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <cyc_per_sec+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <cyc_per_sec+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300340a 	movweq	r3, #1034	; 0x40a
  80:	3b0b3a0e 	blcc	2ce8c0 <cyc_per_sec+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300340b 	movweq	r3, #1035	; 0x40b
  94:	3b0b3a08 	blcc	2ce8bc <cyc_per_sec+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a0:	00001742 	andeq	r1, r0, r2, asr #14
  a4:	11010b0c 	tstne	r1, ip, lsl #22
  a8:	01061201 	tsteq	r6, r1, lsl #4
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b0:	00018289 	andeq	r8, r1, r9, lsl #5
  b4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  bc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
  c0:	030e6e19 	movweq	r6, #60953	; 0xee19
  c4:	3b0b3a0e 	blcc	2ce904 <cyc_per_sec+0x2ce904>
  c8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00080001 	andeq	r0, r8, r1
   4:	00340000 	eorseq	r0, r4, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000055 	andeq	r0, r0, r5, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	01010000 	mrseq	r0, (UNDEF: 1)
  18:	00001000 	andeq	r1, r0, r0
  1c:	00001000 	andeq	r1, r0, r0
  20:	50000100 	andpl	r0, r0, r0, lsl #2
  24:	00000010 	andeq	r0, r0, r0, lsl r0
  28:	00000034 	andeq	r0, r0, r4, lsr r0
  2c:	00540001 	subseq	r0, r4, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00002800 	andeq	r2, r0, r0, lsl #16
  3c:	00002c00 	andeq	r2, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  4c:	00080000 	andeq	r0, r8, r0
  50:	00340000 	eorseq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000055 	andeq	r0, r0, r5, asr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00005000 	andeq	r5, r0, r0
  70:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ee 	andeq	r0, r0, lr, ror #1
   4:	008b0003 	addeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <cyc_per_sec+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  7c:	65702d65 	ldrbvs	r2, [r0, #-3429]!	; 0xfffff29b
  80:	65732d72 	ldrbvs	r2, [r3, #-3442]!	; 0xfffff28e
  84:	00632e63 	rsbeq	r2, r3, r3, ror #28
  88:	72000001 	andvc	r0, r0, #1, 0
  8c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  90:	00000200 	andeq	r0, r0, r0, lsl #4
  94:	001c0500 	andseq	r0, ip, r0, lsl #10
  98:	00000205 	andeq	r0, r0, r5, lsl #4
  9c:	05150000 	ldreq	r0, [r5, #-0]
  a0:	1a052f05 	bne	14bcbc <cyc_per_sec+0x14bcbc>
  a4:	062e0101 	strteq	r0, [lr], -r1, lsl #2
  a8:	06050501 	streq	r0, [r5], -r1, lsl #10
  ac:	06120514 			; <UNDEFINED> instruction: 0x06120514
  b0:	06050501 	streq	r0, [r5], -r1, lsl #10
  b4:	0009054b 	andeq	r0, r9, fp, asr #10
  b8:	13010402 	movwne	r0, #5122	; 0x1402
  bc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
  c0:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
  c4:	0402000c 	streq	r0, [r2], #-12
  c8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  cc:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
  d0:	0a052e01 	beq	14b8dc <cyc_per_sec+0x14b8dc>
  d4:	01040200 	mrseq	r0, R12_usr
  d8:	0605052e 	streq	r0, [r5], -lr, lsr #10
  dc:	01180569 	tsteq	r8, r9, ror #10
  e0:	01062e01 	tsteq	r6, r1, lsl #28
  e4:	13060505 	movwne	r0, #25861	; 0x6505
  e8:	13060105 	movwne	r0, #24837	; 0x6105
  ec:	0004022e 	andeq	r0, r4, lr, lsr #4
  f0:	Address 0x00000000000000f0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
   8:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
   c:	63006365 	movwvs	r6, #869	; 0x365
  10:	655f6379 	ldrbvs	r6, [pc, #-889]	; fffffc9f <cyc_per_sec+0xfffffc9f>
  14:	7500646e 	strvc	r6, [r0, #-1134]	; 0xfffffb92
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	79630074 	stmdbvc	r3!, {r2, r4, r5, r6}^
  4c:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xfffff09d
  50:	00747261 	rsbseq	r7, r4, r1, ror #4
  54:	20554e47 	subscs	r4, r5, r7, asr #28
  58:	20393943 	eorscs	r3, r9, r3, asr #18
  5c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  60:	30322031 	eorscc	r2, r2, r1, lsr r0
  64:	30313931 	eorscc	r3, r1, r1, lsr r9
  68:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  6c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  70:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  74:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  78:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  7c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  80:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  84:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  88:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  8c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  90:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  94:	205d3939 	subscs	r3, sp, r9, lsr r9
  98:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  9c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  a0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  a4:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  a8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  ac:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  b0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  cc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  d0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  dc:	616f6c66 	cmnvs	pc, r6, ror #24
  e0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e4:	61683d69 	cmnvs	r8, r9, ror #26
  e8:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  ec:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  f0:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  f4:	616d2d20 	cmnvs	sp, r0, lsr #26
  f8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  fc:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 100:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 104:	6b36766d 	blvs	d9dac0 <cyc_per_sec+0xd9dac0>
 108:	70662b7a 	rsbvc	r2, r6, sl, ror fp
 10c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 110:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 114:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 118:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 11c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 120:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 124:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 128:	20393975 	eorscs	r3, r9, r5, ror r9
 12c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 130:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 134:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 138:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 13c:	61747365 	cmnvs	r4, r5, ror #6
 140:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 144:	2f2e0067 	svccs	0x002e0067
 148:	66617473 			; <UNDEFINED> instruction: 0x66617473
 14c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 150:	79632f63 	stmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
 154:	2d656c63 	stclcs	12, cr6, [r5, #-396]!	; 0xfffffe74
 158:	2d726570 	cfldr64cs	mvdx6, [r2, #-448]!	; 0xfffffe40
 15c:	2e636573 	mcrcs	5, 3, r6, cr3, cr3, {3}
 160:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 164:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 168:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 16c:	5f00746e 	svcpl	0x0000746e
 170:	0074756f 	rsbseq	r7, r4, pc, ror #10
 174:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 178:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 17c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 180:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 184:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 188:	2f00746e 	svccs	0x0000746e
 18c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 190:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 194:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 198:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffe8 <cyc_per_sec+0xffffffe8>
 19c:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 1a0:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 1a4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1a8:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 1ac:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1b0:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 1b4:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1b8:	30325f72 	eorscc	r5, r2, r2, ror pc
 1bc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1c0:	30343253 	eorscc	r3, r4, r3, asr r2
 1c4:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1c8:	32327270 	eorscc	r7, r2, #112, 4
 1cc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1d0:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1e4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1e8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1ec:	61686300 	cmnvs	r8, r0, lsl #6
 1f0:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1f4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	6b747570 	blvs	1d1d7c4 <cyc_per_sec+0x1d1d7c4>
 200:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 204:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 208:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 20c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 210:	61686320 	cmnvs	r8, r0, lsr #6
 214:	79630072 	stmdbvc	r3!, {r1, r4, r5, r6}^
 218:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 21c:	65735f72 	ldrbvs	r5, [r3, #-3954]!	; 0xfffff08e
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <cyc_per_sec+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <cyc_per_sec+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <cyc_per_sec+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116, 0	; 0x74
  60:	0a78253d 	beq	1e0955c <data_abort_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	61746164 	cmnvs	r4, r4, ror #2
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000069 	andeq	r0, r0, r9, rrx
  10:	0000000c 	andeq	r0, r0, ip
  14:	00019e00 	andeq	r9, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	68070403 	stmdavs	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	02240601 	eoreq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00020505 	andeq	r0, r2, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000021b 	andeq	r0, r0, fp, lsl r2
  48:	e6050803 	str	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00290801 	eoreq	r0, r9, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005607 	andeq	r5, r0, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000044 	andeq	r0, r0, r4, asr #32
  64:	87070803 	strhi	r0, [r7, -r3, lsl #16]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	f4060000 	vst4.8	{d0-d3}, [r6], r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000200 	andeq	r0, r0, r0, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02160600 	andseq	r0, r6, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000175 	andeq	r0, r0, r5, ror r1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	21020100 	mrscs	r0, (UNDEF: 18)
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00015b0b 	andeq	r5, r1, fp, lsl #22
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002c03 	andeq	r2, r0, r3, lsl #24
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00680305 	rsbeq	r0, r8, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	0f110000 	svceq	0x00110000
 158:	0f000002 	svceq	0x00000002
 15c:	02000002 	andeq	r0, r0, #2, 0
 160:	37110628 	ldrcc	r0, [r1, -r8, lsr #12]
 164:	37000000 	strcc	r0, [r0, -r0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <data_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <data_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <data_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <data_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <data_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b8 	strheq	r0, [r0], -r8
   4:	00980003 	addseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <data_abort_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	61746164 	cmnvs	r4, r4, ror #2
  8c:	6f62612d 	svcvs	0x0062612d
  90:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  94:	00000100 	andeq	r0, r0, r0, lsl #2
  98:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  9c:	00020068 	andeq	r0, r2, r8, rrx
  a0:	25050000 	strcs	r0, [r5, #-0]
  a4:	00020500 	andeq	r0, r2, r0, lsl #10
  a8:	13000000 	movwne	r0, #0
  ac:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  b0:	06014a06 	streq	r4, [r1], -r6, lsl #20
  b4:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  b8:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	63007261 	movwvs	r7, #609	; 0x261
  38:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  3c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  40:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  44:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  58:	2074726f 	rsbscs	r7, r4, pc, ror #4
  5c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  60:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  6c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  70:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  74:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  78:	31393130 	teqcc	r9, r0, lsr r1
  7c:	20353230 	eorscs	r3, r5, r0, lsr r2
  80:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  84:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  88:	415b2029 	cmpmi	fp, r9, lsr #32
  8c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  90:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  94:	6172622d 	cmnvs	r2, sp, lsr #4
  98:	2068636e 	rsbcs	r6, r8, lr, ror #6
  9c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  a0:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  a4:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  a8:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  ac:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  b4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  b8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  bc:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  c0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  c4:	20706676 	rsbscs	r6, r0, r6, ror r6
  c8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  cc:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  d0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  d8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  dc:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  e0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  e4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  e8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ec:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  f0:	6f6c666d 	svcvs	0x006c666d
  f4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  f8:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  fc:	20647261 	rsbcs	r7, r4, r1, ror #4
 100:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 104:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 108:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 10c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 110:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 114:	613d6863 	teqvs	sp, r3, ror #16
 118:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 11c:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 120:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 124:	20626467 	rsbcs	r6, r2, r7, ror #8
 128:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 12c:	4f2d2062 	svcmi	0x002d2062
 130:	4f2d2067 	svcmi	0x002d2067
 134:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 138:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 13c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 140:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 144:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 148:	20393975 	eorscs	r3, r9, r5, ror r9
 14c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 150:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 154:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 158:	5f00676e 	svcpl	0x0000676e
 15c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 160:	4f495443 	svcmi	0x00495443
 164:	005f5f4e 	subseq	r5, pc, lr, asr #30
 168:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
 178:	62615f61 	rsbvs	r5, r1, #388	; 0x184
 17c:	5f74726f 	svcpl	0x0074726f
 180:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 184:	6c00726f 	sfmvs	f7, 4, [r0], {111}	; 0x6f
 188:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 18c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 190:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 194:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 198:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 19c:	552f0074 	strpl	r0, [pc, #-116]!	; 130 <.debug_str+0x130>
 1a0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1a4:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 1a8:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 1ac:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 1b0:	2f6e616d 	svccs	0x006e616d
 1b4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 1b8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 1bc:	70532f73 	subsvc	r2, r3, r3, ror pc
 1c0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 1c4:	6175515f 	cmnvs	r5, pc, asr r1
 1c8:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 1cc:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 1d0:	53432f32 	movtpl	r2, #16178	; 0x3f32
 1d4:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 1d8:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 1dc:	2f323272 	svccs	0x00323272
 1e0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1e4:	6f6c0069 	svcvs	0x006c0069
 1e8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1f4:	5f697072 	svcpl	0x00697072
 1f8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 200:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 204:	6f687300 	svcvs	0x00687300
 208:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 20c:	7000746e 	andvc	r7, r0, lr, ror #8
 210:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 214:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 218:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 21c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 220:	00746e69 	rsbseq	r6, r4, r9, ror #28
 224:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 228:	63206465 			; <UNDEFINED> instruction: 0x63206465
 22c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <data_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <data_abort_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000040 	andeq	r0, r0, r0, asr #32
  10:	0001630c 	andeq	r6, r1, ip, lsl #6
  14:	00018600 	andeq	r8, r1, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3f070403 	svccc	0x00070403
  30:	03000001 	movweq	r0, #1
  34:	020c0601 	andeq	r0, ip, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ed05 	andeq	lr, r1, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000203 	andeq	r0, r0, r3, lsl #4
  48:	ce050803 	cdpgt	8, 0, cr0, cr5, cr3, {0}
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	4c070803 	stcmi	8, cr0, [r7], {3}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	dc060000 	stcle	0, cr0, [r6], {-0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e8 	andeq	r0, r0, r8, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01fe0600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000218 	andeq	r0, r0, r8, lsl r2
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001320b 	andeq	r3, r1, fp, lsl #4
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f7110000 			; <UNDEFINED> instruction: 0xf7110000
 158:	f7000001 			; <UNDEFINED> instruction: 0xf7000001
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <fast_interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <fast_interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <fast_interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <fast_interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	00920003 	addseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <fast_interrupt_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  8c:	0100632e 	tsteq	r0, lr, lsr #6
  90:	70720000 	rsbsvc	r0, r2, r0
  94:	00682e69 	rsbeq	r2, r8, r9, ror #28
  98:	00000002 	andeq	r0, r0, r2
  9c:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  a0:	00000002 	andeq	r0, r0, r2
  a4:	01061300 	mrseq	r1, LR_und
  a8:	4a062b05 	bmi	18acc4 <fast_interrupt_vector+0x18acc4>
  ac:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  b0:	000a022e 	andeq	r0, sl, lr, lsr #4
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	20554e47 	subscs	r4, r5, r7, asr #28
  44:	20393943 	eorscs	r3, r9, r3, asr #18
  48:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  4c:	30322031 	eorscc	r2, r2, r1, lsr r0
  50:	30313931 	eorscc	r3, r1, r1, lsr r9
  54:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  58:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  5c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  60:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  64:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  68:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  6c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  70:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  74:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  78:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  7c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  80:	205d3939 	subscs	r3, sp, r9, lsr r9
  84:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  88:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  8c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  90:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  9c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  a0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  a4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  a8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  ac:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  b0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  b4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	616f6c66 	cmnvs	pc, r6, ror #24
  cc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  d0:	61683d69 	cmnvs	r8, r9, ror #26
  d4:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  d8:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  dc:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  e8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ec:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  f0:	6b36766d 	blvs	d9daac <fast_interrupt_vector+0xd9daac>
  f4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 100:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 104:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 108:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 10c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 110:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 114:	20393975 	eorscs	r3, r9, r5, ror r9
 118:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 11c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 120:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 124:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 128:	61747365 	cmnvs	r4, r5, ror #6
 12c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 130:	5f5f0067 	svcpl	0x005f0067
 134:	434e5546 	movtmi	r5, #58694	; 0xe546
 138:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 13c:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 140:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 144:	2064656e 	rsbcs	r6, r4, lr, ror #10
 148:	00746e69 	rsbseq	r6, r4, r9, ror #28
 14c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 150:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 154:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 158:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 15c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 160:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 164:	6174732f 	cmnvs	r4, pc, lsr #6
 168:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 16c:	642f6372 	strtvs	r6, [pc], #-882	; 174 <.debug_str+0x174>
 170:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 174:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
 178:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 17c:	662d7265 	strtvs	r7, [sp], -r5, ror #4
 180:	2e747361 	cdpcs	3, 7, cr7, cr4, cr1, {3}
 184:	552f0063 	strpl	r0, [pc, #-99]!	; 129 <.debug_str+0x129>
 188:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 18c:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 190:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 194:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 198:	2f6e616d 	svccs	0x006e616d
 19c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 1a0:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 1a4:	70532f73 	subsvc	r2, r3, r3, ror pc
 1a8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 1ac:	6175515f 	cmnvs	r5, pc, asr r1
 1b0:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 1b4:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 1b8:	53432f32 	movtpl	r2, #16178	; 0x3f32
 1bc:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 1c0:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 1c4:	2f323272 	svccs	0x00323272
 1c8:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1cc:	6f6c0069 	svcvs	0x006c0069
 1d0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1dc:	5f697072 	svcpl	0x00697072
 1e0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1e4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1e8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1ec:	6f687300 	svcvs	0x00687300
 1f0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1f4:	7000746e 	andvc	r7, r0, lr, ror #8
 1f8:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1fc:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 200:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 204:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 208:	00746e69 	rsbseq	r6, r4, r9, ror #28
 20c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 210:	63206465 			; <UNDEFINED> instruction: 0x63206465
 214:	00726168 	rsbseq	r6, r2, r8, ror #2
 218:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 21c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 220:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 224:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
 228:	6f746365 	svcvs	0x00746365
 22c:	Address 0x000000000000022c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <fast_interrupt_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <int_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  64:	70757272 	rsbsvc	r7, r5, r2, ror r2
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000040 	andeq	r0, r0, r0, asr #32
  10:	0001570c 	andeq	r5, r1, ip, lsl #14
  14:	00019000 	andeq	r9, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4a070403 	bmi	1c1014 <int_vector+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	02160601 	andseq	r0, r6, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001f705 	andeq	pc, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000020d 	andeq	r0, r0, sp, lsl #4
  48:	d8050803 	stmdale	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	79070803 	stmdbvc	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	e6060000 	str	r0, [r6], -r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001f2 	strdeq	r0, [r0], -r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02080600 	andeq	r0, r8, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000013f 	andeq	r0, r0, pc, lsr r1
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1a030100 	bne	c04e0 <int_vector+0xc04e0>
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001320b 	andeq	r3, r1, fp, lsl #4
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0a000000 	beq	154 <.debug_info+0x154>
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	01110000 	tsteq	r1, r0
 158:	01000002 	tsteq	r0, r2
 15c:	02000002 	andeq	r0, r0, #2, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <int_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <int_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <int_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b1 	strheq	r0, [r0], -r1
   4:	00910003 	addseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <int_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  8c:	00010063 	andeq	r0, r1, r3, rrx
  90:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	0205001e 	andeq	r0, r5, #30, 0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  a8:	014a0620 	cmpeq	sl, r0, lsr #12
  ac:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  b0:	01000a02 	tsteq	r0, r2, lsl #20
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	20554e47 	subscs	r4, r5, r7, asr #28
  44:	20393943 	eorscs	r3, r9, r3, asr #18
  48:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  4c:	30322031 	eorscc	r2, r2, r1, lsr r0
  50:	30313931 	eorscc	r3, r1, r1, lsr r9
  54:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  58:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  5c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  60:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  64:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  68:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  6c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  70:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  74:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  78:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  7c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  80:	205d3939 	subscs	r3, sp, r9, lsr r9
  84:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  88:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  8c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  90:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  9c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  a0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  a4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  a8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  ac:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  b0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  b4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	616f6c66 	cmnvs	pc, r6, ror #24
  cc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  d0:	61683d69 	cmnvs	r8, r9, ror #26
  d4:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  d8:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  dc:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  e8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ec:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  f0:	6b36766d 	blvs	d9daac <int_vector+0xd9daac>
  f4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 100:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 104:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 108:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 10c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 110:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 114:	20393975 	eorscs	r3, r9, r5, ror r9
 118:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 11c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 120:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 124:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 128:	61747365 	cmnvs	r4, r5, ror #6
 12c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 130:	5f5f0067 	svcpl	0x005f0067
 134:	434e5546 	movtmi	r5, #58694	; 0xe546
 138:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 13c:	69005f5f 	stmdbvs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}
 140:	765f746e 	ldrbvc	r7, [pc], -lr, ror #8
 144:	6f746365 	svcvs	0x00746365
 148:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
 14c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 150:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 154:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 158:	6174732f 	cmnvs	r4, pc, lsr #6
 15c:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 160:	642f6372 	strtvs	r6, [pc], #-882	; 168 <.debug_str+0x168>
 164:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 168:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
 16c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 170:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
 174:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
 178:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 17c:	6f6c2067 	svcvs	0x006c2067
 180:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 184:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 188:	2064656e 	rsbcs	r6, r4, lr, ror #10
 18c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 190:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 194:	742f7372 	strtvc	r7, [pc], #-882	; 19c <.debug_str+0x19c>
 198:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 19c:	6f6e6e65 	svcvs	0x006e6e65
 1a0:	616d6c6c 	cmnvs	sp, ip, ror #24
 1a4:	6f442f6e 	svcvs	0x00442f6e
 1a8:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 1ac:	2f73746e 	svccs	0x0073746e
 1b0:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 1b4:	515f676e 	cmppl	pc, lr, ror #14
 1b8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1bc:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 1c0:	2f323230 	svccs	0x00323230
 1c4:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 1c8:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 1cc:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1d0:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1d4:	00697062 	rsbeq	r7, r9, r2, rrx
 1d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1dc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1e4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1e8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1ec:	61686374 	smcvs	34356	; 0x8634
 1f0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1f4:	73007261 	movwvc	r7, #609	; 0x261
 1f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 200:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 204:	006b746e 	rsbeq	r7, fp, lr, ror #8
 208:	6b747570 	blvs	1d1d7d0 <int_vector+0x1d1d7d0>
 20c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 210:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 214:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 218:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 21c:	61686320 	cmnvs	r8, r0, lsr #6
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <int_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <interrupt_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000051 	andeq	r0, r0, r1, asr r0
  10:	0001fa0c 	andeq	pc, r1, ip, lsl #20
  14:	00017400 	andeq	r7, r1, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	50070403 	andpl	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	02220601 	eoreq	r0, r2, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001db05 	andeq	sp, r1, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001f1 	strdeq	r0, [r0], -r1
  48:	bc050803 	stclt	8, cr0, [r5], {3}
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	5d070803 	stcpl	8, cr0, [r7, #-12]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ca060000 	bgt	180008 <interrupt_vector+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001d6 	ldrdeq	r0, [r0], -r6
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ec0600 	mvneq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000040 	andeq	r0, r0, r0, asr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	20030100 	andcs	r0, r3, r0, lsl #2
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001430b 	andeq	r4, r1, fp, lsl #6
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	10000000 	andne	r0, r0, r0
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	e5110000 	ldr	r0, [r1, #-0]
 158:	e5000001 	str	r0, [r0, #-1]
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b7 	strheq	r0, [r0], -r7
   4:	00970003 	addseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <interrupt_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  8c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  90:	00632e74 	rsbeq	r2, r3, r4, ror lr
  94:	72000001 	andvc	r0, r0, #1, 0
  98:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  9c:	00000200 	andeq	r0, r0, r0, lsl #4
  a0:	00240500 	eoreq	r0, r4, r0, lsl #10
  a4:	00000205 	andeq	r0, r0, r5, lsl #4
  a8:	06140000 	ldreq	r0, [r4], -r0
  ac:	06260501 	strteq	r0, [r6], -r1, lsl #10
  b0:	d606014a 	strle	r0, [r6], -sl, asr #2
  b4:	0a022e06 	beq	8b8d4 <interrupt_vector+0x8b8d4>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  44:	70757272 	rsbsvc	r7, r5, r2, ror r2
  48:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  4c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  50:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  54:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  58:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  5c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  60:	31393130 	teqcc	r9, r0, lsr r1
  64:	20353230 	eorscs	r3, r5, r0, lsr r2
  68:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  6c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  70:	415b2029 	cmpmi	fp, r9, lsr #32
  74:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  78:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  7c:	6172622d 	cmnvs	r2, sp, lsr #4
  80:	2068636e 	rsbcs	r6, r8, lr, ror #6
  84:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  88:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  8c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  90:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  9c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  ac:	20706676 	rsbscs	r6, r0, r6, ror r6
  b0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  b4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  bc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  c8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  cc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  d4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  d8:	6f6c666d 	svcvs	0x006c666d
  dc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  e0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  e4:	20647261 	rsbcs	r7, r4, r1, ror #4
  e8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  ec:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  f0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  f4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  f8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  fc:	613d6863 	teqvs	sp, r3, ror #16
 100:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 104:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 108:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 10c:	20626467 	rsbcs	r6, r2, r7, ror #8
 110:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 114:	4f2d2062 	svcmi	0x002d2062
 118:	4f2d2067 	svcmi	0x002d2067
 11c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 120:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 124:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 128:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 12c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 130:	20393975 	eorscs	r3, r9, r5, ror r9
 134:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 138:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 13c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 140:	5f00676e 	svcpl	0x0000676e
 144:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 148:	4f495443 	svcmi	0x00495443
 14c:	005f5f4e 	subseq	r5, pc, lr, asr #30
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 160:	6f6c2067 	svcvs	0x006c2067
 164:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 168:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 16c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 170:	00746e69 	rsbseq	r6, r4, r9, ror #28
 174:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 178:	742f7372 	strtvc	r7, [pc], #-882	; 180 <.debug_str+0x180>
 17c:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 180:	6f6e6e65 	svcvs	0x006e6e65
 184:	616d6c6c 	cmnvs	sp, ip, ror #24
 188:	6f442f6e 	svcvs	0x00442f6e
 18c:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 190:	2f73746e 	svccs	0x0073746e
 194:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 198:	515f676e 	cmppl	pc, lr, ror #14
 19c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1a0:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 1a4:	2f323230 	svccs	0x00323230
 1a8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 1ac:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 1b0:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1b4:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1b8:	00697062 	rsbeq	r7, r9, r2, rrx
 1bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1c8:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1cc:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1d0:	61686374 	smcvs	34356	; 0x8634
 1d4:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1d8:	73007261 	movwvc	r7, #609	; 0x261
 1dc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1e8:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1ec:	6b747570 	blvs	1d1d7b4 <interrupt_vector+0x1d1d7b4>
 1f0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1f4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f8:	2f2e0074 	svccs	0x002e0074
 1fc:	66617473 			; <UNDEFINED> instruction: 0x66617473
 200:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 204:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
 208:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 20c:	61682d74 	smcvs	33492	; 0x82d4
 210:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 214:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
 218:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 21c:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
 220:	69730063 	ldmdbvs	r3!, {r0, r1, r5, r6}^
 224:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 228:	61686320 	cmnvs	r8, r0, lsr #6
 22c:	Address 0x000000000000022c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <interrupt_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000007d 	andeq	r0, r0, sp, ror r0
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0001a000 	andeq	sl, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	7c070403 	cfstrsvc	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	02260601 	eoreq	r0, r6, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00020705 	andeq	r0, r2, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000021d 	andeq	r0, r0, sp, lsl r2
  48:	e8050803 	stmda	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	003d0801 	eorseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006a07 	andeq	r6, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000058 	andeq	r0, r0, r8, asr r0
  64:	89070803 	stmdbhi	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	f6060000 			; <UNDEFINED> instruction: 0xf6060000
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000202 	andeq	r0, r0, r2, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02180600 	andseq	r0, r8, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00016f0b 	andeq	r6, r1, fp, lsl #30
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	11110000 	tstne	r1, r0
 158:	11000002 	tstne	r0, r2
 15c:	02000002 	andeq	r0, r0, #2, 0
 160:	4b110628 	blmi	4418a8 <prefetch_abort_vector+0x4418a8>
 164:	4b000000 	blmi	8 <.debug_info+0x8>
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <prefetch_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <prefetch_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <prefetch_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <prefetch_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <prefetch_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b6 	strheq	r0, [r0], -r6
   4:	00960003 	addseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <prefetch_abort_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	66657270 			; <UNDEFINED> instruction: 0x66657270
  8c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  90:	0100632e 	tsteq	r0, lr, lsr #6
  94:	70720000 	rsbsvc	r0, r2, r0
  98:	00682e69 	rsbeq	r2, r8, r9, ror #28
  9c:	00000002 	andeq	r0, r0, r2
  a0:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  a4:	00000002 	andeq	r0, r0, r2
  a8:	01061300 	mrseq	r1, LR_und
  ac:	4a062b05 	bmi	18acc8 <prefetch_abort_vector+0x18acc8>
  b0:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  b4:	000a022e 	andeq	r0, sl, lr, lsr #4
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	2f2e0072 	svccs	0x002e0072
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  24:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  28:	61682d74 	smcvs	33492	; 0x82d4
  2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  30:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  34:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  38:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  3c:	736e7500 	cmnvc	lr, #0, 10
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  48:	63007261 	movwvs	r7, #609	; 0x261
  4c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  50:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  54:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  6c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  80:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  84:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  88:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  8c:	31393130 	teqcc	r9, r0, lsr r1
  90:	20353230 	eorscs	r3, r5, r0, lsr r2
  94:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  98:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  9c:	415b2029 	cmpmi	fp, r9, lsr #32
  a0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  a4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  a8:	6172622d 	cmnvs	r2, sp, lsr #4
  ac:	2068636e 	rsbcs	r6, r8, lr, ror #6
  b0:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  b4:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  b8:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  bc:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  c0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  c4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  cc:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  d0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  d4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  d8:	20706676 	rsbscs	r6, r0, r6, ror r6
  dc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  e0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  e4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  e8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ec:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  f0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  f4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  f8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  fc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 100:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 104:	6f6c666d 	svcvs	0x006c666d
 108:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 10c:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 110:	20647261 	rsbcs	r7, r4, r1, ror #4
 114:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 118:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 11c:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 120:	206d7261 	rsbcs	r7, sp, r1, ror #4
 124:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 128:	613d6863 	teqvs	sp, r3, ror #16
 12c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 130:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 134:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 138:	20626467 	rsbcs	r6, r2, r7, ror #8
 13c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 140:	4f2d2062 	svcmi	0x002d2062
 144:	4f2d2067 	svcmi	0x002d2067
 148:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 14c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 150:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 154:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 158:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 15c:	20393975 	eorscs	r3, r9, r5, ror r9
 160:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 164:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 168:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 16c:	5f00676e 	svcpl	0x0000676e
 170:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 174:	4f495443 	svcmi	0x00495443
 178:	005f5f4e 	subseq	r5, pc, lr, asr #30
 17c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 180:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 184:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 188:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 18c:	6f6c2067 	svcvs	0x006c2067
 190:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 194:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 198:	2064656e 	rsbcs	r6, r4, lr, ror #10
 19c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1a4:	742f7372 	strtvc	r7, [pc], #-882	; 1ac <.debug_str+0x1ac>
 1a8:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 1ac:	6f6e6e65 	svcvs	0x006e6e65
 1b0:	616d6c6c 	cmnvs	sp, ip, ror #24
 1b4:	6f442f6e 	svcvs	0x00442f6e
 1b8:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 1bc:	2f73746e 	svccs	0x0073746e
 1c0:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 1c4:	515f676e 	cmppl	pc, lr, ror #14
 1c8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1cc:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 1d0:	2f323230 	svccs	0x00323230
 1d4:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 1d8:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 1dc:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1e0:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1e4:	00697062 	rsbeq	r7, r9, r2, rrx
 1e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ec:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1f0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1f8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1fc:	61686374 	smcvs	34356	; 0x8634
 200:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 204:	73007261 	movwvc	r7, #609	; 0x261
 208:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 20c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 210:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 214:	006b746e 	rsbeq	r7, fp, lr, ror #8
 218:	6b747570 	blvs	1d1d7e0 <prefetch_abort_vector+0x1d1d7e0>
 21c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 220:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 224:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 228:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 22c:	61686320 	cmnvs	r8, r0, lsr #6
 230:	Address 0x0000000000000230 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <prefetch_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <prefetch_abort_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000057 	andeq	r0, r0, r7, asr r0
  10:	0001630c 	andeq	r6, r1, ip, lsl #6
  14:	00018700 	andeq	r8, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	56070403 	strpl	r0, [r7], -r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	021a0601 	andseq	r0, sl, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ee05 	andeq	lr, r1, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000211 	andeq	r0, r0, r1, lsl r2
  48:	cf050803 	svcgt	0x00050803
  4c:	03000001 	movweq	r0, #1
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	00070803 	andeq	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	dd060000 	stcle	0, cr0, [r6, #-0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e9 	andeq	r0, r0, r9, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ff0600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000204 	andeq	r0, r0, r4, lsl #4
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1c020100 	stfnes	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001490b 	andeq	r4, r1, fp, lsl #18
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0c000000 	stceq	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f8110000 			; <UNDEFINED> instruction: 0xf8110000
 158:	f8000001 			; <UNDEFINED> instruction: 0xf8000001
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	25110628 	ldrcs	r0, [r1, #-1576]	; 0xfffff9d8
 164:	25000000 	strcs	r0, [r0, #-0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reset_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reset_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reset_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <reset_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <reset_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b3 	strheq	r0, [r0], -r3
   4:	00930003 	addseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <reset_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  8c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  90:	72000001 	andvc	r0, r0, #1, 0
  94:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  98:	00000200 	andeq	r0, r0, r0, lsl #4
  9c:	00200500 	eoreq	r0, r0, r0, lsl #10
  a0:	00000205 	andeq	r0, r0, r5, lsl #4
  a4:	06130000 	ldreq	r0, [r3], -r0
  a8:	06220501 	strteq	r0, [r2], -r1, lsl #10
  ac:	d606014a 	strle	r0, [r6], -sl, asr #2
  b0:	0a022e06 	beq	8b8d0 <reset_vector+0x8b8d0>
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  28:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  2c:	6f6f6265 	svcvs	0x006f6265
  30:	6f6c0074 	svcvs	0x006c0074
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  58:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  5c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  60:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  64:	31303220 	teqcc	r0, r0, lsr #4
  68:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  6c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  70:	61656c65 	cmnvs	r5, r5, ror #24
  74:	20296573 	eorcs	r6, r9, r3, ror r5
  78:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  84:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  88:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  8c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  90:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  94:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  98:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  9c:	6f6c666d 	svcvs	0x006c666d
  a0:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  a4:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  a8:	20647261 	rsbcs	r7, r4, r1, ror #4
  ac:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  b0:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  b4:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  b8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  bc:	316d7261 	cmncc	sp, r1, ror #4
  c0:	6a363731 	bvs	d8dd8c <reset_vector+0xd8dd8c>
  c4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  c8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  cc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  d0:	316d7261 	cmncc	sp, r1, ror #4
  d4:	6a363731 	bvs	d8dda0 <reset_vector+0xd8dda0>
  d8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  dc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  e4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  e8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  ec:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  f0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  f4:	20706676 	rsbscs	r6, r0, r6, ror r6
  f8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  fc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 100:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 104:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 108:	7a6b3676 	bvc	1acdae8 <reset_vector+0x1acdae8>
 10c:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 110:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 114:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 118:	20626467 	rsbcs	r6, r2, r7, ror #8
 11c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 120:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 124:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 128:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 12c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 130:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 134:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 138:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 13c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 140:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 144:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 148:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 14c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 150:	5f4e4f49 	svcpl	0x004e4f49
 154:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 158:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 15c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 160:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 164:	6174732f 	cmnvs	r4, pc, lsr #6
 168:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 16c:	642f6372 	strtvs	r6, [pc], #-882	; 174 <.debug_str+0x174>
 170:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 174:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
 178:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 17c:	722d7265 	eorvc	r7, sp, #1342177286	; 0x50000006
 180:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 184:	2f00632e 	svccs	0x0000632e
 188:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 18c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 190:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 194:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffffe4 <reset_vector+0xffffffe4>
 198:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 19c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 1a0:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1a4:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 1a8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1ac:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 1b0:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 1b4:	30325f72 	eorscc	r5, r2, r2, ror pc
 1b8:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1bc:	30343253 	eorscc	r3, r4, r3, asr r2
 1c0:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 1c4:	32327270 	eorscc	r7, r2, #112, 4
 1c8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1cc:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 1d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1dc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1e0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1e8:	61686300 	cmnvs	r8, r0, lsl #6
 1ec:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1f0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1f8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1fc:	70006b74 	andvc	r6, r0, r4, ror fp
 200:	006b7475 	rsbeq	r7, fp, r5, ror r4
 204:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 208:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
 20c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 210:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 214:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 218:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 21c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 220:	61686320 	cmnvs	r8, r0, lsr #6
 224:	Address 0x0000000000000224 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reset_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <reset_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <syscall_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000071 	andeq	r0, r0, r1, ror r0
  10:	0000000c 	andeq	r0, r0, ip
  14:	00019400 	andeq	r9, r1, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	70070403 	andvc	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	021a0601 	andseq	r0, sl, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001fb05 	andeq	pc, r1, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000211 	andeq	r0, r0, r1, lsl r2
  48:	dc050803 	stcle	8, cr0, [r5], {3}
  4c:	03000001 	movweq	r0, #1
  50:	00310801 	eorseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005e07 	andeq	r5, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004c 	andeq	r0, r0, ip, asr #32
  64:	7d070803 	stcvc	8, cr0, [r7, #-12]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ea060000 	b	180008 <syscall_vector+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001f6 	strdeq	r0, [r0], -r6
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	020c0600 	andeq	r0, ip, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1e030100 	adfnes	f0, f3, f0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001630b 	andeq	r6, r1, fp, lsl #6
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	05110000 	ldreq	r0, [r1, #-0]
 158:	05000002 	streq	r0, [r0, #-2]
 15c:	02000002 	andeq	r0, r0, #2, 0
 160:	3f110628 	svccc	0x00110628
 164:	3f000000 	svccc	0x00000000
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <syscall_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <syscall_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <syscall_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <syscall_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <syscall_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b1 	strheq	r0, [r0], -r1
   4:	00910003 	addseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <syscall_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  8c:	00010063 	andeq	r0, r1, r3, rrx
  90:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	02050022 	andeq	r0, r5, #34, 0	; 0x22
  a0:	00000000 	andeq	r0, r0, r0
  a4:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  a8:	014a0624 	cmpeq	sl, r4, lsr #12
  ac:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  b0:	01000a02 	tsteq	r0, r2, lsl #20
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	79730063 	ldmdbvc	r3!, {r0, r1, r5, r6}^
  24:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  28:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	63007261 	movwvs	r7, #609	; 0x261
  40:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  44:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  48:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  74:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  78:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  7c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  80:	31393130 	teqcc	r9, r0, lsr r1
  84:	20353230 	eorscs	r3, r5, r0, lsr r2
  88:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  8c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  90:	415b2029 	cmpmi	fp, r9, lsr #32
  94:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  98:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  9c:	6172622d 	cmnvs	r2, sp, lsr #4
  a0:	2068636e 	rsbcs	r6, r8, lr, ror #6
  a4:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  a8:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  ac:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  b0:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  b4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b8:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  bc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  c4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  c8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  cc:	20706676 	rsbscs	r6, r0, r6, ror r6
  d0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  d4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  d8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  dc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  e0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  e4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  e8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  ec:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  f0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  f4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  f8:	6f6c666d 	svcvs	0x006c666d
  fc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 100:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 104:	20647261 	rsbcs	r7, r4, r1, ror #4
 108:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 10c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 110:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 114:	206d7261 	rsbcs	r7, sp, r1, ror #4
 118:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 11c:	613d6863 	teqvs	sp, r3, ror #16
 120:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 124:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 128:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 12c:	20626467 	rsbcs	r6, r2, r7, ror #8
 130:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 134:	4f2d2062 	svcmi	0x002d2062
 138:	4f2d2067 	svcmi	0x002d2067
 13c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 140:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 144:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 148:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 14c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 150:	20393975 	eorscs	r3, r9, r5, ror r9
 154:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 158:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 15c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 160:	5f00676e 	svcpl	0x0000676e
 164:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 168:	4f495443 	svcmi	0x00495443
 16c:	005f5f4e 	subseq	r5, pc, lr, asr #30
 170:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 174:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 178:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 17c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 180:	6f6c2067 	svcvs	0x006c2067
 184:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 188:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 18c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 198:	742f7372 	strtvc	r7, [pc], #-882	; 1a0 <.debug_str+0x1a0>
 19c:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 1a0:	6f6e6e65 	svcvs	0x006e6e65
 1a4:	616d6c6c 	cmnvs	sp, ip, ror #24
 1a8:	6f442f6e 	svcvs	0x00442f6e
 1ac:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 1b0:	2f73746e 	svccs	0x0073746e
 1b4:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 1b8:	515f676e 	cmppl	pc, lr, ror #14
 1bc:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1c0:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 1c4:	2f323230 	svccs	0x00323230
 1c8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 1cc:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 1d0:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1d4:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1d8:	00697062 	rsbeq	r7, r9, r2, rrx
 1dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1e4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1e8:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1ec:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1f0:	61686374 	smcvs	34356	; 0x8634
 1f4:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1f8:	73007261 	movwvc	r7, #609	; 0x261
 1fc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 200:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 204:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 208:	006b746e 	rsbeq	r7, fp, lr, ror #8
 20c:	6b747570 	blvs	1d1d7d4 <syscall_vector+0x1d1d7d4>
 210:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 214:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 218:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 21c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 220:	61686320 	cmnvs	r8, r0, lsr #6
 224:	Address 0x0000000000000224 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <syscall_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <syscall_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  40:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  44:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  48:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  4c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  50:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  54:	6f697470 	svcvs	0x00697470
  58:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  5c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  60:	43502074 	cmpmi	r0, #116, 0	; 0x74
  64:	0a78253d 	beq	1e09560 <undefined_instruction_vector+0x1e09560>
  68:	0000000a 	andeq	r0, r0, sl
  6c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  70:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000005d 	andeq	r0, r0, sp, asr r0
  10:	0001f80c 	andeq	pc, r1, ip, lsl #16
  14:	00018000 	andeq	r8, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5c070403 	cfstrspl	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	02330601 	eorseq	r0, r3, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001e705 	andeq	lr, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000022a 	andeq	r0, r0, sl, lsr #4
  48:	c8050803 	stmdagt	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	001d0801 	andseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004a07 	andeq	r4, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000038 	andeq	r0, r0, r8, lsr r0
  64:	69070803 	stmdbvs	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	d6060000 	strle	r0, [r6], -r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e2 	andeq	r0, r0, r2, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02250600 	eoreq	r0, r5, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	2c020100 	stfcss	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00014f0b 	andeq	r4, r1, fp, lsl #30
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00003003 	andeq	r3, r0, r3
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	1c000000 	stcne	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f1110000 			; <UNDEFINED> instruction: 0xf1110000
 158:	f1000001 	cps	#1
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	2b110628 	blcs	4418a8 <undefined_instruction_vector+0x4418a8>
 164:	2b000000 	blcs	8 <.debug_info+0x8>
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <undefined_instruction_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <undefined_instruction_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <undefined_instruction_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <undefined_instruction_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <undefined_instruction_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000bc 	strheq	r0, [r0], -ip
   4:	009c0003 	addseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <undefined_instruction_vector+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  84:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  88:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  8c:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  90:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  94:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  98:	00000100 	andeq	r0, r0, r0, lsl #2
  9c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  a0:	00020068 	andeq	r0, r2, r8, rrx
  a4:	30050000 	andcc	r0, r5, r0
  a8:	00020500 	andeq	r0, r2, r0, lsl #10
  ac:	13000000 	movwne	r0, #0
  b0:	32050106 	andcc	r0, r5, #-2147483647	; 0x80000001
  b4:	06014a06 	streq	r4, [r1], -r6, lsl #20
  b8:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  bc:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  1c:	736e7500 	cmnvc	lr, #0, 10
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  28:	63007261 	movwvs	r7, #609	; 0x261
  2c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  30:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  34:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  38:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  5c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  60:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  64:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  68:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  6c:	31393130 	teqcc	r9, r0, lsr r1
  70:	20353230 	eorscs	r3, r5, r0, lsr r2
  74:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  78:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  7c:	415b2029 	cmpmi	fp, r9, lsr #32
  80:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  84:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  88:	6172622d 	cmnvs	r2, sp, lsr #4
  8c:	2068636e 	rsbcs	r6, r8, lr, ror #6
  90:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  94:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  98:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  9c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  ac:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  b0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  b4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b8:	20706676 	rsbscs	r6, r0, r6, ror r6
  bc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  c0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  c4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  cc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  d0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  d4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  d8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  dc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  e0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  e4:	6f6c666d 	svcvs	0x006c666d
  e8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  ec:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  f0:	20647261 	rsbcs	r7, r4, r1, ror #4
  f4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  f8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  fc:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 100:	206d7261 	rsbcs	r7, sp, r1, ror #4
 104:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 108:	613d6863 	teqvs	sp, r3, ror #16
 10c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 110:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 114:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 118:	20626467 	rsbcs	r6, r2, r7, ror #8
 11c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 120:	4f2d2062 	svcmi	0x002d2062
 124:	4f2d2067 	svcmi	0x002d2067
 128:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 138:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 13c:	20393975 	eorscs	r3, r9, r5, ror r9
 140:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 144:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 148:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 14c:	5f00676e 	svcpl	0x0000676e
 150:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 154:	4f495443 	svcmi	0x00495443
 158:	005f5f4e 	subseq	r5, pc, lr, asr #30
 15c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 160:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 164:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 168:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 16c:	6f6c2067 	svcvs	0x006c2067
 170:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 174:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 178:	2064656e 	rsbcs	r6, r4, lr, ror #10
 17c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 180:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 184:	742f7372 	strtvc	r7, [pc], #-882	; 18c <.debug_str+0x18c>
 188:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 18c:	6f6e6e65 	svcvs	0x006e6e65
 190:	616d6c6c 	cmnvs	sp, ip, ror #24
 194:	6f442f6e 	svcvs	0x00442f6e
 198:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 19c:	2f73746e 	svccs	0x0073746e
 1a0:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 1a4:	515f676e 	cmppl	pc, lr, ror #14
 1a8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1ac:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 1b0:	2f323230 	svccs	0x00323230
 1b4:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 1b8:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 1bc:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 1c0:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1c4:	00697062 	rsbeq	r7, r9, r2, rrx
 1c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1cc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1d0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1d4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1d8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1dc:	61686374 	smcvs	34356	; 0x8634
 1e0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1e4:	73007261 	movwvc	r7, #609	; 0x261
 1e8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1f0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1f4:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1f8:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 1fc:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 200:	2f637273 	svccs	0x00637273
 204:	61666564 	cmnvs	r6, r4, ror #10
 208:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
 20c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 210:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
 214:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
 218:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
 21c:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
 220:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
 224:	74757000 	ldrbtvc	r7, [r5], #-0
 228:	6f6c006b 	svcvs	0x006c006b
 22c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 230:	7300746e 	movwvc	r7, #1134	; 0x46e
 234:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 238:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 23c:	Address 0x000000000000023c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <undefined_instruction_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <undefined_instruction_vector+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000042 	andeq	r0, r0, r2, asr #32
  10:	0001e30c 	andeq	lr, r1, ip, lsl #6
  14:	00015800 	andeq	r5, r1, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	34070403 	strcc	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01d70601 	bicseq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001bf05 	andeq	fp, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ce 	andeq	r0, r0, lr, asr #3
  48:	a0050803 	andge	r0, r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	000f0801 	andeq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002f07 	andeq	r2, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001d 	andeq	r0, r0, sp, lsl r0
  64:	41070803 	tstmi	r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01c90600 	biceq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_callout+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_callout+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_callout+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00940003 	addseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <reboot_callout+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	6f626572 	svcvs	0x00626572
  84:	632d746f 			; <UNDEFINED> instruction: 0x632d746f
  88:	6f6c6c61 	svcvs	0x006c6c61
  8c:	632e7475 			; <UNDEFINED> instruction: 0x632e7475
  90:	00000100 	andeq	r0, r0, r0, lsl #2
  94:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  98:	00020068 	andeq	r0, r2, r8, rrx
  9c:	1b050000 	blne	1400a4 <reboot_callout+0x1400a4>
  a0:	00020500 	andeq	r0, r2, r0, lsl #10
  a4:	14000000 	strne	r0, [r0], #-0
  a8:	05011c05 	streq	r1, [r1, #-3077]	; 0xfffff3fb
  ac:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  b0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f626572 	svcvs	0x00626572
   4:	635f746f 	cmpvs	pc, #1862270976	; 0x6f000000
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	75007475 	strvc	r7, [r0, #-1141]	; 0xfffffb8b
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  44:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  48:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  4c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  50:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  54:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  58:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  5c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  60:	5b202965 	blpl	80a5fc <reboot_callout+0x80a5fc>
  64:	2f4d5241 	svccs	0x004d5241
  68:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  6c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  70:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  74:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  78:	6f697369 	svcvs	0x00697369
  7c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  80:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  84:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  a4:	613d7570 	teqvs	sp, r0, ror r5
  a8:	31316d72 	teqcc	r1, r2, ror sp
  ac:	7a6a3637 	bvc	1a8d990 <reboot_callout+0x1a8d990>
  b0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b8:	613d656e 	teqvs	sp, lr, ror #10
  bc:	31316d72 	teqcc	r1, r2, ror sp
  c0:	7a6a3637 	bvc	1a8d9a4 <reboot_callout+0x1a8d9a4>
  c4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  cc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d4:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  dc:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e4:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e8:	616d2d20 	cmnvs	sp, r0, lsr #26
  ec:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f4:	2b7a6b36 	blcs	1e9add4 <reboot_callout+0x1e9add4>
  f8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  fc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 100:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 104:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 108:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 10c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 110:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 114:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 118:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 11c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 120:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 124:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 128:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 12c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 130:	00676e69 	rsbeq	r6, r7, r9, ror #28
 134:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 138:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 13c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 140:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 144:	6f6c2067 	svcvs	0x006c2067
 148:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 14c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 15c:	742f7372 	strtvc	r7, [pc], #-882	; 164 <.debug_str+0x164>
 160:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 164:	6f6e6e65 	svcvs	0x006e6e65
 168:	616d6c6c 	cmnvs	sp, ip, ror #24
 16c:	6f442f6e 	svcvs	0x00442f6e
 170:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 174:	2f73746e 	svccs	0x0073746e
 178:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 17c:	515f676e 	cmppl	pc, lr, ror #14
 180:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 184:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 188:	2f323230 	svccs	0x00323230
 18c:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 190:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 194:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 198:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 19c:	00697062 	rsbeq	r7, r9, r2, rrx
 1a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1a8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1ac:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1b4:	61686374 	smcvs	34356	; 0x8634
 1b8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1bc:	73007261 	movwvc	r7, #609	; 0x261
 1c0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c8:	74757000 	ldrbtvc	r7, [r5], #-0
 1cc:	6f6c006b 	svcvs	0x006c006b
 1d0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1d4:	7300746e 	movwvc	r7, #1134	; 0x46e
 1d8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e0:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1e4:	6174732f 	cmnvs	r4, pc, lsr #6
 1e8:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1ec:	642f6372 	strtvs	r6, [pc], #-882	; 1f4 <.debug_str+0x1f4>
 1f0:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 1f4:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
 1f8:	6f6f6265 	svcvs	0x006f6265
 1fc:	61632d74 	smcvs	13012	; 0x32d4
 200:	756f6c6c 	strbvc	r6, [pc, #-3180]!	; fffff59c <reboot_callout+0xfffff59c>
 204:	00632e74 	rsbeq	r2, r3, r4, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_callout+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <reboot_callout+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	0001490c 	andeq	r4, r1, ip, lsl #18
  14:	00016e00 	andeq	r6, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	25070403 	strcs	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01fc0601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001d505 	andeq	sp, r1, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001f3 	strdeq	r0, [r0], -r3
  48:	b6050803 	strlt	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	32070803 	andcc	r0, r7, #196608	; 0x30000
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c4060000 	strgt	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01df0600 	bicseq	r0, pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001e4 	andeq	r0, r0, r4, ror #3
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_handler+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_handler+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_handler+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00940003 	addseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <reboot_handler+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	61666564 	cmnvs	r6, r4, ror #10
  7c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  80:	6f626572 	svcvs	0x00626572
  84:	682d746f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
  88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  8c:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
  90:	00000100 	andeq	r0, r0, r0, lsl #2
  94:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  98:	00020068 	andeq	r0, r2, r8, rrx
  9c:	1b050000 	blne	1400a4 <reboot_handler+0x1400a4>
  a0:	00020500 	andeq	r0, r2, r0, lsl #10
  a4:	15000000 	strne	r0, [r0, #-0]
  a8:	05011d05 	streq	r1, [r1, #-3333]	; 0xfffff2fb
  ac:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  b0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  34:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  38:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  3c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  40:	31303220 	teqcc	r0, r0, lsr #4
  44:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  48:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  4c:	61656c65 	cmnvs	r5, r5, ror #24
  50:	20296573 	eorcs	r6, r9, r3, ror r5
  54:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  58:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  5c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  74:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  78:	6f6c666d 	svcvs	0x006c666d
  7c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  80:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  84:	20647261 	rsbcs	r7, r4, r1, ror #4
  88:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  8c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  90:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  94:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  98:	316d7261 	cmncc	sp, r1, ror #4
  9c:	6a363731 	bvs	d8dd68 <reboot_handler+0xd8dd68>
  a0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  a4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  a8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  ac:	316d7261 	cmncc	sp, r1, ror #4
  b0:	6a363731 	bvs	d8dd7c <reboot_handler+0xd8dd7c>
  b4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  b8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  bc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  c8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  cc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  d0:	20706676 	rsbscs	r6, r0, r6, ror r6
  d4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  d8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  dc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  e0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e4:	7a6b3676 	bvc	1acdac4 <reboot_handler+0x1acdac4>
  e8:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  ec:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  f0:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  f4:	20626467 	rsbcs	r6, r2, r7, ror #8
  f8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  fc:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 100:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 104:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 108:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 10c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 110:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 114:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 118:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 11c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 120:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 124:	736e7500 	cmnvc	lr, #0, 10
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	6f6c0074 	svcvs	0x006c0074
 134:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 138:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 14c:	66666174 			; <UNDEFINED> instruction: 0x66666174
 150:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 154:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
 158:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 15c:	6265722d 	rsbvs	r7, r5, #-805306366	; 0xd0000002
 160:	2d746f6f 	ldclcs	15, cr6, [r4, #-444]!	; 0xfffffe44
 164:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 168:	2e72656c 	cdpcs	5, 7, cr6, cr2, cr12, {3}
 16c:	552f0063 	strpl	r0, [pc, #-99]!	; 111 <.debug_str+0x111>
 170:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 174:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 178:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 17c:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 180:	2f6e616d 	svccs	0x006e616d
 184:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 188:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 18c:	70532f73 	subsvc	r2, r3, r3, ror pc
 190:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 194:	6175515f 	cmnvs	r5, pc, asr r1
 198:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 19c:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 1a0:	53432f32 	movtpl	r2, #16178	; 0x3f32
 1a4:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 1a8:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 1ac:	2f323272 	svccs	0x00323272
 1b0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1b4:	6f6c0069 	svcvs	0x006c0069
 1b8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c4:	5f697072 	svcpl	0x00697072
 1c8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1cc:	00726168 	rsbseq	r6, r2, r8, ror #2
 1d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1d4:	6f687300 	svcvs	0x00687300
 1d8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1dc:	7000746e 	andvc	r7, r0, lr, ror #8
 1e0:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1e4:	6f626572 	svcvs	0x00626572
 1e8:	685f746f 	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 1ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 1f0:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
 1f4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 200:	63206465 			; <UNDEFINED> instruction: 0x63206465
 204:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_handler+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <reboot_handler+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e2403001 	sub	r3, r0, #1, 0
   4:	e3500000 	cmp	r0, #0, 0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0, 0
  10:	e1a00003 	mov	r0, r3
  14:	eafffff9 	b	0 <delay_cycles>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000046 	andeq	r0, r0, r6, asr #32
  10:	0001e70c 	andeq	lr, r1, ip, lsl #14
  14:	00015c00 	andeq	r5, r1, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	38070403 	stmdacc	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	01db0601 	bicseq	r0, fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c305 	andeq	ip, r1, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d2 	ldrdeq	r0, [r0], -r2
  48:	a4050803 	strge	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	00130801 	andseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003307 	andeq	r3, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000021 	andeq	r0, r0, r1, lsr #32
  64:	45070803 	strmi	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b2060000 	andlt	r0, r6, #0, 0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001be 			; <UNDEFINED> instruction: 0x000001be
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01cd0600 	biceq	r0, sp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060501 	andeq	r0, r6, r1, lsl #10
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	000d0a9c 	muleq	sp, ip, sl
  d4:	05010000 	streq	r0, [r1, #-0]
  d8:	00002c1c 	andeq	r2, r0, ip, lsl ip
  dc:	00000400 	andeq	r0, r0, r0, lsl #8
  e0:	00000000 	andeq	r0, r0, r0
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_cycles+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_cycles+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_cycles+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
  78:	0300050a 	movweq	r0, #1290	; 0x50a
  7c:	3b0b3a0e 	blcc	2ce8bc <delay_cycles+0x2ce8bc>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  88:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04500001 	ldrbeq	r0, [r0], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005300 	andeq	r5, r0, r0, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b5 	strheq	r0, [r0], -r5
   4:	008b0003 	addeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <delay_cycles+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	616c6564 	cmnvs	ip, r4, ror #10
  7c:	636e2d79 	cmnvs	lr, #7744	; 0x1e40
  80:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  84:	00632e73 	rsbeq	r2, r3, r3, ror lr
  88:	72000001 	andvc	r0, r0, #1, 0
  8c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  90:	00000200 	andeq	r0, r0, r0, lsl #4
  94:	00230500 	eoreq	r0, r3, r0, lsl #10
  98:	00000205 	andeq	r0, r0, r5, lsl #4
  9c:	05160000 	ldreq	r0, [r6, #-0]
  a0:	0a051405 	beq	1450bc <delay_cycles+0x1450bc>
  a4:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  a8:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
  ac:	4b060905 	blmi	1824c8 <delay_cycles+0x1824c8>
  b0:	2d061005 	stccs	0, cr1, [r6, #-20]	; 0xffffffec
  b4:	01000402 	tsteq	r0, r2, lsl #8
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	63697400 	cmnvs	r9, #0, 8
  10:	7500736b 	strvc	r7, [r0, #-875]	; 0xfffffc95
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  48:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  4c:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  50:	20312e32 	eorscs	r2, r1, r2, lsr lr
  54:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  58:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  5c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  60:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  64:	5b202965 	blpl	80a600 <delay_cycles+0x80a600>
  68:	2f4d5241 	svccs	0x004d5241
  6c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  70:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  74:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  78:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  7c:	6f697369 	svcvs	0x00697369
  80:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  84:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  88:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  8c:	616f6c66 	cmnvs	pc, r6, ror #24
  90:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  94:	61683d69 	cmnvs	r8, r9, ror #26
  98:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  9c:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  a0:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a4:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  a8:	613d7570 	teqvs	sp, r0, ror r5
  ac:	31316d72 	teqcc	r1, r2, ror sp
  b0:	7a6a3637 	bvc	1a8d994 <delay_cycles+0x1a8d994>
  b4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  bc:	613d656e 	teqvs	sp, lr, ror #10
  c0:	31316d72 	teqcc	r1, r2, ror sp
  c4:	7a6a3637 	bvc	1a8d9a8 <delay_cycles+0x1a8d9a8>
  c8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  cc:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  d0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d8:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  dc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e0:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e8:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  ec:	616d2d20 	cmnvs	sp, r0, lsr #26
  f0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f8:	2b7a6b36 	blcs	1e9add8 <delay_cycles+0x1e9add8>
  fc:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 100:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 104:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 108:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 10c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 110:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 114:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 118:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 11c:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 120:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 124:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 128:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 12c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 130:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 134:	00676e69 	rsbeq	r6, r7, r9, ror #28
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 140:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 144:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 148:	6f6c2067 	svcvs	0x006c2067
 14c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 150:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	00746e69 	rsbseq	r6, r4, r9, ror #28
 15c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 160:	742f7372 	strtvc	r7, [pc], #-882	; 168 <.debug_str+0x168>
 164:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 168:	6f6e6e65 	svcvs	0x006e6e65
 16c:	616d6c6c 	cmnvs	sp, ip, ror #24
 170:	6f442f6e 	svcvs	0x00442f6e
 174:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 178:	2f73746e 	svccs	0x0073746e
 17c:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 180:	515f676e 	cmppl	pc, lr, ror #14
 184:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 188:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 18c:	2f323230 	svccs	0x00323230
 190:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 194:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 198:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 19c:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 1a0:	00697062 	rsbeq	r7, r9, r2, rrx
 1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1ac:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b0:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1b8:	61686374 	smcvs	34356	; 0x8634
 1bc:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1c0:	73007261 	movwvc	r7, #609	; 0x261
 1c4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1cc:	74757000 	ldrbtvc	r7, [r5], #-0
 1d0:	6f6c006b 	svcvs	0x006c006b
 1d4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1d8:	7300746e 	movwvc	r7, #1134	; 0x46e
 1dc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e4:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1e8:	6174732f 	cmnvs	r4, pc, lsr #6
 1ec:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1f0:	642f6372 	strtvs	r6, [pc], #-882	; 1f8 <.debug_str+0x1f8>
 1f4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 1f8:	79636e2d 	stmdbvc	r3!, {r0, r2, r3, r5, r9, sl, fp, sp, lr}^
 1fc:	73656c63 	cmnvc	r5, #25344	; 0x6300
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_cycles+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <delay_cycles+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128, 0	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128, 0	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <system_disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <system_disable_interrupts+0x42414>
  1c:	Address 0x000000000000001c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_fpu>:
   0:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
   4:	e3800603 	orr	r0, r0, #3145728	; 0x300000
   8:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
   c:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
  10:	e3a00101 	mov	r0, #1073741824	; 0x40000000
  14:	eee80a10 	vmsr	fpexc, r0
  18:	e3a000db 	mov	r0, #219, 0	; 0xdb
  1c:	e121f000 	msr	CPSR_c, r0
  20:	e3a0d601 	mov	sp, #1048576	; 0x100000
  24:	e3a000d3 	mov	r0, #211, 0	; 0xd3
  28:	e121f000 	msr	CPSR_c, r0
  2c:	e12fff1e 	bx	lr

00000030 <m4add>:
  30:	ee000a10 	vmov	s0, r0
  34:	ee001a90 	vmov	s1, r1
  38:	ee012a10 	vmov	s2, r2
  3c:	ee013a90 	vmov	s3, r3
  40:	ee302a20 	vadd.f32	s4, s0, s1
  44:	ee712a21 	vadd.f32	s5, s2, s3
  48:	ee120a90 	vmov	r0, s5
  4c:	e12fff1e 	bx	lr

00000050 <m4add2>:
  50:	ee000a10 	vmov	s0, r0
  54:	ee001a90 	vmov	s1, r1
  58:	ee012a10 	vmov	s2, r2
  5c:	ee013a90 	vmov	s3, r3
  60:	ee302a20 	vadd.f32	s4, s0, s1
  64:	ee712a21 	vadd.f32	s5, s2, s3
  68:	ee120a10 	vmov	r0, s4
  6c:	e12fff1e 	bx	lr

00000070 <m4vmov>:
  70:	ee020a10 	vmov	s4, r0
  74:	ee020a90 	vmov	s5, r0
  78:	e12fff1e 	bx	lr

0000007c <fp_is_enabled>:
  7c:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <fp_is_enabled+0x168d7b0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <fp_is_enabled+0x423a8>
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0, 0
   c:	e59f0044 	ldr	r0, [pc, #68]	; 58 <int_init+0x58>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0, 0
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <int_init+0x5c>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0034 	ldr	r0, [pc, #52]	; 60 <int_init+0x60>
  28:	e59f3034 	ldr	r3, [pc, #52]	; 64 <int_init+0x64>
  2c:	e0400003 	sub	r0, r0, r3
  30:	e1a00140 	asr	r0, r0, #2
  34:	e3a03000 	mov	r3, #0, 0
  38:	e1530000 	cmp	r3, r0
  3c:	28bd8010 	popcs	{r4, pc}
  40:	e1a02103 	lsl	r2, r3, #2
  44:	e59f1018 	ldr	r1, [pc, #24]	; 64 <int_init+0x64>
  48:	e7911103 	ldr	r1, [r1, r3, lsl #2]
  4c:	e5821000 	str	r1, [r2]
  50:	e2833001 	add	r3, r3, #1, 0
  54:	eafffff7 	b	38 <int_init+0x38>
  58:	2000b21c 	andcs	fp, r0, ip, lsl r2
  5c:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000c6 	andeq	r0, r0, r6, asr #1
  10:	00027b0c 	andeq	r7, r2, ip, lsl #22
  14:	0001e800 	andeq	lr, r1, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006800 	andeq	r6, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c4070403 	strgt	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	02b40601 	adcseq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00024f05 	andeq	r4, r2, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000272 	andeq	r0, r0, r2, ror r2
  48:	30050803 	andcc	r0, r5, r3, lsl #16
  4c:	03000002 	movweq	r0, #2
  50:	00700801 	rsbseq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00009007 	andeq	r9, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000007e 	andeq	r0, r0, lr, ror r0
  64:	d1070803 	tstle	r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	3e060000 	cdpcc	0, 0, cr0, cr6, cr0, {0}
  7c:	02000002 	andeq	r0, r0, #2, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000024a 	andeq	r0, r0, sl, asr #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02670600 	rsbeq	r0, r7, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14030000 	strne	r0, [r3], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02c90a00 	sbceq	r0, r9, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0, 0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init+0x8003ac>
  e0:	000000a3 	andeq	r0, r0, r3, lsr #1
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0002590a 	andeq	r5, r2, sl, lsl #18
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	00250a20 	eoreq	r0, r5, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0, 0
  f8:	540a2000 	strpl	r2, [sl], #-0
  fc:	10000000 	andne	r0, r0, r0
 100:	0a2000b2 	beq	8003d0 <int_init+0x8003d0>
 104:	00000062 	andeq	r0, r0, r2, rrx
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	0000420a 	andeq	r4, r0, sl, lsl #4
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	02960a20 	addseq	r0, r6, #32, 20	; 0x20000
 118:	b21c0000 	andslt	r0, ip, #0, 0
 11c:	a50a2000 	strge	r2, [sl, #-0]
 120:	20000002 	andcs	r0, r0, r2
 124:	0a2000b2 	beq	8003f4 <int_init+0x8003f4>
 128:	00000012 	andeq	r0, r0, r2, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	02c00b00 	sbceq	r0, r0, #0, 22
 134:	1b010000 	blne	4013c <int_init+0x4013c>
 138:	00000006 	andeq	r0, r0, r6
 13c:	00006800 	andeq	r6, r0, r0, lsl #16
 140:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
 144:	06000001 	streq	r0, [r0], -r1
 148:	00000031 	andeq	r0, r0, r1, lsr r0
 14c:	2c152301 	ldccs	3, cr2, [r5], {1}
 150:	06000000 	streq	r0, [r0], -r0
 154:	000000b1 	strheq	r0, [r0], -r1
 158:	2c152401 	cfldrscs	mvf2, [r5], {1}
 15c:	0c000000 	stceq	0, cr0, [r0], {-0}
 160:	00747364 	rsbseq	r7, r4, r4, ror #6
 164:	f70f2701 			; <UNDEFINED> instruction: 0xf70f2701
 168:	00000001 	andeq	r0, r0, r1
 16c:	6372730d 	cmnvs	r2, #872415232	; 0x34000000
 170:	13280100 			; <UNDEFINED> instruction: 0x13280100
 174:	000001f7 	strdeq	r0, [r0], -r7
 178:	01006e0e 	tsteq	r0, lr, lsl #28
 17c:	002c1229 	eoreq	r1, ip, r9, lsr #4
 180:	00020000 	andeq	r0, r2, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 18c:	34000000 	strcc	r0, [r0], #-0
 190:	aa000000 	bge	198 <.debug_info+0x198>
 194:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 198:	2a010069 	bcs	40344 <int_init+0x40344>
 19c:	0000250d 	andeq	r2, r0, sp, lsl #10
 1a0:	00001900 	andeq	r1, r0, r0, lsl #18
 1a4:	00001500 	andeq	r1, r0, r0, lsl #10
 1a8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1ac:	fd000000 	stc2	0, cr0, [r0, #-0]
 1b0:	11000001 	tstne	r0, r1
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
 1b8:	00000209 	andeq	r0, r0, r9, lsl #4
 1bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1c4:	00b21c0c 	adcseq	r1, r2, ip, lsl #24
 1c8:	51011220 	tstpl	r1, r0, lsr #4
 1cc:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 1d0:	00002011 	andeq	r2, r0, r1, lsl r0
 1d4:	00020900 	andeq	r0, r2, r0, lsl #18
 1d8:	0001ed00 	andeq	lr, r1, r0, lsl #26
 1dc:	50011200 	andpl	r1, r1, r0, lsl #4
 1e0:	b2200c05 	eorlt	r0, r0, #1280	; 0x500
 1e4:	01122000 	tsteq	r2, r0
 1e8:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 1ec:	00241000 	eoreq	r1, r4, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	07000000 	streq	r0, [r0, -r0]
 1f8:	00002c04 	andeq	r2, r0, r4, lsl #24
 1fc:	01b81300 			; <UNDEFINED> instruction: 0x01b81300
 200:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 204:	a1020000 	mrsge	r0, (UNDEF: 2)
 208:	026c1306 	rsbeq	r1, ip, #402653184	; 0x18000000
 20c:	026c0000 	rsbeq	r0, ip, #0, 0
 210:	b2020000 	andlt	r0, r2, #0, 0
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	340c0000 	strcc	r0, [ip], #-0
  98:	3a080300 	bcc	200ca0 <int_init+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ac:	0b3b0b3a 	bleq	ec2d9c <int_init+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	340e0000 	strcc	r0, [lr], #-0
  b8:	3a080300 	bcc	200cc0 <int_init+0x200cc0>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c4:	1742b717 	smlaldne	fp, r2, r7, r7
  c8:	0b0f0000 	bleq	3c00d0 <int_init+0x3c00d0>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130106 	andseq	r0, r3, r6, lsl #2
  d4:	82891000 	addhi	r1, r9, #0, 0
  d8:	01110001 	tsteq	r1, r1
  dc:	00001331 	andeq	r1, r0, r1, lsr r3
  e0:	01828911 	orreq	r8, r2, r1, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1200 	addhi	r1, sl, #0, 4
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	002e1300 	eoreq	r1, lr, r0, lsl #6
  fc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 100:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 104:	0b3b0b3a 	bleq	ec2df4 <int_init+0xec2df4>
 108:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00340000 	eorseq	r0, r4, r0
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00003400 	andeq	r3, r0, r0, lsl #8
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	30000200 	andcc	r0, r0, r0, lsl #4
  24:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  28:	00006800 	andeq	r6, r0, r0, lsl #16
  2c:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000068 	andeq	r0, r0, r8, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000109 	andeq	r0, r0, r9, lsl #2
   4:	009e0003 	addseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <int_init+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  7c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  80:	632d7374 			; <UNDEFINED> instruction: 0x632d7374
  84:	0100632e 	tsteq	r0, lr, lsr #6
  88:	70720000 	rsbsvc	r0, r2, r0
  8c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  90:	72000002 	andvc	r0, r0, #2, 0
  94:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  98:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  9c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  a0:	00682e73 	rsbeq	r2, r8, r3, ror lr
  a4:	00000002 	andeq	r0, r0, r2
  a8:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  ac:	00000002 	andeq	r0, r0, r2
  b0:	011a0300 	tsteq	sl, r0, lsl #6
  b4:	2f310505 	svccs	0x00310505
  b8:	13306767 	teqne	r0, #27000832	; 0x19c0000
  bc:	06120515 			; <UNDEFINED> instruction: 0x06120515
  c0:	06050514 			; <UNDEFINED> instruction: 0x06050514
  c4:	01090583 	smlabbeq	r9, r3, r5, r0
  c8:	01060d05 	tsteq	r6, r5, lsl #26
  cc:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
  d0:	2e060104 	adfcss	f0, f6, f4
  d4:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  d8:	01060104 	tsteq	r6, r4, lsl #2
  dc:	02000905 	andeq	r0, r0, #81920	; 0x14000
  e0:	4b060304 	blmi	180cf8 <int_init+0x180cf8>
  e4:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
  e8:	01060304 	tsteq	r6, r4, lsl #6
  ec:	02001005 	andeq	r1, r0, #5, 0
  f0:	05660304 	strbeq	r0, [r6, #-772]!	; 0xfffffcfc
  f4:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
  f8:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
  fc:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
 100:	00010603 	andeq	r0, r1, r3, lsl #12
 104:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
 108:	01000a02 	tsteq	r0, r2, lsl #20
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init+0xfffffe64>
  30:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  34:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  38:	5f747075 	svcpl	0x00747075
  3c:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  40:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
  44:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  48:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  50:	00735152 	rsbseq	r5, r3, r2, asr r1
  54:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  58:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  5c:	5f735152 	svcpl	0x00735152
  60:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
  64:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  68:	5152495f 	cmppl	r2, pc, asr r9
  6c:	00325f73 	eorseq	r5, r2, r3, ror pc
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	61686320 	cmnvs	r8, r0, lsr #6
  7c:	6f6c0072 	svcvs	0x006c0072
  80:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  94:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  a4:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
  a8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  ac:	315f676e 	cmpcc	pc, lr, ror #14
  b0:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  b4:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  b8:	5f747075 	svcpl	0x00747075
  bc:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  c0:	6e655f65 	cdpvs	15, 6, cr5, cr5, cr5, {3}
  c4:	4e470064 	cdpmi	0, 4, cr0, cr7, cr4, {3}
  c8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  cc:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  d0:	20312e32 	eorscs	r2, r1, r2, lsr lr
  d4:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  d8:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  dc:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  e0:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  e4:	5b202965 	blpl	80a680 <int_init+0x80a680>
  e8:	2f4d5241 	svccs	0x004d5241
  ec:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  f0:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  f4:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  f8:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  fc:	6f697369 	svcvs	0x00697369
 100:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 104:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 108:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 10c:	616f6c66 	cmnvs	pc, r6, ror #24
 110:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 114:	61683d69 	cmnvs	r8, r9, ror #26
 118:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
 11c:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
 120:	7066763d 	rsbvc	r7, r6, sp, lsr r6
 124:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 128:	613d7570 	teqvs	sp, r0, ror r5
 12c:	31316d72 	teqcc	r1, r2, ror sp
 130:	7a6a3637 	bvc	1a8da14 <int_init+0x1a8da14>
 134:	20732d66 	rsbscs	r2, r3, r6, ror #26
 138:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 13c:	613d656e 	teqvs	sp, lr, ror #10
 140:	31316d72 	teqcc	r1, r2, ror sp
 144:	7a6a3637 	bvc	1a8da28 <int_init+0x1a8da28>
 148:	20732d66 	rsbscs	r2, r3, r6, ror #26
 14c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 150:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 154:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 158:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 15c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 160:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 164:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 168:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 16c:	616d2d20 	cmnvs	sp, r0, lsr #26
 170:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 174:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 178:	2b7a6b36 	blcs	1e9ae58 <int_init+0x1e9ae58>
 17c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 180:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 184:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 188:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 18c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 190:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 194:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 198:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 19c:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 1a0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1a4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1a8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1ac:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1b0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1b4:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1b8:	5f766564 	svcpl	0x00766564
 1bc:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
 1c0:	00726569 	rsbseq	r6, r2, r9, ror #10
 1c4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1d4:	6f6c2067 	svcvs	0x006c2067
 1d8:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1dc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1e0:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1ec:	742f7372 	strtvc	r7, [pc], #-882	; 1f4 <.debug_str+0x1f4>
 1f0:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 1f4:	6f6e6e65 	svcvs	0x006e6e65
 1f8:	616d6c6c 	cmnvs	sp, ip, ror #24
 1fc:	6f442f6e 	svcvs	0x00442f6e
 200:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 204:	2f73746e 	svccs	0x0073746e
 208:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 20c:	515f676e 	cmppl	pc, lr, ror #14
 210:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 214:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 218:	2f323230 	svccs	0x00323230
 21c:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 220:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 224:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 228:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 22c:	00697062 	rsbeq	r7, r9, r2, rrx
 230:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 234:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 238:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 23c:	70720074 	rsbsvc	r0, r2, r4, ror r0
 240:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 244:	61686374 	smcvs	34356	; 0x8634
 248:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 24c:	73007261 	movwvc	r7, #609	; 0x261
 250:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 254:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 258:	51524900 	cmppl	r2, r0, lsl #18
 25c:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 260:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 264:	7000325f 	andvc	r3, r0, pc, asr r2
 268:	006b7475 	rsbeq	r7, fp, r5, ror r4
 26c:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 270:	6f6c0032 	svcvs	0x006c0032
 274:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 278:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 27c:	6174732f 	cmnvs	r4, pc, lsr #6
 280:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 284:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 288:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 28c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 290:	2e632d73 	mcrcs	13, 3, r2, cr3, cr3, {3}
 294:	69440063 	stmdbvs	r4, {r0, r1, r5, r6}^
 298:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 29c:	52495f65 	subpl	r5, r9, #404	; 0x194
 2a0:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 2a4:	73694400 	cmnvc	r9, #0, 8
 2a8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 2ac:	5152495f 	cmppl	r2, pc, asr r9
 2b0:	00325f73 	eorseq	r5, r2, r3, ror pc
 2b4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2b8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 2bc:	00726168 	rsbseq	r6, r2, r8, ror #2
 2c0:	5f746e69 	svcpl	0x00746e69
 2c4:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 2c8:	51524900 	cmppl	r2, r0, lsl #18
 2cc:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 2d0:	Address 0x00000000000002d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_init+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <int_init+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


maybe.o:     file format elf32-littlearm


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b4 	strheq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000033 	andeq	r0, r0, r3, lsr r0
  10:	0001c80c 	andeq	ip, r1, ip, lsl #16
  14:	00014900 	andeq	r4, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  20:	00746e69 	rsbseq	r6, r4, r9, ror #28
  24:	25070403 	strcs	r0, [r7, #-1027]	; 0xfffffbfd
  28:	03000001 	movweq	r0, #1
  2c:	01dc0601 	bicseq	r0, ip, r1, lsl #12
  30:	02030000 	andeq	r0, r3, #0, 0
  34:	0001b005 	andeq	fp, r1, r5
  38:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  3c:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
  40:	91050803 	tstls	r5, r3, lsl #16
  44:	03000001 	movweq	r0, #1
  48:	00000801 	andeq	r0, r0, r1, lsl #16
  4c:	02030000 	andeq	r0, r3, #0, 0
  50:	00002007 	andeq	r2, r0, r7
  54:	07040300 	streq	r0, [r4, -r0, lsl #6]
  58:	0000000e 	andeq	r0, r0, lr
  5c:	32070803 	andcc	r0, r7, #196608	; 0x30000
  60:	04000001 	streq	r0, [r0], #-1
  64:	0000001d 	andeq	r0, r0, sp, lsl r0
  68:	00000072 	andeq	r0, r0, r2, ror r0
  6c:	00001d05 	andeq	r1, r0, r5, lsl #26
  70:	9f060000 	svcls	0x00060000
  74:	01000001 	tsteq	r0, r1
  78:	007e0e1c 	rsbseq	r0, lr, ip, lsl lr
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00000063 	andeq	r0, r0, r3, rrx
  84:	00001d04 	andeq	r1, r0, r4, lsl #26
  88:	00009300 	andeq	r9, r0, r0, lsl #6
  8c:	00930500 	addseq	r0, r3, r0, lsl #10
  90:	07000000 	streq	r0, [r0, -r0]
  94:	0000a004 	andeq	sl, r0, r4
  98:	08010300 	stmdaeq	r1, {r8, r9}
  9c:	000001ab 	andeq	r0, r0, fp, lsr #3
  a0:	00009908 	andeq	r9, r0, r8, lsl #18
  a4:	01ba0600 			; <UNDEFINED> instruction: 0x01ba0600
  a8:	21010000 	mrscs	r0, (UNDEF: 1)
  ac:	0000b10e 	andeq	fp, r0, lr, lsl #2
  b0:	84040700 	strhi	r0, [r4], #-1792	; 0xfffff900
  b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	100e1b0e 	andne	r1, lr, lr, lsl #22
   c:	02000017 	andeq	r0, r0, #23, 0
  10:	0b0b0024 	bleq	0x2c00a8
  14:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  18:	24030000 	strcs	r0, [r3], #-0
  1c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  20:	000e030b 	andeq	r0, lr, fp, lsl #6
  24:	01150400 	tsteq	r5, r0, lsl #8
  28:	13491927 	movtne	r1, #39207	; 0x9927
  2c:	00001301 	andeq	r1, r0, r1, lsl #6
  30:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  34:	06000013 			; <UNDEFINED> instruction: 0x06000013
  38:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  3c:	0b3b0b3a 	bleq	0xec2d2c
  40:	13490b39 	movtne	r0, #39737	; 0x9b39
  44:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  48:	0f070000 	svceq	0x00070000
  4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  50:	08000013 	stmdaeq	r0, {r0, r1, r4}
  54:	13490026 	movtne	r0, #36902	; 0x9026
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000072 	andeq	r0, r0, r2, ror r0
   4:	006c0003 	rsbeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  24:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  28:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; 0xfffffe78
  2c:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  30:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  34:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  38:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  3c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  40:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  44:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  48:	30325f72 	eorscc	r5, r2, r2, ror pc
  4c:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  50:	30343253 	eorscc	r3, r4, r3, asr r2
  54:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  58:	32327270 	eorscc	r7, r2, #112, 4
  5c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  60:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  64:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  68:	00006564 	andeq	r6, r0, r4, ror #10
  6c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  70:	00010068 	andeq	r0, r1, r8, rrx
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  34:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  38:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  3c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  40:	31303220 	teqcc	r0, r0, lsr #4
  44:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  48:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  4c:	61656c65 	cmnvs	r5, r5, ror #24
  50:	20296573 	eorcs	r6, r9, r3, ror r5
  54:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  58:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  5c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  74:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  78:	6f6c666d 	svcvs	0x006c666d
  7c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  80:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  84:	20647261 	rsbcs	r7, r4, r1, ror #4
  88:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  8c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  90:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  94:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  98:	316d7261 	cmncc	sp, r1, ror #4
  9c:	6a363731 	bvs	0xd8dd68
  a0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  a4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  a8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  ac:	316d7261 	cmncc	sp, r1, ror #4
  b0:	6a363731 	bvs	0xd8dd7c
  b4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  b8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  bc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  c8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  cc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  d0:	20706676 	rsbscs	r6, r0, r6, ror r6
  d4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  d8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  dc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  e0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e4:	7a6b3676 	bvc	0x1acdac4
  e8:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  ec:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  f0:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  f4:	20626467 	rsbcs	r6, r2, r7, ror #8
  f8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  fc:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 100:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 104:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 108:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 10c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 110:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 114:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 118:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 11c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 120:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 124:	736e7500 	cmnvc	lr, #0, 10
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	6f6c0074 	svcvs	0x006c0074
 134:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 138:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	73552f00 	cmpvc	r5, #0, 30
 14c:	2f737265 	svccs	0x00737265
 150:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 154:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 158:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 15c:	442f6e61 	strtmi	r6, [pc], #-3681	; 0x164
 160:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 164:	73746e65 	cmnvc	r4, #1616	; 0x650
 168:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 16c:	5f676e69 	svcpl	0x00676e69
 170:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 174:	5f726574 	svcpl	0x00726574
 178:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 17c:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 180:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 184:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 188:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; 0xc8
 18c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 190:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 194:	6f6c2067 	svcvs	0x006c2067
 198:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 19c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1a8:	63007261 	movwvs	r7, #609	; 0x261
 1ac:	00726168 	rsbseq	r6, r2, r8, ror #2
 1b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1bc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c8:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 1cc:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 1d0:	2f637273 	svccs	0x00637273
 1d4:	6279616d 	rsbsvs	r6, r9, #1073741851	; 0x4000001b
 1d8:	00632e65 	rsbeq	r2, r3, r5, ror #28
 1dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1e4:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	0x80a5f0
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003b41 	andeq	r3, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000031 	andeq	r0, r0, r1, lsr r0
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	011a0119 	tsteq	sl, r9, lsl r1
  34:	011e011c 	tsteq	lr, ip, lsl r1
  38:	01440122 	cmpeq	r4, r2, lsr #2

mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0, 0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <dsb+0x42414>
  1c:	Address 0x000000000000001c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	e1a06002 	mov	r6, r2
  10:	e59f3020 	ldr	r3, [pc, #32]	; 38 <panic+0x38>
  14:	e5933000 	ldr	r3, [r3]
  18:	e59f001c 	ldr	r0, [pc, #28]	; 3c <panic+0x3c>
  1c:	e12fff33 	blx	r3
  20:	e1a03006 	mov	r3, r6
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59f000c 	ldr	r0, [pc, #12]	; 40 <panic+0x40>
  30:	ebfffffe 	bl	0 <printk>
  34:	ebfffffe 	bl	0 <rpi_reboot>
	...
  40:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000087 	andeq	r0, r0, r7, lsl #1
  10:	0000260c 	andeq	r2, r0, ip, lsl #12
  14:	0001ae00 	andeq	sl, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004400 	andeq	r4, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8a070403 	bhi	1c1014 <panic+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	02340601 	eorseq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00021505 	andeq	r1, r2, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000022b 	andeq	r0, r0, fp, lsr #4
  48:	f6050803 			; <UNDEFINED> instruction: 0xf6050803
  4c:	03000001 	movweq	r0, #1
  50:	00470801 	subeq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006707 	andeq	r6, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000055 	andeq	r0, r0, r5, asr r0
  64:	97070803 	strls	r0, [r7, -r3, lsl #16]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	04060000 	streq	r0, [r6], #-0
  7c:	02000002 	andeq	r0, r0, #2, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000210 	andeq	r0, r0, r0, lsl r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02260600 	eoreq	r0, r6, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	0000025e 	andeq	r0, r0, lr, asr r2
  c4:	a10d0b03 	tstge	sp, r3, lsl #22
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	a10d0c03 	tstge	sp, r3, lsl #24
  d4:	06000000 	streq	r0, [r0], -r0
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
  dc:	a10d0d03 	tstge	sp, r3, lsl #26
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	0000017e 	andeq	r0, r0, lr, ror r1
  e8:	a10d0e03 	tstge	sp, r3, lsl #28
  ec:	06000000 	streq	r0, [r0], -r0
  f0:	0000024f 	andeq	r0, r0, pc, asr #4
  f4:	a10d0f03 	tstge	sp, r3, lsl #30
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000026d 	andeq	r0, r0, sp, ror #4
 100:	a10d1003 	tstge	sp, r3
 104:	06000000 	streq	r0, [r0], -r0
 108:	0000003a 	andeq	r0, r0, sl, lsr r0
 10c:	a10d1103 	tstge	sp, r3, lsl #2
 110:	06000000 	streq	r0, [r0], -r0
 114:	00000240 	andeq	r0, r0, r0, asr #4
 118:	a10d1203 	tstge	sp, r3, lsl #4
 11c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 120:	0000000b 	andeq	r0, r0, fp
 124:	00070501 	andeq	r0, r7, r1, lsl #10
 128:	44000000 	strmi	r0, [r0], #-0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001b79c 	muleq	r1, ip, r7
 134:	01790a00 	cmneq	r9, r0, lsl #20
 138:	05010000 	streq	r0, [r1, #-0]
 13c:	00009b1a 	andeq	r9, r0, sl, lsl fp
 140:	00000400 	andeq	r0, r0, r0, lsl #8
 144:	00000000 	andeq	r0, r0, r0
 148:	00110a00 	andseq	r0, r1, r0, lsl #20
 14c:	05010000 	streq	r0, [r1, #-0]
 150:	00002524 	andeq	r2, r0, r4, lsr #10
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00002200 	andeq	r2, r0, r0, lsl #4
 15c:	736d0b00 	cmnvc	sp, #0, 22
 160:	05010067 	streq	r0, [r1, #-103]	; 0xffffff99
 164:	00009b38 	andeq	r9, r0, r8, lsr fp
 168:	00004800 	andeq	r4, r0, r0, lsl #16
 16c:	00004400 	andeq	r4, r0, r0, lsl #8
 170:	00200c00 	eoreq	r0, r0, r0, lsl #24
 174:	01840000 	orreq	r0, r4, r0
 178:	010d0000 	mrseq	r0, (UNDEF: 13)
 17c:	00030550 	andeq	r0, r3, r0, asr r5
 180:	00000000 	andeq	r0, r0, r0
 184:	0000340e 	andeq	r3, r0, lr, lsl #8
 188:	0001b700 	andeq	fp, r1, r0, lsl #14
 18c:	0001ad00 	andeq	sl, r1, r0, lsl #26
 190:	50010d00 	andpl	r0, r1, r0, lsl #26
 194:	000c0305 	andeq	r0, ip, r5, lsl #6
 198:	010d0000 	mrseq	r0, (UNDEF: 13)
 19c:	00740251 	rsbseq	r0, r4, r1, asr r2
 1a0:	0252010d 	subseq	r0, r2, #1073741827	; 0x40000003
 1a4:	010d0075 	tsteq	sp, r5, ror r0
 1a8:	00760253 	rsbseq	r0, r6, r3, asr r2
 1ac:	00380f00 	eorseq	r0, r8, r0, lsl #30
 1b0:	01c30000 	biceq	r0, r3, r0
 1b4:	10000000 	andne	r0, r0, r0
 1b8:	0000021f 	andeq	r0, r0, pc, lsl r2
 1bc:	0000021f 	andeq	r0, r0, pc, lsl r2
 1c0:	10062802 	andne	r2, r6, r2, lsl #16
	...
 1cc:	00066b02 	andeq	r6, r6, r2, lsl #22

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <panic+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <panic+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <panic+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a0e0300 	bcc	380c84 <panic+0x380c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <panic+0x200c98>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	1742b717 	smlaldne	fp, r2, r7, r7
  a0:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  a4:	11010182 	smlabbne	r1, r2, r1, r0
  a8:	00130101 	andseq	r0, r3, r1, lsl #2
  ac:	828a0d00 	addhi	r0, sl, #0, 26
  b0:	18020001 	stmdane	r2, {r0}
  b4:	00184291 	mulseq	r8, r1, r2
  b8:	82890e00 	addhi	r0, r9, #0, 28
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	movwne	r1, #4913	; 0x1331
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11000182 	smlabbne	r0, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	002e1000 	eoreq	r1, lr, r0
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <panic+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	44000000 	strmi	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  28:	001f0000 	andseq	r0, pc, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001f51 	andeq	r1, r0, r1, asr pc
  34:	00004400 	andeq	r4, r0, r0, lsl #8
  38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  4c:	0000001f 	andeq	r0, r0, pc, lsl r0
  50:	1f520001 	svcne	0x00520001
  54:	44000000 	strmi	r0, [r0], #-0
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	00005600 	andeq	r5, r0, r0, lsl #12
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b5 	strheq	r0, [r0], -r5
   4:	00950003 	addseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <panic+0xfffffe84>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	696e6170 	stmdbvs	lr!, {r4, r5, r6, r8, sp, lr}^
  7c:	00632e63 	rsbeq	r2, r3, r3, ror #28
  80:	72000001 	andvc	r0, r0, #1, 0
  84:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  88:	00000200 	andeq	r0, r0, r0, lsl #4
  8c:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  90:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  94:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
  98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  9c:	05000000 	streq	r0, [r0, #-0]
  a0:	0205003d 	andeq	r0, r5, #61, 0	; 0x3d
  a4:	00000000 	andeq	r0, r0, r0
  a8:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  ac:	06830605 	streq	r0, [r3], r5, lsl #12
  b0:	9f2f0666 	svcls	0x002f0666
  b4:	01000802 	tsteq	r0, r2, lsl #16
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7000746f 	andvc	r7, r0, pc, ror #8
   c:	63696e61 	cmnvs	r9, #1552	; 0x610
  10:	6e696c00 	cdpvs	12, 6, cr6, cr9, cr0, {0}
  14:	006f6e65 	rsbeq	r6, pc, r5, ror #28
  18:	73625f5f 	cmnvc	r2, #380	; 0x17c
  1c:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  20:	5f747261 	svcpl	0x00747261
  24:	2f2e005f 	svccs	0x002e005f
  28:	66617473 			; <UNDEFINED> instruction: 0x66617473
  2c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  30:	61702f63 	cmnvs	r0, r3, ror #30
  34:	2e63696e 	vnmulcs.f16	s13, s6, s29	; <UNPREDICTABLE>
  38:	5f5f0063 	svcpl	0x005f0063
  3c:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  40:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  44:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  58:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7300746e 	movwvc	r7, #1134	; 0x46e
  68:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	5f5f0074 	svcpl	0x005f0074
  7c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  80:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  84:	47005f5f 	smlsdmi	r0, pc, pc, r5	; <UNPREDICTABLE>
  88:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  8c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  90:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  94:	31303220 	teqcc	r0, r0, lsr #4
  98:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  9c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  a0:	61656c65 	cmnvs	r5, r5, ror #24
  a4:	20296573 	eorcs	r6, r9, r3, ror r5
  a8:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  ac:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  b0:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  b4:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  b8:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  bc:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  c0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  c4:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  c8:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  cc:	6f6c666d 	svcvs	0x006c666d
  d0:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  d4:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  d8:	20647261 	rsbcs	r7, r4, r1, ror #4
  dc:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  e0:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  e4:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  e8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  ec:	316d7261 	cmncc	sp, r1, ror #4
  f0:	6a363731 	bvs	d8ddbc <panic+0xd8ddbc>
  f4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  f8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  fc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 100:	316d7261 	cmncc	sp, r1, ror #4
 104:	6a363731 	bvs	d8ddd0 <panic+0xd8ddd0>
 108:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 10c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 110:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 114:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 118:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 11c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 120:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 124:	20706676 	rsbscs	r6, r0, r6, ror r6
 128:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 12c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 130:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 134:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 138:	7a6b3676 	bvc	1acdb18 <panic+0x1acdb18>
 13c:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 140:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 144:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 148:	20626467 	rsbcs	r6, r2, r7, ror #8
 14c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 150:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 154:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 158:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 15c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 160:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 164:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 168:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 16c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 170:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 174:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 178:	6c696600 	stclvs	6, cr6, [r9], #-0
 17c:	5f5f0065 	svcpl	0x005f0065
 180:	5f737362 	svcpl	0x00737362
 184:	5f646e65 	svcpl	0x00646e65
 188:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 18c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 190:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 194:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 198:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 19c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1ac:	552f0074 	strpl	r0, [pc, #-116]!	; 140 <.debug_str+0x140>
 1b0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1b4:	6972742f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, ip, sp, lr}^
 1b8:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
 1bc:	6c6c6f6e 	stclvs	15, cr6, [ip], #-440	; 0xfffffe48
 1c0:	2f6e616d 	svccs	0x006e616d
 1c4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 1c8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 1cc:	70532f73 	subsvc	r2, r3, r3, ror pc
 1d0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 1d4:	6175515f 	cmnvs	r5, pc, asr r1
 1d8:	72657472 	rsbvc	r7, r5, #1912602624	; 0x72000000
 1dc:	3230325f 	eorscc	r3, r0, #-268435451	; 0xf0000005
 1e0:	53432f32 	movtpl	r2, #16178	; 0x3f32
 1e4:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 1e8:	70732d58 	rsbsvc	r2, r3, r8, asr sp
 1ec:	2f323272 	svccs	0x00323272
 1f0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1f4:	6f6c0069 	svcvs	0x006c0069
 1f8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 200:	00746e69 	rsbseq	r6, r4, r9, ror #28
 204:	5f697072 	svcpl	0x00697072
 208:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 20c:	00726168 	rsbseq	r6, r2, r8, ror #2
 210:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 214:	6f687300 	svcvs	0x00687300
 218:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 21c:	7000746e 	andvc	r7, r0, lr, ror #8
 220:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 224:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 228:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 22c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 230:	00746e69 	rsbseq	r6, r4, r9, ror #28
 234:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 238:	63206465 			; <UNDEFINED> instruction: 0x63206465
 23c:	00726168 	rsbseq	r6, r2, r8, ror #2
 240:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 244:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 248:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 24c:	5f005f5f 	svcpl	0x00005f5f
 250:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 254:	74735f61 	ldrbtvc	r5, [r3], #-3937	; 0xfffff09f
 258:	5f747261 	svcpl	0x00747261
 25c:	5f5f005f 	svcpl	0x005f005f
 260:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 264:	6174735f 	cmnvs	r4, pc, asr r3
 268:	5f5f7472 	svcpl	0x005f7472
 26c:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 274 <.debug_str+0x274>
 270:	5f617461 	svcpl	0x00617461
 274:	5f646e65 	svcpl	0x00646e65
 278:	Address 0x0000000000000278 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <panic+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <panic+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <GET8>:
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <dummy+0x423fc>
  1c:	Address 0x000000000000001c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31, 0
   8:	e3500010 	cmp	r0, #16, 0
   c:	13a00000 	movne	r0, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31, 0
  20:	e3833010 	orr	r3, r3, #16, 0
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0, 0
  38:	1a00000a 	bne	68 <rpi_reboot+0x3c>
  3c:	ebfffffe 	bl	0 <reboot_callout>
  40:	ebfffffe 	bl	0 <uart_flush_tx>
  44:	e3a0000a 	mov	r0, #10, 0
  48:	ebfffffe 	bl	0 <delay_ms>
  4c:	e59f101c 	ldr	r1, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	e59f001c 	ldr	r0, [pc, #28]	; 74 <rpi_reboot+0x48>
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e59f1018 	ldr	r1, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	e59f0018 	ldr	r0, [pc, #24]	; 7c <rpi_reboot+0x50>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	eafffffe 	b	64 <rpi_reboot+0x38>
  68:	ebfffffe 	bl	18 <set_user_level>
  6c:	eafffff2 	b	3c <rpi_reboot+0x10>
  70:	5a000001 	bpl	7c <rpi_reboot+0x50>
  74:	20100024 	andscs	r0, r0, r4, lsr #32
  78:	5a000020 	bpl	100 <rpi_reboot+0xd4>
  7c:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000236 	andeq	r0, r0, r6, lsr r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000007e 	andeq	r0, r0, lr, ror r0
  10:	0001700c 	andeq	r7, r1, ip
  14:	0001dc00 	andeq	sp, r1, r0, lsl #24
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
  38:	76060104 	strvc	r0, [r6], -r4, lsl #2
  3c:	04000002 	streq	r0, [r0], #-2
  40:	02430502 	subeq	r0, r3, #8388608	; 0x800000
  44:	04040000 	streq	r0, [r4], #-0
  48:	00025f05 	andeq	r5, r2, r5, lsl #30
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	00000224 	andeq	r0, r0, r4, lsr #4
  54:	42080104 	andmi	r0, r8, #1
  58:	04000000 	streq	r0, [r0], #-0
  5c:	006b0702 	rsbeq	r0, fp, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00005907 	andeq	r5, r0, r7, lsl #18
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000001ac 	andeq	r0, r0, ip, lsr #3
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	00000232 	andeq	r0, r0, r2, lsr r2
  84:	8b0e1c02 	blhi	387094 <rpi_reboot+0x387068>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00023e08 	andeq	r3, r2, r8, lsl #28
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	4d070000 	stcmi	0, cr0, [r7, #-0]
  b4:	02000002 	andeq	r0, r0, #2, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00000b09 	andeq	r0, r0, r9, lsl #22
  c8:	110d0100 	mrsne	r0, (UNDEF: 29)
  cc:	00000031 	andeq	r0, r0, r1, lsr r0
  d0:	0000000a 	andeq	r0, r0, sl
  d4:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	00000054 	andeq	r0, r0, r4, asr r0
  e0:	01ae9c01 			; <UNDEFINED> instruction: 0x01ae9c01
  e4:	520b0000 	andpl	r0, fp, #0, 0
  e8:	01000002 	tsteq	r0, r2
  ec:	002c0f2c 	eoreq	r0, ip, ip, lsr #30
  f0:	00020000 	andeq	r0, r2, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	250b0000 	strcs	r0, [fp, #-0]
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	002c0f2d 	eoreq	r0, ip, sp, lsr #30
 104:	001c0000 	andseq	r0, ip, r0
 108:	001a0000 	andseq	r0, sl, r0
 10c:	850b0000 	strhi	r0, [fp, #-0]
 110:	01000001 	tsteq	r0, r1
 114:	002c0f2e 	eoreq	r0, ip, lr, lsr #30
 118:	00360000 	eorseq	r0, r6, r0
 11c:	00340000 	eorseq	r0, r4, r0
 120:	c30b0000 	movwgt	r0, #45056	; 0xb000
 124:	01000001 	tsteq	r0, r1
 128:	002c0f2f 	eoreq	r0, ip, pc, lsr #30
 12c:	004f0000 	subeq	r0, pc, r0
 130:	004d0000 	subeq	r0, sp, r0
 134:	340c0000 	strcc	r0, [ip], #-0
 138:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 13c:	0c000001 	stceq	0, cr0, [r0], {1}
 140:	00000040 	andeq	r0, r0, r0, asr #32
 144:	00000208 	andeq	r0, r0, r8, lsl #4
 148:	0000440c 	andeq	r4, r0, ip, lsl #8
 14c:	00021500 	andeq	r1, r2, r0, lsl #10
 150:	004c0d00 	subeq	r0, ip, r0, lsl #26
 154:	02210000 	eoreq	r0, r1, #0, 0
 158:	01640000 	cmneq	r4, r0
 15c:	010e0000 	mrseq	r0, (UNDEF: 14)
 160:	003a0150 	eorseq	r0, sl, r0, asr r1
 164:	0000580d 	andeq	r5, r0, sp, lsl #16
 168:	00022d00 	andeq	r2, r2, r0, lsl #26
 16c:	00018400 	andeq	r8, r1, r0, lsl #8
 170:	50010e00 	andpl	r0, r1, r0, lsl #28
 174:	00240c05 	eoreq	r0, r4, r5, lsl #24
 178:	010e2010 	tsteq	lr, r0, lsl r0
 17c:	010c0551 	tsteq	ip, r1, asr r5
 180:	005a0000 	subseq	r0, sl, r0
 184:	0000640d 	andeq	r6, r0, sp, lsl #8
 188:	00022d00 	andeq	r2, r2, r0, lsl #26
 18c:	0001a400 	andeq	sl, r1, r0, lsl #8
 190:	50010e00 	andpl	r0, r1, r0, lsl #28
 194:	001c0c05 	andseq	r0, ip, r5, lsl #24
 198:	010e2010 	tsteq	lr, r0, lsl r0
 19c:	200c0551 	andcs	r0, ip, r1, asr r5
 1a0:	005a0000 	subseq	r0, sl, r0
 1a4:	00006c0c 	andeq	r6, r0, ip, lsl #24
 1a8:	0001ae00 	andeq	sl, r1, r0, lsl #28
 1ac:	330f0000 	movwcc	r0, #61440	; 0xf000
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00180617 	andseq	r0, r8, r7, lsl r6
 1b8:	00140000 	andseq	r0, r4, r0
 1bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c0:	000001d9 	ldrdeq	r0, [r0], -r9
 1c4:	00025a0b 	andeq	r5, r2, fp, lsl #20
 1c8:	0e180100 	mufeqe	f0, f0, f0
 1cc:	00000031 	andeq	r0, r0, r1, lsr r0
 1d0:	0000006a 	andeq	r0, r0, sl, rrx
 1d4:	00000064 	andeq	r0, r0, r4, rrx
 1d8:	01911000 	orrseq	r1, r1, r0
 1dc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 1e0:	00002505 	andeq	r2, r0, r5, lsl #10
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00001800 	andeq	r1, r0, r0, lsl #16
 1ec:	089c0100 	ldmeq	ip, {r8}
 1f0:	0b000002 	bleq	200 <.debug_info+0x200>
 1f4:	0000025a 	andeq	r0, r0, sl, asr r2
 1f8:	310e0f01 	tstcc	lr, r1, lsl #30
 1fc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 200:	94000000 	strls	r0, [r0], #-0
 204:	00000000 	andeq	r0, r0, r0
 208:	00001611 	andeq	r1, r0, r1, lsl r6
 20c:	00001600 	andeq	r1, r0, r0, lsl #12
 210:	013b0200 	teqeq	fp, r0, lsl #4
 214:	02681206 	rsbeq	r1, r8, #1610612736	; 0x60000000
 218:	02680000 	rsbeq	r0, r8, #0, 0
 21c:	4d020000 	stcmi	0, cr0, [r2, #-0]
 220:	00501206 	subseq	r1, r0, r6, lsl #4
 224:	00500000 	subseq	r0, r0, r0
 228:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
 22c:	002d1206 	eoreq	r1, sp, r6, lsl #4
 230:	002d0000 	eoreq	r0, sp, r0
 234:	b2020000 	andlt	r0, r2, #0, 0
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <rpi_reboot+0x380c20>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reboot+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	11190187 	tstne	r9, r7, lsl #3
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	0300340b 	movweq	r3, #1035	; 0x40b
  90:	3b0b3a0e 	blcc	2ce8d0 <rpi_reboot+0x2ce8a4>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  9c:	00001742 	andeq	r1, r0, r2, asr #14
  a0:	0182890c 	orreq	r8, r2, ip, lsl #18
  a4:	31011100 	mrscc	r1, (UNDEF: 17)
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	01018289 	smlabbeq	r1, r9, r2, r8
  b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	01828a0e 	orreq	r8, r2, lr, lsl #20
  bc:	91180200 	tstls	r8, r0, lsl #4
  c0:	00001842 	andeq	r1, r0, r2, asr #16
  c4:	3f012e0f 	svccc	0x00012e0f
  c8:	3a0e0319 	bcc	380d34 <rpi_reboot+0x380d08>
  cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d0:	1119270b 	tstne	r9, fp, lsl #14
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <rpi_reboot+0x380d24>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	13011942 	movwne	r1, #6466	; 0x1942
  fc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 100:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 104:	030e6e19 	movweq	r6, #60953	; 0xee19
 108:	3b0b3a0e 	blcc	2ce948 <rpi_reboot+0x2ce91c>
 10c:	000b3905 	andeq	r3, fp, r5, lsl #18
 110:	002e1200 	eoreq	r1, lr, r0, lsl #4
 114:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 118:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 11c:	0b3b0b3a 	bleq	ec2e0c <rpi_reboot+0xec2de0>
 120:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	004c0001 	subeq	r0, ip, r1
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00060000 	andeq	r0, r6, r0
   c:	10001c0c 	andne	r1, r0, ip, lsl #24
  10:	00009f20 	andeq	r9, r0, r0, lsr #30
  14:	00000000 	andeq	r0, r0, r0
  18:	00020000 	andeq	r0, r2, r0
  1c:	0000004c 	andeq	r0, r0, ip, asr #32
  20:	00000068 	andeq	r0, r0, r8, rrx
  24:	240c0006 	strcs	r0, [ip], #-6
  28:	9f201000 	svcls	0x00201000
	...
  34:	004c0003 	subeq	r0, ip, r3
  38:	00680000 	rsbeq	r0, r8, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  48:	00000000 	andeq	r0, r0, r0
  4c:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
  50:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
  54:	03000000 	movweq	r0, #0
  58:	9f200800 	svcls	0x00200800
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00180000 	andseq	r0, r8, r0
  6c:	001c0000 	andseq	r0, ip, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	001c9f30 	andseq	r9, ip, r0, lsr pc
  78:	00200000 	eoreq	r0, r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00002453 	andeq	r2, r0, r3, asr r4
  84:	00002c00 	andeq	r2, r0, r0, lsl #24
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00000002 	andeq	r0, r0, r2
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000004 	andeq	r0, r0, r4
  a0:	9f300002 	svcls	0x00300002
  a4:	00000004 	andeq	r0, r0, r4
  a8:	00000008 	andeq	r0, r0, r8
  ac:	00500001 	subseq	r0, r0, r1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00840003 	addeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <rpi_reboot+0xfffffe58>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	6f626572 	svcvs	0x00626572
  7c:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  90:	00020500 	andeq	r0, r2, r0, lsl #10
  94:	03000000 	movweq	r0, #0
  98:	0505010d 	streq	r0, [r5, #-269]	; 0xfffffef3
  9c:	05311313 	ldreq	r1, [r1, #-787]!	; 0xfffffced
  a0:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  a4:	1b052f01 	blne	14bcb0 <rpi_reboot+0x14bc84>
  a8:	05058506 	streq	r8, [r5, #-1286]	; 0xfffffafa
  ac:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  b0:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
  b4:	2e0e0501 	cfsh32cs	mvfx0, mvfx14, #1
  b8:	2f060505 	svccs	0x00060505
  bc:	2f060105 	svccs	0x00060105
  c0:	30061705 	andcc	r1, r6, r5, lsl #14
  c4:	052f0505 	streq	r0, [pc, #-1285]!	; fffffbc7 <rpi_reboot+0xfffffb9b>
  c8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  cc:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
  d0:	2f305006 	svccs	0x00305006
  d4:	1313134d 	tstne	r3, #872415233	; 0x34000001
  d8:	02006715 	andeq	r6, r0, #5505024	; 0x540000
  dc:	05670104 	strbeq	r0, [r7, #-260]!	; 0xfffffefc
  e0:	0402000d 	streq	r0, [r2], #-13
  e4:	0a050101 	beq	1404f0 <rpi_reboot+0x1404c4>
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	03090501 	movweq	r0, #38145	; 0x9501
  f0:	0c022e6d 	stceq	14, cr2, [r2], {109}	; 0x6d
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	6572006c 	ldrbvs	r0, [r2, #-108]!	; 0xffffff94
  18:	746f6f62 	strbtvc	r6, [pc], #-3938	; 20 <.debug_str+0x20>
  1c:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  20:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  24:	5f4d5000 	svcpl	0x004d5000
  28:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  2c:	54555000 	ldrbpl	r5, [r5], #-0
  30:	73003233 	movwvc	r3, #563	; 0x233
  34:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbd7 <rpi_reboot+0xfffffbab>
  38:	5f726573 	svcpl	0x00726573
  3c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  40:	6e75006c 	cdpvs	0, 7, cr0, cr5, cr12, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	63206465 			; <UNDEFINED> instruction: 0x63206465
  4c:	00726168 	rsbseq	r6, r2, r8, ror #2
  50:	616c6564 	cmnvs	ip, r4, ror #10
  54:	736d5f79 	cmnvc	sp, #484	; 0x1e4
  58:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	7300746e 	movwvc	r7, #1134	; 0x46e
  6c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  70:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  80:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  84:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  88:	20312e32 	eorscs	r2, r1, r2, lsr lr
  8c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  90:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  94:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  98:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  9c:	5b202965 	blpl	80a638 <rpi_reboot+0x80a60c>
  a0:	2f4d5241 	svccs	0x004d5241
  a4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  a8:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  ac:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  b0:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  b4:	6f697369 	svcvs	0x00697369
  b8:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  bc:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  c0:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  c4:	616f6c66 	cmnvs	pc, r6, ror #24
  c8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  cc:	61683d69 	cmnvs	r8, r9, ror #26
  d0:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  d4:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  d8:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  dc:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  e0:	613d7570 	teqvs	sp, r0, ror r5
  e4:	31316d72 	teqcc	r1, r2, ror sp
  e8:	7a6a3637 	bvc	1a8d9cc <rpi_reboot+0x1a8d9a0>
  ec:	20732d66 	rsbscs	r2, r3, r6, ror #26
  f0:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  f4:	613d656e 	teqvs	sp, lr, ror #10
  f8:	31316d72 	teqcc	r1, r2, ror sp
  fc:	7a6a3637 	bvc	1a8d9e0 <rpi_reboot+0x1a8d9b4>
 100:	20732d66 	rsbscs	r2, r3, r6, ror #26
 104:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 108:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 10c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 110:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 114:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 118:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 11c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 120:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 124:	616d2d20 	cmnvs	sp, r0, lsr #26
 128:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 12c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 130:	2b7a6b36 	blcs	1e9ae10 <rpi_reboot+0x1e9ade4>
 134:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 138:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 13c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 140:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 144:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 148:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 14c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 150:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 154:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 158:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 15c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 160:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 164:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 168:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 16c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 170:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 174:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 178:	2f637273 	svccs	0x00637273
 17c:	6f626572 	svcvs	0x00626572
 180:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
 184:	5f4d5000 	svcpl	0x004d5000
 188:	53534150 	cmppl	r3, #20
 18c:	44524f57 	ldrbmi	r4, [r2], #-3927	; 0xfffff0a9
 190:	5f746100 	svcpl	0x00746100
 194:	72657375 	rsbvc	r7, r5, #-738197503	; 0xd4000001
 198:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 19c:	75006c65 	strvc	r6, [r0, #-3173]	; 0xfffff39b
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1b4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 1b8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1bc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1c0:	5000746e 	andpl	r7, r0, lr, ror #8
 1c4:	53525f4d 	cmppl	r2, #308	; 0x134
 1c8:	575f4354 			; <UNDEFINED> instruction: 0x575f4354
 1cc:	47464352 	smlsldmi	r4, r6, r2, r3
 1d0:	4c55465f 	mrrcmi	6, 5, r4, r5, cr15
 1d4:	45525f4c 	ldrbmi	r5, [r2, #-3916]	; 0xfffff0b4
 1d8:	00544553 	subseq	r4, r4, r3, asr r5
 1dc:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1e0:	742f7372 	strtvc	r7, [pc], #-882	; 1e8 <.debug_str+0x1e8>
 1e4:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
 1e8:	6f6e6e65 	svcvs	0x006e6e65
 1ec:	616d6c6c 	cmnvs	sp, ip, ror #24
 1f0:	6f442f6e 	svcvs	0x00442f6e
 1f4:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 1f8:	2f73746e 	svccs	0x0073746e
 1fc:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
 200:	515f676e 	cmppl	pc, lr, ror #14
 204:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 208:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
 20c:	2f323230 	svccs	0x00323230
 210:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 214:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
 218:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
 21c:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
 220:	00697062 	rsbeq	r7, r9, r2, rrx
 224:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 228:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 22c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 230:	70720074 	rsbsvc	r0, r2, r4, ror r0
 234:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 238:	61686374 	smcvs	34356	; 0x8634
 23c:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 240:	73007261 	movwvc	r7, #609	; 0x261
 244:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 248:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 24c:	74757000 	ldrbtvc	r7, [r5], #-0
 250:	4d50006b 	ldclmi	0, cr0, [r0, #-428]	; 0xfffffe54
 254:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 258:	70630043 	rsbvc	r0, r3, r3, asr #32
 25c:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
 260:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 264:	00746e69 	rsbseq	r6, r4, r9, ror #28
 268:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 26c:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 270:	745f6873 	ldrbvc	r6, [pc], #-2163	; 278 <.debug_str+0x278>
 274:	69730078 	ldmdbvs	r3!, {r3, r4, r5, r6}^
 278:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 27c:	61686320 	cmnvs	r8, r0, lsr #6
 280:	Address 0x0000000000000280 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reboot+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_reboot+0x423f8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd01c 	sub	sp, sp, #28, 0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <timer_check_offsets+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e28dd01c 	add	sp, sp, #28, 0
  14:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  18:	0000010c 	andeq	r0, r0, ip, lsl #2

0000001c <timer_interrupt_init>:
  1c:	e92d4010 	push	{r4, lr}
  20:	e1a04000 	mov	r4, r0
  24:	ebfffff5 	bl	0 <timer_check_offsets>
  28:	e3a01001 	mov	r1, #1, 0
  2c:	e59f001c 	ldr	r0, [pc, #28]	; 50 <timer_interrupt_init+0x34>
  30:	ebfffffe 	bl	0 <PUT32>
  34:	e1a01004 	mov	r1, r4
  38:	e59f0014 	ldr	r0, [pc, #20]	; 54 <timer_interrupt_init+0x38>
  3c:	ebfffffe 	bl	0 <PUT32>
  40:	e3a010a2 	mov	r1, #162, 0	; 0xa2
  44:	e59f000c 	ldr	r0, [pc, #12]	; 58 <timer_interrupt_init+0x3c>
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd8010 	pop	{r4, pc}
  50:	2000b218 	andcs	fp, r0, r8, lsl r2
  54:	2000b400 	andcs	fp, r0, r0, lsl #8
  58:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  10:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  14:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  18:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  1c:	00000063 	andeq	r0, r0, r3, rrx
  20:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  24:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  28:	3a73253a 	bcc	1cc9518 <timer_interrupt_init+0x1cc94fc>
  2c:	6f3a6425 	svcvs	0x003a6425
  30:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  34:	72772074 	rsbsvc	r2, r7, #116, 0	; 0x74
  38:	3a676e6f 	bcc	19db9fc <timer_interrupt_init+0x19db9e0>
  3c:	70786520 	rsbsvc	r6, r8, r0, lsr #10
  40:	20746365 	rsbscs	r6, r4, r5, ror #6
  44:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
  48:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
  4c:	73252078 			; <UNDEFINED> instruction: 0x73252078
  50:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
  54:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
  58:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
  5c:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
  60:	0a0a5d64 	beq	2975f8 <timer_interrupt_init+0x2975dc>
  64:	00000000 	andeq	r0, r0, r0
  68:	5f657375 	svcpl	0x00657375
  6c:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  70:	6f635f74 	svcvs	0x00635f74
  74:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
  78:	00000072 	andeq	r0, r0, r2, ror r0
  7c:	73657270 	cmnvc	r5, #112, 4
  80:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  84:	00000072 	andeq	r0, r0, r2, ror r0
  88:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  8c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  90:	3a73253a 	bcc	1cc9580 <timer_interrupt_init+0x1cc9564>
  94:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  98:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  9c:	6f727720 	svcvs	0x00727720
  a0:	203a676e 	eorscs	r6, sl, lr, ror #14
  a4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
  a8:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
  ac:	6f672078 	svcvs	0x00672078
  b0:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
  b4:	20732520 	rsbscs	r2, r3, r0, lsr #10
  b8:	66666f5b 	uqsaxvs	r6, r6, fp
  bc:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
  c0:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  c4:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
  c8:	000a0a5d 	andeq	r0, sl, sp, asr sl
  cc:	5f746e69 	svcpl	0x00746e69
  d0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  d4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  d8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  dc:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
  e0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  e4:	00000064 	andeq	r0, r0, r4, rrx
  e8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ec:	5f726574 	svcpl	0x00726574
  f0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  f4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  f8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  fc:	5f726574 	svcpl	0x00726574
 100:	73657270 	cmnvc	r5, #112, 4
 104:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 108:	00000072 	andeq	r0, r0, r2, ror r0
 10c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 110:	20737465 	rsbscs	r7, r3, r5, ror #8
 114:	63656863 	cmnvs	r5, #6488064	; 0x630000
 118:	2064656b 	rsbcs	r6, r4, fp, ror #10
 11c:	2174756f 	cmncs	r4, pc, ror #10
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5394>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	5f6b6365 	svcpl	0x006b6365
   c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  10:	00737465 	rsbseq	r7, r3, r5, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000558 	andeq	r0, r0, r8, asr r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000016d 	andeq	r0, r0, sp, ror #2
  10:	0000230c 	andeq	r2, r0, ip, lsl #6
  14:	0000f700 	andeq	pc, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ea070403 	b	1c1014 <timer_interrupt_init+0x1c0ff8>
  30:	03000002 	movweq	r0, #2
  34:	02b10601 	adcseq	r0, r1, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00005f05 	andeq	r5, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000013f 	andeq	r0, r0, pc, lsr r1
  48:	e9050803 	stmdb	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	02900801 	addseq	r0, r0, #65536	; 0x10000
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00030107 	andeq	r0, r3, r7, lsl #2
  5c:	02dc0400 	sbcseq	r0, ip, #0, 8
  60:	34040000 	strcc	r0, [r4], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000372 	andeq	r0, r0, r2, ror r3
  70:	c5070803 	strgt	r0, [r7, #-2051]	; 0xfffff7fd
  74:	05000002 	streq	r0, [r0, #-2]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	7b070000 	blvc	1c0008 <timer_interrupt_init+0x1bffec>
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	0000033a 	andeq	r0, r0, sl, lsr r3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	02e50700 	rsceq	r0, r5, #0, 14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	091e0304 	ldmdbeq	lr, {r2, r8, r9}
  d0:	00000135 	andeq	r0, r0, r5, lsr r1
  d4:	00015b0b 	andeq	r5, r1, fp, lsl #22
  d8:	0f210300 	svceq	0x00210300
  dc:	0000005d 	andeq	r0, r0, sp, asr r0
  e0:	001e0104 	andseq	r0, lr, r4, lsl #2
  e4:	0002f70b 	andeq	pc, r2, fp, lsl #14
  e8:	0f220300 	svceq	0x00220300
  ec:	0000005d 	andeq	r0, r0, sp, asr r0
  f0:	001c0204 	andseq	r0, ip, r4, lsl #4
  f4:	0003b80b 	andeq	fp, r3, fp, lsl #16
  f8:	0f270300 	svceq	0x00270300
  fc:	0000005d 	andeq	r0, r0, sp, asr r0
 100:	001a0104 	andseq	r0, sl, r4, lsl #2
 104:	0003960b 	andeq	r9, r3, fp, lsl #12
 108:	0f290300 	svceq	0x00290300
 10c:	0000005d 	andeq	r0, r0, sp, asr r0
 110:	00180104 	andseq	r0, r8, r4, lsl #2
 114:	0000a80b 	andeq	sl, r0, fp, lsl #16
 118:	0f2b0300 	svceq	0x002b0300
 11c:	0000005d 	andeq	r0, r0, sp, asr r0
 120:	00160104 	andseq	r0, r6, r4, lsl #2
 124:	0000690b 	andeq	r6, r0, fp, lsl #18
 128:	0f2d0300 	svceq	0x002d0300
 12c:	0000005d 	andeq	r0, r0, sp, asr r0
 130:	00090704 	andeq	r0, r9, r4, lsl #14
 134:	03250400 			; <UNDEFINED> instruction: 0x03250400
 138:	2f030000 	svccs	0x00030000
 13c:	0000cb03 	andeq	ip, r0, r3, lsl #22
 140:	04070c00 	streq	r0, [r7], #-3072	; 0xfffff400
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	aa0e3303 	bge	38cd5c <timer_interrupt_init+0x38cd40>
 14c:	0d000001 	stceq	0, cr0, [r0, #-4]
 150:	00000041 	andeq	r0, r0, r1, asr #32
 154:	2000b400 	andcs	fp, r0, r0, lsl #8
 158:	0000990d 	andeq	r9, r0, sp, lsl #18
 15c:	00b40000 	adcseq	r0, r4, r0
 160:	02800d20 	addeq	r0, r0, #32, 26	; 0x800
 164:	b4040000 	strlt	r0, [r4], #-0
 168:	090d2000 	stmdbeq	sp, {sp}
 16c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 170:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 174:	0000025f 	andeq	r0, r0, pc, asr r2
 178:	2000b40c 	andcs	fp, r0, ip, lsl #8
 17c:	0003c40d 	andeq	ip, r3, sp, lsl #8
 180:	00b41000 	adcseq	r1, r4, r0
 184:	040a0d20 	streq	r0, [sl], #-3360	; 0xfffff2e0
 188:	b4140000 	ldrlt	r0, [r4], #-0
 18c:	140d2000 	strne	r2, [sp], #-0
 190:	18000003 	stmdane	r0, {r0, r1}
 194:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 198:	000003d5 	ldrdeq	r0, [r0], -r5
 19c:	2000b41c 	andcs	fp, r0, ip, lsl r4
 1a0:	0003460d 	andeq	r4, r3, sp, lsl #12
 1a4:	00b42000 	adcseq	r2, r4, r0
 1a8:	070c0020 	streq	r0, [ip, -r0, lsr #32]
 1ac:	00002c04 	andeq	r2, r0, r4, lsl #24
 1b0:	06140500 	ldreq	r0, [r4], -r0, lsl #10
 1b4:	0000021c 	andeq	r0, r0, ip, lsl r2
 1b8:	0000000d 	andeq	r0, r0, sp
 1bc:	00b20000 	adcseq	r0, r2, r0
 1c0:	03f80d20 	mvnseq	r0, #32, 26	; 0x800
 1c4:	b2000000 	andlt	r0, r0, #0, 0
 1c8:	ea0d2000 	b	348008 <timer_interrupt_init+0x347fec>
 1cc:	04000003 	streq	r0, [r0], #-3
 1d0:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1d4:	000000cd 	andeq	r0, r0, sp, asr #1
 1d8:	2000b208 	andcs	fp, r0, r8, lsl #4
 1dc:	00008d0d 	andeq	r8, r0, sp, lsl #26
 1e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
 1e4:	00db0d20 	sbcseq	r0, fp, r0, lsr #26
 1e8:	b2100000 	andslt	r0, r0, #0, 0
 1ec:	720d2000 	andvc	r2, sp, #0, 0
 1f0:	14000002 	strne	r0, [r0], #-2
 1f4:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1f8:	00000384 	andeq	r0, r0, r4, lsl #7
 1fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 200:	0003630d 	andeq	r6, r3, sp, lsl #6
 204:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 208:	00500d20 	subseq	r0, r0, r0, lsr #26
 20c:	b2200000 	eorlt	r0, r0, #0, 0
 210:	9e0d2000 	cdpls	0, 0, cr2, cr13, cr0, {0}
 214:	24000002 	strcs	r0, [r0], #-2
 218:	002000b2 	strhteq	r0, [r0], -r2
 21c:	0003a40e 	andeq	sl, r3, lr, lsl #8
 220:	0d3f0100 	ldfeqs	f0, [pc, #-0]	; 228 <.debug_info+0x228>
 224:	00000000 	andeq	r0, r0, r0
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	04a89c01 	strteq	r9, [r8], #3073	; 0xc01
 230:	4e0f0000 	cdpmi	0, 0, cr0, cr15, cr0, {0}
 234:	b8000001 	stmdalt	r0, {r0}
 238:	05000004 	streq	r0, [r0, #-4]
 23c:	00000003 	andeq	r0, r0, r3
 240:	00081000 	andeq	r1, r8, r0
 244:	00000000 	andeq	r0, r0, r0
 248:	02a10000 	adceq	r0, r1, #0, 0
 24c:	5f110000 	svcpl	0x00110000
 250:	01040075 	tsteq	r4, r5, ror r0
 254:	026f0543 	rsbeq	r0, pc, #281018368	; 0x10c00000
 258:	73120000 	tstvc	r2, #0, 0
 25c:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 260:	00000135 	andeq	r0, r0, r5, lsr r1
 264:	01007512 	tsteq	r0, r2, lsl r5
 268:	002c0543 	eoreq	r0, ip, r3, asr #10
 26c:	13000000 	movwne	r0, #0
 270:	43010078 	movwmi	r0, #4216	; 0x1078
 274:	00024e05 	andeq	r4, r2, r5, lsl #28
 278:	78651400 	stmdavc	r5!, {sl, ip}^
 27c:	43010070 	movwmi	r0, #4208	; 0x1070
 280:	00002c05 	andeq	r2, r0, r5, lsl #24
 284:	48150200 	ldmdami	r5, {r9}
 288:	01000001 	tsteq	r0, r1
 28c:	002c0543 	eoreq	r0, ip, r3, asr #10
 290:	151f0000 	ldrne	r0, [pc, #-0]	; 298 <.debug_info+0x298>
 294:	0000001b 	andeq	r0, r0, fp, lsl r0
 298:	2c054301 	stccs	3, cr4, [r5], {1}
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	00081000 	andeq	r1, r8, r0
 2a4:	00000000 	andeq	r0, r0, r0
 2a8:	030a0000 	movweq	r0, #40960	; 0xa000
 2ac:	5f110000 	svcpl	0x00110000
 2b0:	01040075 	tsteq	r4, r5, ror r0
 2b4:	02cf0544 	sbceq	r0, pc, #68, 10	; 0x11000000
 2b8:	73120000 	tstvc	r2, #0, 0
 2bc:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 2c0:	00000135 	andeq	r0, r0, r5, lsr r1
 2c4:	01007512 	tsteq	r0, r2, lsl r5
 2c8:	002c0544 	eoreq	r0, ip, r4, asr #10
 2cc:	16000000 	strne	r0, [r0], -r0
 2d0:	44010078 	strmi	r0, [r1], #-120	; 0xffffff88
 2d4:	0002ae05 	andeq	sl, r2, r5, lsl #28
 2d8:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
 2dc:	00707865 	rsbseq	r7, r0, r5, ror #16
 2e0:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2e4:	04000000 	streq	r0, [r0], #-0
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	15000000 	strne	r0, [r0, #-0]
 2f0:	00000148 	andeq	r0, r0, r8, asr #2
 2f4:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2f8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 2fc:	00001b15 	andeq	r1, r0, r5, lsl fp
 300:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 304:	0000002c 	andeq	r0, r0, ip, lsr #32
 308:	08100003 	ldmdaeq	r0, {r0, r1}
 30c:	00000000 	andeq	r0, r0, r0
 310:	6a000000 	bvs	318 <.debug_info+0x318>
 314:	11000003 	tstne	r0, r3
 318:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 31c:	38054501 	stmdacc	r5, {r0, r8, sl, lr}
 320:	12000003 	andne	r0, r0, #3, 0
 324:	45010073 	strmi	r0, [r1, #-115]	; 0xffffff8d
 328:	00013505 	andeq	r3, r1, r5, lsl #10
 32c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 330:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 334:	00000000 	andeq	r0, r0, r0
 338:	01007813 	tsteq	r0, r3, lsl r8
 33c:	03170545 	tsteq	r7, #289406976	; 0x11400000
 340:	65140000 	ldrvs	r0, [r4, #-0]
 344:	01007078 	tsteq	r0, r8, ror r0
 348:	002c0545 	eoreq	r0, ip, r5, asr #10
 34c:	15200000 	strne	r0, [r0, #-0]!
 350:	00000148 	andeq	r0, r0, r8, asr #2
 354:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 358:	1f000000 	svcne	0x00000000
 35c:	00001b15 	andeq	r1, r0, r5, lsl fp
 360:	05450100 	strbeq	r0, [r5, #-256]	; 0xffffff00
 364:	0000002c 	andeq	r0, r0, ip, lsr #32
 368:	08100001 	ldmdaeq	r0, {r0}
 36c:	00000000 	andeq	r0, r0, r0
 370:	ca000000 	bgt	378 <.debug_info+0x378>
 374:	11000003 	tstne	r0, r3
 378:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 37c:	98054601 	stmdals	r5, {r0, r9, sl, lr}
 380:	12000003 	andne	r0, r0, #3, 0
 384:	46010073 			; <UNDEFINED> instruction: 0x46010073
 388:	00013505 	andeq	r3, r1, r5, lsl #10
 38c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 390:	2c054601 	stccs	6, cr4, [r5], {1}
 394:	00000000 	andeq	r0, r0, r0
 398:	01007813 	tsteq	r0, r3, lsl r8
 39c:	03770546 	cmneq	r7, #293601280	; 0x11800000
 3a0:	65140000 	ldrvs	r0, [r4, #-0]
 3a4:	01007078 	tsteq	r0, r8, ror r0
 3a8:	002c0546 	eoreq	r0, ip, r6, asr #10
 3ac:	15800000 	strne	r0, [r0]
 3b0:	00000148 	andeq	r0, r0, r8, asr #2
 3b4:	2c054601 	stccs	6, cr4, [r5], {1}
 3b8:	1f000000 	svcne	0x00000000
 3bc:	00001b15 	andeq	r1, r0, r5, lsl fp
 3c0:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 3c4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3c8:	08100001 	ldmdaeq	r0, {r0}
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	2b000000 	blcs	3d8 <.debug_info+0x3d8>
 3d4:	11000004 	tstne	r0, r4
 3d8:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 3dc:	f8054701 			; <UNDEFINED> instruction: 0xf8054701
 3e0:	12000003 	andne	r0, r0, #3, 0
 3e4:	47010073 	smlsdxmi	r1, r3, r0, r0
 3e8:	00013505 	andeq	r3, r1, r5, lsl #10
 3ec:	00751200 	rsbseq	r1, r5, r0, lsl #4
 3f0:	2c054701 	stccs	7, cr4, [r5], {1}
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	01007813 	tsteq	r0, r3, lsl r8
 3fc:	03d70547 	bicseq	r0, r7, #297795584	; 0x11c00000
 400:	65180000 	ldrvs	r0, [r8, #-0]
 404:	01007078 	tsteq	r0, r8, ror r0
 408:	002c0547 	eoreq	r0, ip, r7, asr #10
 40c:	02000000 	andeq	r0, r0, #0, 0
 410:	00014815 	andeq	r4, r1, r5, lsl r8
 414:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 418:	0000002c 	andeq	r0, r0, ip, lsr #32
 41c:	001b151f 	andseq	r1, fp, pc, lsl r5
 420:	47010000 	strmi	r0, [r1, -r0]
 424:	00002c05 	andeq	r2, r0, r5, lsl #24
 428:	10000100 	andne	r0, r0, r0, lsl #2
 42c:	00000008 	andeq	r0, r0, r8
 430:	00000000 	andeq	r0, r0, r0
 434:	00000494 	muleq	r0, r4, r4
 438:	00755f11 	rsbseq	r5, r5, r1, lsl pc
 43c:	05480104 	strbeq	r0, [r8, #-260]	; 0xfffffefc
 440:	00000459 	andeq	r0, r0, r9, asr r4
 444:	01007312 	tsteq	r0, r2, lsl r3
 448:	01350548 	teqeq	r5, r8, asr #10
 44c:	75120000 	ldrvc	r0, [r2, #-0]
 450:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 454:	0000002c 	andeq	r0, r0, ip, lsr #32
 458:	00781600 	rsbseq	r1, r8, r0, lsl #12
 45c:	38054801 	stmdacc	r5, {r0, fp, lr}
 460:	01000004 	tsteq	r0, r4
 464:	78651753 	stmdavc	r5!, {r0, r1, r4, r6, r8, r9, sl, ip}^
 468:	48010070 	stmdami	r1, {r4, r5, r6}
 46c:	00002c05 	andeq	r2, r0, r5, lsl #24
 470:	00002800 	andeq	r2, r0, r0, lsl #16
 474:	00002400 	andeq	r2, r0, r0, lsl #8
 478:	01481500 	cmpeq	r8, r0, lsl #10
 47c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 480:	00002c05 	andeq	r2, r0, r5, lsl #24
 484:	1b151900 	blne	546408 <timer_interrupt_init+0x5463ec>
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	002c0548 	eoreq	r0, ip, r8, asr #10
 490:	007f0000 	rsbseq	r0, pc, r0
 494:	00001019 	andeq	r1, r0, r9, lsl r0
 498:	00054300 	andeq	r4, r5, r0, lsl #6
 49c:	50011a00 	andpl	r1, r1, r0, lsl #20
 4a0:	010c0305 	tsteq	ip, r5, lsl #6
 4a4:	00000000 	andeq	r0, r0, r0
 4a8:	0000b41b 	andeq	fp, r0, fp, lsl r4
 4ac:	0004b800 	andeq	fp, r4, r0, lsl #16
 4b0:	002c1c00 	eoreq	r1, ip, r0, lsl #24
 4b4:	00130000 	andseq	r0, r3, r0
 4b8:	0004a809 	andeq	sl, r4, r9, lsl #16
 4bc:	00b81d00 	adcseq	r1, r8, r0, lsl #26
 4c0:	11010000 	mrsne	r0, (UNDEF: 1)
 4c4:	00001c06 	andeq	r1, r0, r6, lsl #24
 4c8:	00004000 	andeq	r4, r0, r0
 4cc:	439c0100 	orrsmi	r0, ip, #0
 4d0:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
 4d4:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
 4d8:	2c241101 	stfcss	f1, [r4], #-4
 4dc:	51000000 	mrspl	r0, (UNDEF: 0)
 4e0:	4d000000 	stcmi	0, cr0, [r0, #-0]
 4e4:	1f000000 	svcne	0x00000000
 4e8:	00000028 	andeq	r0, r0, r8, lsr #32
 4ec:	0000021c 	andeq	r0, r0, ip, lsl r2
 4f0:	00003420 	andeq	r3, r0, r0, lsr #8
 4f4:	00054f00 	andeq	r4, r5, r0, lsl #30
 4f8:	00050c00 	andeq	r0, r5, r0, lsl #24
 4fc:	50011a00 	andpl	r1, r1, r0, lsl #20
 500:	b2180c05 	andslt	r0, r8, #1280	; 0x500
 504:	011a2000 	tsteq	sl, r0
 508:	00310151 	eorseq	r0, r1, r1, asr r1
 50c:	00004020 	andeq	r4, r0, r0, lsr #32
 510:	00054f00 	andeq	r4, r5, r0, lsl #30
 514:	00052900 	andeq	r2, r5, r0, lsl #18
 518:	50011a00 	andpl	r1, r1, r0, lsl #20
 51c:	b4000c05 	strlt	r0, [r0], #-3077	; 0xfffff3fb
 520:	011a2000 	tsteq	sl, r0
 524:	00740251 	rsbseq	r0, r4, r1, asr r2
 528:	004c1900 	subeq	r1, ip, r0, lsl #18
 52c:	054f0000 	strbeq	r0, [pc, #-0]	; 534 <.debug_info+0x534>
 530:	011a0000 	tsteq	sl, r0
 534:	080c0550 	stmdaeq	ip, {r4, r6, r8, sl}
 538:	1a2000b4 	bne	800810 <timer_interrupt_init+0x8007f4>
 53c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
 540:	210000a2 	smlatbcs	r0, r2, r0, r0
 544:	0000033f 	andeq	r0, r0, pc, lsr r3
 548:	0000033f 	andeq	r0, r0, pc, lsr r3
 54c:	21062802 	tstcs	r6, r2, lsl #16
 550:	00000087 	andeq	r0, r0, r7, lsl #1
 554:	00000087 	andeq	r0, r0, r7, lsl #1
 558:	0006b202 	andeq	fp, r6, r2, lsl #4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <timer_interrupt_init+0x2c0090>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <timer_interrupt_init+0xe83824>
  30:	0b390b3b 	bleq	e42d24 <timer_interrupt_init+0xe42d08>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <timer_interrupt_init+0x380c38>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b3a0b0b 	bleq	e82ca4 <timer_interrupt_init+0xe82c88>
  74:	0b390b3b 	bleq	e42d68 <timer_interrupt_init+0xe42d4c>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3b0b3a0e 	blcc	2ce8c0 <timer_interrupt_init+0x2ce8a4>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  8c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0b3e0104 	bleq	f804ac <timer_interrupt_init+0xf80490>
  98:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  9c:	0b3b0b3a 	bleq	ec2d8c <timer_interrupt_init+0xec2d70>
  a0:	13010b39 	movwne	r0, #6969	; 0x1b39
  a4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
  a8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  ac:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
  b0:	0e03012e 	adfeqsp	f0, f3, #0.5
  b4:	0b3b0b3a 	bleq	ec2da4 <timer_interrupt_init+0xec2d88>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  cc:	13490e03 	movtne	r0, #40451	; 0x9e03
  d0:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  d4:	0b100000 	bleq	4000dc <timer_interrupt_init+0x4000c0>
  d8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  dc:	00130106 	andseq	r0, r3, r6, lsl #2
  e0:	01171100 	tsteq	r7, r0, lsl #2
  e4:	0b0b0803 	bleq	2c20f8 <timer_interrupt_init+0x2c20dc>
  e8:	0b3b0b3a 	bleq	ec2dd8 <timer_interrupt_init+0xec2dbc>
  ec:	13010b39 	movwne	r0, #6969	; 0x1b39
  f0:	0d120000 	ldceq	0, cr0, [r2, #-0]
  f4:	3a080300 	bcc	200cfc <timer_interrupt_init+0x200ce0>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	0013490b 	andseq	r4, r3, fp, lsl #18
 100:	00341300 	eorseq	r1, r4, r0, lsl #6
 104:	0b3a0803 	bleq	e82118 <timer_interrupt_init+0xe820fc>
 108:	0b390b3b 	bleq	e42dfc <timer_interrupt_init+0xe42de0>
 10c:	00001349 	andeq	r1, r0, r9, asr #6
 110:	03003414 	movweq	r3, #1044	; 0x414
 114:	3b0b3a08 	blcc	2ce93c <timer_interrupt_init+0x2ce920>
 118:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 11c:	000b1c13 	andeq	r1, fp, r3, lsl ip
 120:	00341500 	eorseq	r1, r4, r0, lsl #10
 124:	0b3a0e03 	bleq	e83938 <timer_interrupt_init+0xe8391c>
 128:	0b390b3b 	bleq	e42e1c <timer_interrupt_init+0xe42e00>
 12c:	0b1c1349 	bleq	704e58 <timer_interrupt_init+0x704e3c>
 130:	34160000 	ldrcc	r0, [r6], #-0
 134:	3a080300 	bcc	200d3c <timer_interrupt_init+0x200d20>
 138:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 13c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 140:	17000018 	smladne	r0, r8, r0, r0
 144:	08030034 	stmdaeq	r3, {r2, r4, r5}
 148:	0b3b0b3a 	bleq	ec2e38 <timer_interrupt_init+0xec2e1c>
 14c:	13490b39 	movtne	r0, #39737	; 0x9b39
 150:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 154:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 158:	08030034 	stmdaeq	r3, {r2, r4, r5}
 15c:	0b3b0b3a 	bleq	ec2e4c <timer_interrupt_init+0xec2e30>
 160:	13490b39 	movtne	r0, #39737	; 0x9b39
 164:	0000051c 	andeq	r0, r0, ip, lsl r5
 168:	01828919 	orreq	r8, r2, r9, lsl r9
 16c:	31011101 	tstcc	r1, r1, lsl #2
 170:	1a000013 	bne	1c4 <.debug_abbrev+0x1c4>
 174:	0001828a 	andeq	r8, r1, sl, lsl #5
 178:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 17c:	1b000018 	blne	1e4 <.debug_abbrev+0x1e4>
 180:	13490101 	movtne	r0, #37121	; 0x9101
 184:	00001301 	andeq	r1, r0, r1, lsl #6
 188:	4900211c 	stmdbmi	r0, {r2, r3, r4, r8, sp}
 18c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 190:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
 194:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 198:	0b3b0b3a 	bleq	ec2e88 <timer_interrupt_init+0xec2e6c>
 19c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1a8:	00130119 	andseq	r0, r3, r9, lsl r1
 1ac:	00051e00 	andeq	r1, r5, r0, lsl #28
 1b0:	0b3a0e03 	bleq	e839c4 <timer_interrupt_init+0xe839a8>
 1b4:	0b390b3b 	bleq	e42ea8 <timer_interrupt_init+0xe42e8c>
 1b8:	17021349 	strne	r1, [r2, -r9, asr #6]
 1bc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1c0:	82891f00 	addhi	r1, r9, #0, 30
 1c4:	01110001 	tsteq	r1, r1
 1c8:	00001331 	andeq	r1, r0, r1, lsr r3
 1cc:	01828920 	orreq	r8, r2, r0, lsr #18
 1d0:	31011101 	tstcc	r1, r1, lsl #2
 1d4:	00130113 	andseq	r0, r3, r3, lsl r1
 1d8:	002e2100 	eoreq	r2, lr, r0, lsl #2
 1dc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1e0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1e4:	0b3b0b3a 	bleq	ec2ed4 <timer_interrupt_init+0xec2eb8>
 1e8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00202017 	eoreq	r2, r0, r7, lsl r0
   4:	00000008 	andeq	r0, r0, r8
   8:	00000008 	andeq	r0, r0, r8
   c:	9f340002 	svcls	0x00340002
  10:	00000008 	andeq	r0, r0, r8
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
  18:	9f3c0002 	svcls	0x003c0002
	...
  24:	00707067 	rsbseq	r7, r0, r7, rrx
  28:	00000008 	andeq	r0, r0, r8
  2c:	00000008 	andeq	r0, r0, r8
  30:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
  34:	00089f24 	andeq	r9, r8, r4, lsr #30
  38:	001c0000 	andseq	r0, ip, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	243ffe08 	ldrtcs	pc, [pc], #-3592	; 48 <.debug_loc+0x48>	; <UNPREDICTABLE>
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  50:	00001c00 	andeq	r1, r0, r0, lsl #24
  54:	00002700 	andeq	r2, r0, r0, lsl #14
  58:	50000100 	andpl	r0, r0, r0, lsl #2
  5c:	00000027 	andeq	r0, r0, r7, lsr #32
  60:	0000005c 	andeq	r0, r0, ip, asr r0
  64:	00540001 	subseq	r0, r4, r1
  68:	00000000 	andeq	r0, r0, r0
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001ce 	andeq	r0, r0, lr, asr #3
   4:	011c0003 	tsteq	ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <timer_interrupt_init+0xfffffe68>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	2f006564 	svccs	0x00006564
  78:	2f727375 	svccs	0x00727375
  7c:	61636f6c 	cmnvs	r3, ip, ror #30
  80:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  84:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  98:	2f747365 	svccs	0x00747365
  9c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  a0:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  a4:	3173632d 	cmncc	r3, sp, lsr #6
  a8:	2f653730 	svccs	0x00653730
  ac:	2f62696c 	svccs	0x0062696c
  b0:	2f636367 	svccs	0x00636367
  b4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  b8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  bc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  c0:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  c4:	2f312e32 	svccs	0x00312e32
  c8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  cc:	00656475 	rsbeq	r6, r5, r5, ror r4
  d0:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  d4:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  d8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  dc:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  e0:	0100632e 	tsteq	r0, lr, lsr #6
  e4:	70720000 	rsbsvc	r0, r2, r0
  e8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  ec:	72000002 	andvc	r0, r0, #2, 0
  f0:	612d6970 			; <UNDEFINED> instruction: 0x612d6970
  f4:	69746d72 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
  f8:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  fc:	00020068 	andeq	r0, r2, r8, rrx
 100:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 104:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 108:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 10c:	00030068 	andeq	r0, r3, r8, rrx
 110:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 114:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 118:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 11c:	2e737470 	mrccs	4, 3, r7, cr3, cr0, {3}
 120:	00020068 	andeq	r0, r2, r8, rrx
 124:	27050000 	strcs	r0, [r5, -r0]
 128:	00020500 	andeq	r0, r2, r0, lsl #10
 12c:	03000000 	movweq	r0, #0
 130:	0505013e 	streq	r0, [r5, #-318]	; 0xfffffec2
 134:	0101014e 	tsteq	r1, lr, asr #2
 138:	01010101 	tsteq	r1, r1, lsl #2
 13c:	01010101 	tsteq	r1, r1, lsl #2
 140:	01010101 	tsteq	r1, r1, lsl #2
 144:	01010101 	tsteq	r1, r1, lsl #2
 148:	01010113 	tsteq	r1, r3, lsl r1
 14c:	01010101 	tsteq	r1, r1, lsl #2
 150:	01010101 	tsteq	r1, r1, lsl #2
 154:	01010101 	tsteq	r1, r1, lsl #2
 158:	01010101 	tsteq	r1, r1, lsl #2
 15c:	01010113 	tsteq	r1, r3, lsl r1
 160:	01010101 	tsteq	r1, r1, lsl #2
 164:	01010101 	tsteq	r1, r1, lsl #2
 168:	01010101 	tsteq	r1, r1, lsl #2
 16c:	01010101 	tsteq	r1, r1, lsl #2
 170:	01010113 	tsteq	r1, r3, lsl r1
 174:	01010101 	tsteq	r1, r1, lsl #2
 178:	01010101 	tsteq	r1, r1, lsl #2
 17c:	01010101 	tsteq	r1, r1, lsl #2
 180:	01010101 	tsteq	r1, r1, lsl #2
 184:	01010113 	tsteq	r1, r3, lsl r1
 188:	01010101 	tsteq	r1, r1, lsl #2
 18c:	01010101 	tsteq	r1, r1, lsl #2
 190:	01010101 	tsteq	r1, r1, lsl #2
 194:	01010101 	tsteq	r1, r1, lsl #2
 198:	01010113 	tsteq	r1, r3, lsl r1
 19c:	01010101 	tsteq	r1, r1, lsl #2
 1a0:	01010101 	tsteq	r1, r1, lsl #2
 1a4:	01010101 	tsteq	r1, r1, lsl #2
 1a8:	01010101 	tsteq	r1, r1, lsl #2
 1ac:	31050113 	tstcc	r5, r3, lsl r1
 1b0:	13050501 	movwne	r0, #21761	; 0x5501
 1b4:	4b060105 	blmi	1805d0 <timer_interrupt_init+0x1805b4>
 1b8:	03062d05 	movweq	r2, #27909	; 0x6d05
 1bc:	01066646 	tsteq	r6, r6, asr #12
 1c0:	4b060505 	blmi	1815dc <timer_interrupt_init+0x1815c0>
 1c4:	056a6a32 	strbeq	r6, [sl, #-2610]!	; 0xfffff5ce
 1c8:	1d030601 	stcne	6, cr0, [r3, #-4]
 1cc:	00080266 	andeq	r0, r8, r6, ror #4
 1d0:	Address 0x00000000000001d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	6d726100 	ldfvse	f6, [r2, #-0]
   c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  10:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	73006c6f 	movwvc	r6, #3183	; 0xc6f
  1c:	615f7465 	cmpvs	pc, r5, ror #8
  20:	2e006c6c 	cdpcs	12, 0, cr6, cr0, cr12, {3}
  24:	6174732f 	cmnvs	r4, pc, lsr #6
  28:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  2c:	742f6372 	strtvc	r6, [pc], #-882	; 34 <.debug_str+0x34>
  30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  34:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  38:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  3c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  40:	6d726100 	ldfvse	f6, [r2, #-0]
  44:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  48:	425f7265 	subsmi	r7, pc, #1342177286	; 0x50000006
  4c:	00657361 	rsbeq	r7, r5, r1, ror #6
  50:	61736944 	cmnvs	r3, r4, asr #18
  54:	5f656c62 	svcpl	0x00656c62
  58:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  5c:	7300325f 	movwvc	r3, #607	; 0x25f
  60:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffd70 <timer_interrupt_init+0xfffffd54>
  6c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  70:	6572705f 	ldrbvs	r7, [r2, #-95]!	; 0xffffffa1
  74:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  78:	72007265 	andvc	r7, r0, #1342177286	; 0x50000006
  7c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  80:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  84:	50007261 	andpl	r7, r0, r1, ror #4
  88:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
  8c:	51494600 	cmppl	r9, r0, lsl #12
  90:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  94:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffecc <timer_interrupt_init+0xfffffeb0>
  98:	6d726100 	ldfvse	f6, [r2, #-0]
  9c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  a0:	4c5f7265 	lfmmi	f7, 2, [pc], {101}	; 0x65
  a4:	0064616f 	rsbeq	r6, r4, pc, ror #2
  a8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ac:	5f726574 	svcpl	0x00726574
  b0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  b4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  b8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  bc:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
  c0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  c4:	5f747075 	svcpl	0x00747075
  c8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  cc:	51524900 	cmppl	r2, r0, lsl #18
  d0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  d4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  d8:	4500325f 	strmi	r3, [r0, #-607]	; 0xfffffda1
  dc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  e0:	52495f65 	subpl	r5, r9, #404	; 0x194
  e4:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
  e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ec:	6f6c2067 	svcvs	0x006c2067
  f0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f4:	2f00746e 	svccs	0x0000746e
  f8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  fc:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 100:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 104:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; ffffff54 <timer_interrupt_init+0xffffff38>
 108:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 10c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 110:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 114:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 118:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 11c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 120:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 124:	30325f72 	eorscc	r5, r2, r2, ror pc
 128:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 12c:	30343253 	eorscc	r3, r4, r3, asr r2
 130:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 134:	32327270 	eorscc	r7, r2, #112, 4
 138:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 13c:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 140:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 144:	00746e69 	rsbseq	r6, r4, r9, ror #28
 148:	66696873 			; <UNDEFINED> instruction: 0x66696873
 14c:	5f5f0074 	svcpl	0x005f0074
 150:	434e5546 	movtmi	r5, #58694	; 0xe546
 154:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 158:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 15c:	335f6573 	cmpcc	pc, #482344960	; 0x1cc00000
 160:	74696232 	strbtvc	r6, [r9], #-562	; 0xfffffdce
 164:	756f635f 	strbvc	r6, [pc, #-863]!	; fffffe0d <timer_interrupt_init+0xfffffdf1>
 168:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 16c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 170:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 174:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 178:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 17c:	31393130 	teqcc	r9, r0, lsr r1
 180:	20353230 	eorscs	r3, r5, r0, lsr r2
 184:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 188:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 18c:	415b2029 	cmpmi	fp, r9, lsr #32
 190:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 194:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 198:	6172622d 	cmnvs	r2, sp, lsr #4
 19c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 1a0:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 1a4:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 1a8:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 1ac:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 1b0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1b4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1b8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1bc:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 1c0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 1c4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 1c8:	20706676 	rsbscs	r6, r0, r6, ror r6
 1cc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1d0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1d4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1d8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1dc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1e0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1e4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1e8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1ec:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1f0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1f4:	6f6c666d 	svcvs	0x006c666d
 1f8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1fc:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 200:	20647261 	rsbcs	r7, r4, r1, ror #4
 204:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 208:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 20c:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 210:	206d7261 	rsbcs	r7, sp, r1, ror #4
 214:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 218:	613d6863 	teqvs	sp, r3, ror #16
 21c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 220:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 224:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 228:	20626467 	rsbcs	r6, r2, r7, ror #8
 22c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 230:	4f2d2062 	svcmi	0x002d2062
 234:	4f2d2067 	svcmi	0x002d2067
 238:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 23c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 240:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 244:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 248:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 24c:	20393975 	eorscs	r3, r9, r5, ror r9
 250:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 254:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 258:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 25c:	6100676e 	tstvs	r0, lr, ror #14
 260:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 268 <.debug_str+0x268>
 264:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 268:	5152495f 	cmppl	r2, pc, asr r9
 26c:	61656c43 	cmnvs	r5, r3, asr #24
 270:	6e450072 	mcrvs	0, 2, r0, cr5, cr2, {3}
 274:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 278:	5152495f 	cmppl	r2, pc, asr r9
 27c:	00325f73 	eorseq	r5, r2, r3, ror pc
 280:	5f6d7261 	svcpl	0x006d7261
 284:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 288:	61565f72 	cmpvs	r6, r2, ror pc
 28c:	0065756c 	rsbeq	r7, r5, ip, ror #10
 290:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 294:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 298:	61686320 	cmnvs	r8, r0, lsr #6
 29c:	69440072 	stmdbvs	r4, {r1, r4, r5, r6}^
 2a0:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 2a4:	61425f65 	cmpvs	r2, r5, ror #30
 2a8:	5f636973 	svcpl	0x00636973
 2ac:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 2b0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 2b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 2bc:	79636e00 	stmdbvc	r3!, {r9, sl, fp, sp, lr}^
 2c0:	73656c63 	cmnvc	r5, #25344	; 0x6300
 2c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2c8:	6f6c2067 	svcvs	0x006c2067
 2cc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 2d0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 2d4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2dc:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 2e0:	745f3233 	ldrbvc	r3, [pc], #-563	; 2e8 <.debug_str+0x2e8>
 2e4:	74757000 	ldrbtvc	r7, [r5], #-0
 2e8:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
 2ec:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2f0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2f4:	7000746e 	andvc	r7, r0, lr, ror #8
 2f8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
 2fc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
 300:	6f687300 	svcvs	0x00687300
 304:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 308:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 30c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 310:	00746e69 	rsbseq	r6, r4, r9, ror #28
 314:	5f6d7261 	svcpl	0x006d7261
 318:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 31c:	65525f72 	ldrbvs	r5, [r2, #-3954]	; 0xfffff08e
 320:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
 324:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 328:	6d72615f 	ldfvse	f6, [r2, #-380]!	; 0xfffffe84
 32c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 330:	635f7265 	cmpvs	pc, #1342177286	; 0x50000006
 334:	5f6c7274 	svcpl	0x006c7274
 338:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 33c:	70007261 	andvc	r7, r0, r1, ror #4
 340:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 344:	7261006b 	rsbvc	r0, r1, #107, 0	; 0x6b
 348:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 34c:	5f72656d 	svcpl	0x0072656d
 350:	65657246 	strbvs	r7, [r5, #-582]!	; 0xfffffdba
 354:	6e6e7552 	mcrvs	5, 3, r7, cr14, cr2, {2}
 358:	43676e69 	cmnmi	r7, #1680	; 0x690
 35c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 360:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 364:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 368:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 36c:	5f735152 	svcpl	0x00735152
 370:	6f6c0031 	svcvs	0x006c0031
 374:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 378:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 37c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 380:	00746e69 	rsbseq	r6, r4, r9, ror #28
 384:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 388:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 38c:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 390:	5152495f 	cmppl	r2, pc, asr r9
 394:	69740073 	ldmdbvs	r4!, {r0, r1, r4, r5, r6}^
 398:	5f72656d 	svcpl	0x0072656d
 39c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 3a0:	0064656c 	rsbeq	r6, r4, ip, ror #10
 3a4:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 3a8:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 3ac:	5f6b6365 	svcpl	0x006b6365
 3b0:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 3b4:	00737465 	rsbseq	r7, r3, r5, ror #8
 3b8:	5f746e69 	svcpl	0x00746e69
 3bc:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 3c0:	0064656c 	rsbeq	r6, r4, ip, ror #10
 3c4:	5f6d7261 	svcpl	0x006d7261
 3c8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 3cc:	41525f72 	cmpmi	r2, r2, ror pc
 3d0:	51524957 	cmppl	r2, r7, asr r9
 3d4:	6d726100 	ldfvse	f6, [r2, #-0]
 3d8:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 3dc:	505f7265 	subspl	r7, pc, r5, ror #4
 3e0:	69446572 	stmdbvs	r4, {r1, r4, r5, r6, r8, sl, sp, lr}^
 3e4:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
 3e8:	52490072 	subpl	r0, r9, #114, 0	; 0x72
 3ec:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 3f0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3f4:	00315f67 	eorseq	r5, r1, r7, ror #30
 3f8:	5f515249 	svcpl	0x00515249
 3fc:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
 400:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 404:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 408:	72610067 	rsbvc	r0, r1, #103, 0	; 0x67
 40c:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 410:	5f72656d 	svcpl	0x0072656d
 414:	6b73614d 	blvs	1cd8950 <timer_interrupt_init+0x1cd8934>
 418:	52496465 	subpl	r6, r9, #1694498816	; 0x65000000
 41c:	Address 0x000000000000041c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <timer_interrupt_init+0x80a5d4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	200e4201 	andcs	r4, lr, r1, lsl #4
  28:	00040e46 	andeq	r0, r4, r6, asr #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd810>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <timer_interrupt_init+0x42408>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000024d 	andeq	r0, r0, sp, asr #4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000007b 	andeq	r0, r0, fp, ror r0
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0001ad00 	andeq	sl, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00008400 	andeq	r8, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	76070403 	strvc	r0, [r7], -r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	022c0601 	eoreq	r0, ip, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00021405 	andeq	r1, r2, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000223 	andeq	r0, r0, r3, lsr #4
  48:	f5050803 			; <UNDEFINED> instruction: 0xf5050803
  4c:	03000001 	movweq	r0, #1
  50:	003f0801 	eorseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006807 	andeq	r6, r0, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000056 	andeq	r0, r0, r6, asr r0
  64:	83070803 	movwhi	r0, #30723	; 0x7803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	03060000 	movweq	r0, #24576	; 0x6000
  7c:	02000002 	andeq	r0, r0, #2, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000020f 	andeq	r0, r0, pc, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	021e0600 	andseq	r0, lr, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	6c061e01 	stcvs	14, cr1, [r6], {1}
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001099c 	muleq	r1, ip, r9
  d4:	65730a00 	ldrbvs	r0, [r3, #-2560]!	; 0xfffff600
  d8:	1e010063 	cdpne	0, 0, cr0, cr1, cr3, {3}
  dc:	00002c19 	andeq	r2, r0, r9, lsl ip
  e0:	00000400 	andeq	r0, r0, r0, lsl #8
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00800b00 	addeq	r0, r0, r0, lsl #22
  ec:	01090000 	mrseq	r0, (UNDEF: 9)
  f0:	010c0000 	mrseq	r0, (UNDEF: 12)
  f4:	01f31150 	mvnseq	r1, r0, asr r1
  f8:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
  fc:	321c5001 	andscc	r5, ip, #1, 0
 100:	5001f324 	andpl	pc, r1, r4, lsr #6
 104:	00243322 	eoreq	r3, r4, r2, lsr #6
 108:	004d0900 	subeq	r0, sp, r0, lsl #18
 10c:	1b010000 	blne	40114 <delay_sec+0x400a8>
 110:	00005406 	andeq	r5, r0, r6, lsl #8
 114:	00001800 	andeq	r1, r0, r0, lsl #16
 118:	529c0100 	addspl	r0, ip, #0
 11c:	0a000001 	beq	128 <.debug_info+0x128>
 120:	0100736d 	tsteq	r0, sp, ror #6
 124:	002c181b 	eoreq	r1, ip, fp, lsl r8
 128:	00290000 	eoreq	r0, r9, r0
 12c:	00250000 	eoreq	r0, r5, r0
 130:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
 134:	52000000 	andpl	r0, r0, #0, 0
 138:	0c000001 	stceq	0, cr0, [r0], {1}
 13c:	f3115001 	vhadd.u16	d5, d1, d1
 140:	24355001 	ldrtcs	r5, [r5], #-1
 144:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 148:	01f32432 	mvnseq	r2, r2, lsr r4
 14c:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 150:	6d090000 	stcvs	0, cr0, [r9, #-0]
 154:	01000001 	tsteq	r0, r1
 158:	00300612 	eorseq	r0, r0, r2, lsl r6
 15c:	00240000 	eoreq	r0, r4, r0
 160:	9c010000 	stcls	0, cr0, [r1], {-0}
 164:	000001c2 	andeq	r0, r0, r2, asr #3
 168:	0073750a 	rsbseq	r7, r3, sl, lsl #10
 16c:	2c181201 	lfmcs	f1, 4, [r8], {1}
 170:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 174:	4a000000 	bmi	8 <.debug_info+0x8>
 178:	0d000000 	stceq	0, cr0, [r0, #-0]
 17c:	01006272 	tsteq	r0, r2, ror r2
 180:	002c0e13 	eoreq	r0, ip, r3, lsl lr
 184:	006e0000 	rsbeq	r0, lr, r0
 188:	006c0000 	rsbeq	r0, ip, r0
 18c:	400e0000 	andmi	r0, lr, r0
 190:	14000000 	strne	r0, [r0], #-0
 194:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 198:	0d000001 	stceq	0, cr0, [r0, #-4]
 19c:	01006172 	tsteq	r0, r2, ror r1
 1a0:	002c1215 	eoreq	r1, ip, r5, lsl r2
 1a4:	00830000 	addeq	r0, r3, r0
 1a8:	00810000 	addeq	r0, r1, r0
 1ac:	440f0000 	strmi	r0, [pc], #-0	; 8 <.debug_info+0x8>
 1b0:	c2000000 	andgt	r0, r0, #0, 0
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00003c0f 	andeq	r3, r0, pc, lsl #24
 1bc:	0001c200 	andeq	ip, r1, r0, lsl #4
 1c0:	30100000 	andscc	r0, r0, r0
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	002c0a09 	eoreq	r0, ip, r9, lsl #20
 1cc:	00140000 	andseq	r0, r4, r0
 1d0:	001c0000 	andseq	r0, ip, r0
 1d4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d8:	0000020a 	andeq	r0, r0, sl, lsl #4
 1dc:	0100750d 	tsteq	r0, sp, lsl #10
 1e0:	002c0e0d 	eoreq	r0, ip, sp, lsl #28
 1e4:	009a0000 	addseq	r0, sl, r0
 1e8:	00960000 	addseq	r0, r6, r0
 1ec:	1c0f0000 	stcne	0, cr0, [pc], {-0}
 1f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1f4:	0f000002 	svceq	0x00000002
 1f8:	00000020 	andeq	r0, r0, r0, lsr #32
 1fc:	0000020a 	andeq	r0, r0, sl, lsl #4
 200:	0000280f 	andeq	r2, r0, pc, lsl #16
 204:	00023800 	andeq	r3, r2, r0, lsl #16
 208:	9a100000 	bls	400008 <delay_sec+0x3fff9c>
 20c:	01000001 	tsteq	r0, r1
 210:	002c0a04 	eoreq	r0, ip, r4, lsl #20
 214:	00000000 	andeq	r0, r0, r0
 218:	00140000 	andseq	r0, r4, r0
 21c:	9c010000 	stcls	0, cr0, [r1], {-0}
 220:	00000238 	andeq	r0, r0, r8, lsr r2
 224:	00000c0b 	andeq	r0, r0, fp, lsl #24
 228:	00024400 	andeq	r4, r2, r0, lsl #8
 22c:	50010c00 	andpl	r0, r1, r0, lsl #24
 230:	30040c05 	andcc	r0, r4, r5, lsl #24
 234:	00002000 	andeq	r2, r0, r0
 238:	00000011 	andeq	r0, r0, r1, lsl r0
 23c:	00000000 	andeq	r0, r0, r0
 240:	06a10200 	strteq	r0, [r1], r0, lsl #4
 244:	00002a11 	andeq	r2, r0, r1, lsl sl
 248:	00002a00 	andeq	r2, r0, r0, lsl #20
 24c:	0ac70200 	beq	ff1c0a54 <delay_sec+0xff1c09e8>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2c0040>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_sec+0xec2cc4>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_sec+0x2ce838>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <delay_sec+0x200c18>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
  90:	11010182 	smlabbne	r1, r2, r1, r0
  94:	00133101 	andseq	r3, r3, r1, lsl #2
  98:	828a0c00 	addhi	r0, sl, #0, 24
  9c:	18020001 	stmdane	r2, {r0}
  a0:	00184291 	mulseq	r8, r1, r2
  a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
  a8:	0b3a0803 	bleq	e820bc <delay_sec+0xe82050>
  ac:	0b390b3b 	bleq	e42da0 <delay_sec+0xe42d34>
  b0:	17021349 	strne	r1, [r2, -r9, asr #6]
  b4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b8:	010b0e00 	tsteq	fp, r0, lsl #28
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	0182890f 	orreq	r8, r2, pc, lsl #18
  c8:	31011100 	mrscc	r1, (UNDEF: 17)
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d4:	0b3a0e03 	bleq	e838e8 <delay_sec+0xe8387c>
  d8:	0b390b3b 	bleq	e42dcc <delay_sec+0xe42d60>
  dc:	13491927 	movtne	r1, #39207	; 0x9927
  e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  e8:	00130119 	andseq	r0, r3, r9, lsl r1
  ec:	002e1100 	eoreq	r1, lr, r0, lsl #2
  f0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  f4:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  f8:	0b3b0b3a 	bleq	ec2de8 <delay_sec+0xec2d7c>
  fc:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000006c 	andeq	r0, r0, ip, rrx
   8:	00000078 	andeq	r0, r0, r8, ror r0
   c:	78500001 	ldmdavc	r0, {r0}^
  10:	84000000 	strhi	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00005400 	andeq	r5, r0, r0, lsl #8
  2c:	00006000 	andeq	r6, r0, r0
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000060 	andeq	r0, r0, r0, rrx
  38:	0000006c 	andeq	r0, r0, ip, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00300000 	eorseq	r0, r0, r0
  50:	003b0000 	eorseq	r0, fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00003b50 	andeq	r3, r0, r0, asr fp
  5c:	00005400 	andeq	r5, r0, r0, lsl #8
  60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  6c:	00400000 	subeq	r0, r0, r0
  70:	00540000 	subseq	r0, r4, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00000054 	andeq	r0, r0, r4, asr r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	44000000 	strmi	r0, [r0], #-0
  84:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00005000 	andeq	r5, r0, r0
	...
  98:	00240000 	eoreq	r0, r4, r0
  9c:	00270000 	eoreq	r0, r7, r0
  a0:	00010000 	andeq	r0, r1, r0
  a4:	00002750 	andeq	r2, r0, r0, asr r7
  a8:	00003000 	andeq	r3, r0, r0
  ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fa 	strdeq	r0, [r0], -sl
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <delay_sec+0xfffffe18>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  7c:	00632e72 	rsbeq	r2, r3, r2, ror lr
  80:	72000001 	andvc	r0, r0, #1, 0
  84:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  88:	00000200 	andeq	r0, r0, r0, lsl #4
  8c:	00230500 	eoreq	r0, r3, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	05150000 	ldreq	r0, [r5, #-0]
  98:	0c052f05 	stceq	15, cr2, [r5], {5}
  9c:	01050106 	tsteq	r5, r6, lsl #2
  a0:	061f054b 	ldreq	r0, [pc], -fp, asr #10
  a4:	3105054d 	tstcc	r5, sp, asr #10
  a8:	0612052f 	ldreq	r0, [r2], -pc, lsr #10
  ac:	06050501 	streq	r0, [r5], -r1, lsl #10
  b0:	01052f4b 	tsteq	r5, fp, asr #30
  b4:	1c051306 	stcne	3, cr1, [r5], {6}
  b8:	01064c06 	tsteq	r6, r6, lsl #24
  bc:	4b060505 	blmi	1814d8 <delay_sec+0x18146c>
  c0:	01061305 	tsteq	r6, r5, lsl #6
  c4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  c8:	1309052f 	movwne	r0, #38191	; 0x952f
  cc:	01061705 	tsteq	r6, r5, lsl #14
  d0:	2f060905 	svccs	0x00060905
  d4:	01061105 	tsteq	r6, r5, lsl #2
  d8:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
  dc:	066b061c 			; <UNDEFINED> instruction: 0x066b061c
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	054a062f 	strbeq	r0, [sl, #-1583]	; 0xfffff9d1
  e8:	1e054b01 	vmlane.f64	d4, d5, d1
  ec:	01062f06 	tsteq	r6, r6, lsl #30
  f0:	2f060505 	svccs	0x00060505
  f4:	01054a06 	tsteq	r5, r6, lsl #20
  f8:	0002024b 	andeq	r0, r2, fp, asr #4
  fc:	Address 0x00000000000000fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  34:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  38:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  3c:	75006365 	strvc	r6, [r0, #-869]	; 0xfffffc9b
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  4c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  50:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffff96 <delay_sec+0xffffff2a>	; <UNPREDICTABLE>
  54:	6f6c0073 	svcvs	0x006c0073
  58:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  6c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  7c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  80:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  84:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  88:	31303220 	teqcc	r0, r0, lsr #4
  8c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  90:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  94:	61656c65 	cmnvs	r5, r5, ror #24
  98:	20296573 	eorcs	r6, r9, r3, ror r5
  9c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  a0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  a4:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  a8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  ac:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  b0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  b4:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  b8:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  bc:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  c0:	6f6c666d 	svcvs	0x006c666d
  c4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  c8:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  cc:	20647261 	rsbcs	r7, r4, r1, ror #4
  d0:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  d4:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  d8:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  dc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  e0:	316d7261 	cmncc	sp, r1, ror #4
  e4:	6a363731 	bvs	d8ddb0 <delay_sec+0xd8dd44>
  e8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  ec:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  f0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  f4:	316d7261 	cmncc	sp, r1, ror #4
  f8:	6a363731 	bvs	d8ddc4 <delay_sec+0xd8dd58>
  fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 100:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 104:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 108:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 10c:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 110:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 114:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 118:	20706676 	rsbscs	r6, r0, r6, ror r6
 11c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 120:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 124:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 128:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 12c:	7a6b3676 	bvc	1acdb0c <delay_sec+0x1acdaa0>
 130:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 134:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 138:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 13c:	20626467 	rsbcs	r6, r2, r7, ror #8
 140:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 144:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 148:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 14c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 150:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 154:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 158:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 15c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 160:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 164:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 168:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 16c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 170:	755f7961 	ldrbvc	r7, [pc, #-2401]	; fffff817 <delay_sec+0xfffff7ab>
 174:	6e750073 	mrcvs	0, 3, r0, cr5, cr3, {3}
 178:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 17c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 180:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 184:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 188:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 18c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 190:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 194:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 198:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
 19c:	5f72656d 	svcpl	0x0072656d
 1a0:	5f746567 	svcpl	0x00746567
 1a4:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 1a8:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
 1ac:	73552f00 	cmpvc	r5, #0, 30
 1b0:	2f737265 	svccs	0x00737265
 1b4:	73697274 	cmnvc	r9, #116, 4	; 0x40000007
 1b8:	6e6e6574 	mcrvs	5, 3, r6, cr14, cr4, {3}
 1bc:	6d6c6c6f 	stclvs	12, cr6, [ip, #-444]!	; 0xfffffe44
 1c0:	442f6e61 	strtmi	r6, [pc], #-3681	; 1c8 <.debug_str+0x1c8>
 1c4:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 1c8:	73746e65 	cmnvc	r4, #1616	; 0x650
 1cc:	7270532f 	rsbsvc	r5, r0, #-1140850688	; 0xbc000000
 1d0:	5f676e69 	svcpl	0x00676e69
 1d4:	72617551 	rsbvc	r7, r1, #339738624	; 0x14400000
 1d8:	5f726574 	svcpl	0x00726574
 1dc:	32323032 	eorscc	r3, r2, #50, 0	; 0x32
 1e0:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 1e4:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 1e8:	7270732d 	rsbsvc	r7, r0, #-1275068416	; 0xb4000000
 1ec:	6c2f3232 	sfmvs	f3, 4, [pc], #-200	; 12c <.debug_str+0x12c>
 1f0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1f8:	6f6c2067 	svcvs	0x006c2067
 1fc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 200:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 204:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 208:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 20c:	63007261 	movwvs	r7, #609	; 0x261
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 218:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 21c:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 220:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 224:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 228:	00746e69 	rsbseq	r6, r4, r9, ror #28
 22c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 230:	63206465 			; <UNDEFINED> instruction: 0x63206465
 234:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_sec+0x80a584>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <delay_sec+0x423b8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


watchdog.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <watchdog_start_ticks>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <watchdog_start_ticks+0x2c>
   8:	e5830000 	str	r0, [r3]
   c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
  10:	e380145a 	orr	r1, r0, #1509949440	; 0x5a000000
  14:	e59f0014 	ldr	r0, [pc, #20]	; 30 <watchdog_start_ticks+0x30>
  18:	ebfffffe 	bl	0 <PUT32>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <watchdog_start_ticks+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <watchdog_start_ticks+0x38>
  24:	ebfffffe 	bl	0 <PUT32>
  28:	e8bd8010 	pop	{r4, pc}
  2c:	00000000 	andeq	r0, r0, r0
  30:	20100024 	andscs	r0, r0, r4, lsr #32
  34:	5a000020 	bpl	bc <watchdog_resume+0xc>
  38:	2010001c 	andscs	r0, r0, ip, lsl r0

0000003c <watchdog_start_us>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e1a00220 	lsr	r0, r0, #4
  44:	ebfffffe 	bl	0 <watchdog_start_ticks>
  48:	e8bd8010 	pop	{r4, pc}

0000004c <watchdog_start_ms>:
  4c:	e92d4010 	push	{r4, lr}
  50:	e0603280 	rsb	r3, r0, r0, lsl #5
  54:	e0800103 	add	r0, r0, r3, lsl #2
  58:	e1a00180 	lsl	r0, r0, #3
  5c:	ebfffffe 	bl	3c <watchdog_start_us>
  60:	e8bd8010 	pop	{r4, pc}

00000064 <watchdog_start_sec>:
  64:	e92d4010 	push	{r4, lr}
  68:	e0603280 	rsb	r3, r0, r0, lsl #5
  6c:	e0800103 	add	r0, r0, r3, lsl #2
  70:	e1a00180 	lsl	r0, r0, #3
  74:	ebfffffe 	bl	4c <watchdog_start_ms>
  78:	e8bd8010 	pop	{r4, pc}

0000007c <watchdog_is_running>:
  7c:	e92d4010 	push	{r4, lr}
  80:	e59f0008 	ldr	r0, [pc, #8]	; 90 <watchdog_is_running+0x14>
  84:	ebfffffe 	bl	0 <GET32>
  88:	e2000020 	and	r0, r0, #32, 0
  8c:	e8bd8010 	pop	{r4, pc}
  90:	2010001c 	andscs	r0, r0, ip, lsl r0

00000094 <watchdog_stop>:
  94:	e92d4010 	push	{r4, lr}
  98:	e59f1008 	ldr	r1, [pc, #8]	; a8 <watchdog_stop+0x14>
  9c:	e59f0008 	ldr	r0, [pc, #8]	; ac <watchdog_stop+0x18>
  a0:	ebfffffe 	bl	0 <PUT32>
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	5a000102 	bpl	4b8 <watchdog_feed+0x354>
  ac:	2010001c 	andscs	r0, r0, ip, lsl r0

000000b0 <watchdog_resume>:
  b0:	e92d4010 	push	{r4, lr}
  b4:	e59f1008 	ldr	r1, [pc, #8]	; c4 <watchdog_resume+0x14>
  b8:	e59f0008 	ldr	r0, [pc, #8]	; c8 <watchdog_resume+0x18>
  bc:	ebfffffe 	bl	0 <PUT32>
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	5a000020 	bpl	14c <watchdog_shutdown+0x10>
  c8:	2010001c 	andscs	r0, r0, ip, lsl r0

000000cc <watchdog_get_time_left_ticks>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f0008 	ldr	r0, [pc, #8]	; e0 <watchdog_get_time_left_ticks+0x14>
  d4:	ebfffffe 	bl	0 <GET32>
  d8:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	20100024 	andscs	r0, r0, r4, lsr #32

000000e4 <watchdog_get_time_left_us>:
  e4:	e92d4010 	push	{r4, lr}
  e8:	ebfffffe 	bl	cc <watchdog_get_time_left_ticks>
  ec:	e1a00200 	lsl	r0, r0, #4
  f0:	e8bd8010 	pop	{r4, pc}

000000f4 <watchdog_get_time_left_ms>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	ebfffffe 	bl	e4 <watchdog_get_time_left_us>
  fc:	e59f3008 	ldr	r3, [pc, #8]	; 10c <watchdog_get_time_left_ms+0x18>
 100:	e0803093 	umull	r3, r0, r3, r0
 104:	e1a00320 	lsr	r0, r0, #6
 108:	e8bd8010 	pop	{r4, pc}
 10c:	10624dd3 	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>

00000110 <watchdog_get_time_left_sec>:
 110:	e92d4010 	push	{r4, lr}
 114:	ebfffffe 	bl	f4 <watchdog_get_time_left_ms>
 118:	e59f3008 	ldr	r3, [pc, #8]	; 128 <watchdog_get_time_left_sec+0x18>
 11c:	e0803093 	umull	r3, r0, r3, r0
 120:	e1a00320 	lsr	r0, r0, #6
 124:	e8bd8010 	pop	{r4, pc}
 128:	10624dd3 	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>

0000012c <watchdog_reboot>:
 12c:	e92d4010 	push	{r4, lr}
 130:	e3a00001 	mov	r0, #1, 0
 134:	ebfffffe 	bl	0 <watchdog_start_ticks>
 138:	e8bd8010 	pop	{r4, pc}

0000013c <watchdog_shutdown>:
 13c:	e92d4010 	push	{r4, lr}
 140:	e59f0014 	ldr	r0, [pc, #20]	; 15c <watchdog_shutdown+0x20>
 144:	ebfffffe 	bl	0 <GET32>
 148:	e1a01000 	mov	r1, r0
 14c:	e59f000c 	ldr	r0, [pc, #12]	; 160 <watchdog_shutdown+0x24>
 150:	ebfffffe 	bl	0 <PUT32>
 154:	ebfffffe 	bl	12c <watchdog_reboot>
 158:	e8bd8010 	pop	{r4, pc}
 15c:	7a100575 	bvc	401738 <watchdog_feed+0x4015d4>
 160:	20100020 	andscs	r0, r0, r0, lsr #32

00000164 <watchdog_feed>:
 164:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 168:	e24dd00c 	sub	sp, sp, #12, 0
 16c:	e59f3034 	ldr	r3, [pc, #52]	; 1a8 <watchdog_feed+0x44>
 170:	e5930000 	ldr	r0, [r3]
 174:	e3500000 	cmp	r0, #0, 0
 178:	0a000002 	beq	188 <watchdog_feed+0x24>
 17c:	ebfffffe 	bl	0 <watchdog_start_ticks>
 180:	e28dd00c 	add	sp, sp, #12, 0
 184:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 188:	e59f301c 	ldr	r3, [pc, #28]	; 1ac <watchdog_feed+0x48>
 18c:	e58d3000 	str	r3, [sp]
 190:	e3a03046 	mov	r3, #70, 0	; 0x46
 194:	e59f2014 	ldr	r2, [pc, #20]	; 1b0 <watchdog_feed+0x4c>
 198:	e59f1014 	ldr	r1, [pc, #20]	; 1b4 <watchdog_feed+0x50>
 19c:	e59f0014 	ldr	r0, [pc, #20]	; 1b8 <watchdog_feed+0x54>
 1a0:	ebfffffe 	bl	0 <printk>
 1a4:	ebfffffe 	bl	0 <clean_reboot>
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	0000002c 	andeq	r0, r0, ip, lsr #32
	...
 1b8:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .bss:

00000000 <heartbeat>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
  10:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  14:	0000632e 	andeq	r6, r0, lr, lsr #6
  18:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  1c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  20:	3a73253a 	bcc	1cc9510 <watchdog_feed+0x1cc93ac>
  24:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  28:	00000a73 	andeq	r0, r0, r3, ror sl
  2c:	72616568 	rsbvc	r6, r1, #104, 10	; 0x1a000000
  30:	61656274 	smcvs	22052	; 0x5624
  34:	Address 0x0000000000000034 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5377>:
   0:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
   4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
   8:	6565665f 	strbvs	r6, [r5, #-1631]!	; 0xfffff9a1
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004d4 	ldrdeq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d4 	ldrdeq	r0, [r0], -r4
  10:	0002060c 	andeq	r0, r2, ip, lsl #12
  14:	0002a700 	andeq	sl, r2, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001bc00 	andeq	fp, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	0000022a 	andeq	r0, r0, sl, lsr #4
  38:	70060104 	andvc	r0, r6, r4, lsl #2
  3c:	04000003 	streq	r0, [r0], #-3
  40:	031c0502 	tsteq	ip, #8388608	; 0x800000
  44:	04040000 	streq	r0, [r4], #-0
  48:	00035905 	andeq	r5, r3, r5, lsl #18
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	000002ef 	andeq	r0, r0, pc, ror #5
  54:	94080104 	strls	r0, [r8], #-260	; 0xfffffefc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00c10702 	sbceq	r0, r1, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	0000af07 	andeq	sl, r0, r7, lsl #30
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	0000025c 	andeq	r0, r0, ip, asr r2
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	000002fd 	strdeq	r0, [r0], -sp
  84:	8b0e1c02 	blhi	387094 <watchdog_feed+0x386f30>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00030908 	andeq	r0, r3, r8, lsl #18
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	46070000 	strmi	r0, [r7], -r0
  b4:	02000003 	andeq	r0, r0, #3, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00034b09 	andeq	r4, r3, r9, lsl #22
  c8:	12040100 	andne	r0, r4, #0
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	2010001c 	andscs	r0, r0, ip, lsl r0
  d4:	00039e09 	andeq	r9, r3, r9, lsl #28
  d8:	12050100 	andne	r0, r5, #0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	20100020 	andscs	r0, r0, r0, lsr #32
  e4:	00004909 	andeq	r4, r0, r9, lsl #18
  e8:	12060100 	andne	r0, r6, #0
  ec:	0000002c 	andeq	r0, r0, ip, lsr #32
  f0:	20100024 	andscs	r0, r0, r4, lsr #32
  f4:	0001c609 	andeq	ip, r1, r9, lsl #12
  f8:	12070100 	andne	r0, r7, #0
  fc:	0000002c 	andeq	r0, r0, ip, lsr #32
 100:	5a000000 	bpl	108 <.debug_info+0x108>
 104:	00028e0a 	andeq	r8, r2, sl, lsl #28
 108:	12080100 	andne	r0, r8, #0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000b20 	andeq	r0, r0, r0, lsr #22
 114:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 118:	00002c12 	andeq	r2, r0, r2, lsl ip
 11c:	0b010200 	bleq	40924 <watchdog_feed+0x407c0>
 120:	0000032d 	andeq	r0, r0, sp, lsr #6
 124:	2c120a01 			; <UNDEFINED> instruction: 0x2c120a01
 128:	55000000 	strpl	r0, [r0, #-0]
 12c:	01ec0c05 	mvneq	r0, r5, lsl #24
 130:	0c010000 	stceq	0, cr0, [r1], {-0}
 134:	00003111 	andeq	r3, r0, r1, lsl r1
 138:	00030500 	andeq	r0, r3, r0, lsl #10
 13c:	0d000000 	stceq	0, cr0, [r0, #-0]
 140:	00000362 	andeq	r0, r0, r2, ror #6
 144:	64064501 	strvs	r4, [r6], #-1281	; 0xfffffaff
 148:	58000001 	stmdapl	r0, {r0}
 14c:	01000000 	mrseq	r0, (UNDEF: 0)
 150:	0001b09c 	muleq	r1, ip, r0
 154:	021d0e00 	andseq	r0, sp, #0, 28
 158:	01c00000 	biceq	r0, r0, r0
 15c:	03050000 	movweq	r0, #20480	; 0x5000
 160:	00000000 	andeq	r0, r0, r0
 164:	0001800f 	andeq	r8, r1, pc
 168:	00043700 	andeq	r3, r4, r0, lsl #14
 16c:	01a41000 			; <UNDEFINED> instruction: 0x01a41000
 170:	04a70000 	strteq	r0, [r7], #0
 174:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
 178:	01110000 	tsteq	r1, r0
 17c:	18030550 	stmdane	r3, {r4, r6, r8, sl}
 180:	11000000 	mrsne	r0, (UNDEF: 0)
 184:	03055101 	movweq	r5, #20737	; 0x5101
 188:	00000000 	andeq	r0, r0, r0
 18c:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
 190:	00000003 	andeq	r0, r0, r3
 194:	53011100 	movwpl	r1, #4352	; 0x1100
 198:	11460802 	cmpne	r6, r2, lsl #16
 19c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 1a0:	00002c03 	andeq	r2, r0, r3, lsl #24
 1a4:	a80f0000 	stmdage	pc, {}	; <UNPREDICTABLE>
 1a8:	b3000001 	movwlt	r0, #1
 1ac:	00000004 	andeq	r0, r0, r4
 1b0:	0000ad12 	andeq	sl, r0, r2, lsl sp
 1b4:	0001c000 	andeq	ip, r1, r0
 1b8:	00311300 	eorseq	r1, r1, r0, lsl #6
 1bc:	000d0000 	andeq	r0, sp, r0
 1c0:	0001b003 	andeq	fp, r1, r3
 1c4:	00370d00 	eorseq	r0, r7, r0, lsl #26
 1c8:	40010000 	andmi	r0, r1, r0
 1cc:	00013c06 	andeq	r3, r1, r6, lsl #24
 1d0:	00002800 	andeq	r2, r0, r0, lsl #16
 1d4:	139c0100 	orrsne	r0, ip, #0
 1d8:	10000002 	andne	r0, r0, r2
 1dc:	00000148 	andeq	r0, r0, r8, asr #2
 1e0:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
 1e4:	000001f2 	strdeq	r0, [r0], -r2
 1e8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 1ec:	1005750c 	andne	r7, r5, ip, lsl #10
 1f0:	5410007a 	ldrpl	r0, [r0], #-122	; 0xffffff86
 1f4:	cb000001 	blgt	200 <.debug_info+0x200>
 1f8:	09000004 	stmdbeq	r0, {r2}
 1fc:	11000002 	tstne	r0, r2
 200:	0c055001 	stceq	0, cr5, [r5], {1}
 204:	20100020 	andscs	r0, r0, r0, lsr #32
 208:	01580f00 	cmpeq	r8, r0, lsl #30
 20c:	02130000 	andseq	r0, r3, #0, 0
 210:	0d000000 	stceq	0, cr0, [r0, #-0]
 214:	0000038e 	andeq	r0, r0, lr, lsl #7
 218:	2c063c01 	stccs	12, cr3, [r6], {1}
 21c:	10000001 	andne	r0, r0, r1
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	0002399c 	muleq	r2, ip, r9
 228:	01381400 	teqeq	r8, r0, lsl #8
 22c:	04370000 	ldrteq	r0, [r7], #-0
 230:	01110000 	tsteq	r1, r0
 234:	00310150 	eorseq	r0, r1, r0, asr r1
 238:	02731500 	rsbseq	r1, r3, #0, 10
 23c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 240:	0000310a 	andeq	r3, r0, sl, lsl #2
 244:	00011000 	andeq	r1, r1, r0
 248:	00001c00 	andeq	r1, r0, r0, lsl #24
 24c:	5d9c0100 	ldfpls	f0, [ip]
 250:	0f000002 	svceq	0x00000002
 254:	00000118 	andeq	r0, r0, r8, lsl r1
 258:	0000025d 	andeq	r0, r0, sp, asr r2
 25c:	00571500 	subseq	r1, r7, r0, lsl #10
 260:	34010000 	strcc	r0, [r1], #-0
 264:	0000310a 	andeq	r3, r0, sl, lsl #2
 268:	0000f400 	andeq	pc, r0, r0, lsl #8
 26c:	00001c00 	andeq	r1, r0, r0, lsl #24
 270:	819c0100 	orrshi	r0, ip, r0, lsl #2
 274:	0f000002 	svceq	0x00000002
 278:	000000fc 	strdeq	r0, [r0], -ip
 27c:	00000281 	andeq	r0, r0, r1, lsl #5
 280:	01d21500 	bicseq	r1, r2, r0, lsl #10
 284:	30010000 	andcc	r0, r1, r0
 288:	0000310a 	andeq	r3, r0, sl, lsl #2
 28c:	0000e400 	andeq	lr, r0, r0, lsl #8
 290:	00001000 	andeq	r1, r0, r0
 294:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
 298:	0f000002 	svceq	0x00000002
 29c:	000000ec 	andeq	r0, r0, ip, ror #1
 2a0:	000002a5 	andeq	r0, r0, r5, lsr #5
 2a4:	00771500 	rsbseq	r1, r7, r0, lsl #10
 2a8:	2c010000 	stccs	0, cr0, [r1], {-0}
 2ac:	0000310a 	andeq	r3, r0, sl, lsl #2
 2b0:	0000cc00 	andeq	ip, r0, r0, lsl #24
 2b4:	00001800 	andeq	r1, r0, r0, lsl #16
 2b8:	d39c0100 	orrsle	r0, ip, #0
 2bc:	14000002 	strne	r0, [r0], #-2
 2c0:	000000d8 	ldrdeq	r0, [r0], -r8
 2c4:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
 2c8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 2cc:	1000240c 	andne	r2, r0, ip, lsl #8
 2d0:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
 2d4:	000001f6 	strdeq	r0, [r0], -r6
 2d8:	b0062801 	andlt	r2, r6, r1, lsl #16
 2dc:	1c000000 	stcne	0, cr0, [r0], {-0}
 2e0:	01000000 	mrseq	r0, (UNDEF: 0)
 2e4:	0003069c 	muleq	r3, ip, r6
 2e8:	00c01400 	sbceq	r1, r0, r0, lsl #8
 2ec:	04cb0000 	strbeq	r0, [fp], #0
 2f0:	01110000 	tsteq	r1, r0
 2f4:	1c0c0550 	cfstr32ne	mvfx0, [ip], {80}	; 0x50
 2f8:	11201000 			; <UNDEFINED> instruction: 0x11201000
 2fc:	0c055101 	stfeqs	f5, [r5], {1}
 300:	5a000020 	bpl	388 <.debug_info+0x388>
 304:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
 308:	01000003 	tsteq	r0, r3
 30c:	00940624 	addseq	r0, r4, r4, lsr #12
 310:	001c0000 	andseq	r0, ip, r0
 314:	9c010000 	stcls	0, cr0, [r1], {-0}
 318:	00000339 	andeq	r0, r0, r9, lsr r3
 31c:	0000a414 	andeq	sl, r0, r4, lsl r4
 320:	0004cb00 	andeq	ip, r4, r0, lsl #22
 324:	50011100 	andpl	r1, r1, r0, lsl #2
 328:	001c0c05 	andseq	r0, ip, r5, lsl #24
 32c:	01112010 	tsteq	r1, r0, lsl r0
 330:	020c0551 	andeq	r0, ip, #339738624	; 0x14400000
 334:	005a0001 	subseq	r0, sl, r1
 338:	000e1500 	andeq	r1, lr, r0, lsl #10
 33c:	20010000 	andcs	r0, r1, r0
 340:	00002505 	andeq	r2, r0, r5, lsl #10
 344:	00007c00 	andeq	r7, r0, r0, lsl #24
 348:	00001800 	andeq	r1, r0, r0, lsl #16
 34c:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
 350:	14000003 	strne	r0, [r0], #-3
 354:	00000088 	andeq	r0, r0, r8, lsl #1
 358:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
 35c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 360:	10001c0c 	andne	r1, r0, ip, lsl #24
 364:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
 368:	00000249 	andeq	r0, r0, r9, asr #4
 36c:	64061c01 	strvs	r1, [r6], #-3073	; 0xfffff3ff
 370:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	0003b19c 	muleq	r3, ip, r1
 37c:	65731600 	ldrbvs	r1, [r3, #-1536]!	; 0xfffffa00
 380:	1c010063 	stcne	0, cr0, [r1], {99}	; 0x63
 384:	00003122 	andeq	r3, r0, r2, lsr #2
 388:	00000400 	andeq	r0, r0, r0, lsl #8
 38c:	00000000 	andeq	r0, r0, r0
 390:	00781400 	rsbseq	r1, r8, r0, lsl #8
 394:	03b10000 			; <UNDEFINED> instruction: 0x03b10000
 398:	01110000 	tsteq	r1, r0
 39c:	01f31150 	mvnseq	r1, r0, asr r1
 3a0:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
 3a4:	321c5001 	andscc	r5, ip, #1, 0
 3a8:	5001f324 	andpl	pc, r1, r4, lsr #6
 3ac:	00243322 	eoreq	r3, r4, r2, lsr #6
 3b0:	02370d00 	eorseq	r0, r7, #0, 26
 3b4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 3b8:	00004c06 	andeq	r4, r0, r6, lsl #24
 3bc:	00001800 	andeq	r1, r0, r0, lsl #16
 3c0:	fa9c0100 	blx	fe7007c8 <watchdog_feed+0xfe700664>
 3c4:	16000003 	strne	r0, [r0], -r3
 3c8:	0100736d 	tsteq	r0, sp, ror #6
 3cc:	00312118 	eorseq	r2, r1, r8, lsl r1
 3d0:	00290000 	eoreq	r0, r9, r0
 3d4:	00250000 	eoreq	r0, r5, r0
 3d8:	60140000 	andsvs	r0, r4, r0
 3dc:	fa000000 	blx	3e4 <.debug_info+0x3e4>
 3e0:	11000003 	tstne	r0, r3
 3e4:	f3115001 	vhadd.u16	d5, d1, d1
 3e8:	24355001 	ldrtcs	r5, [r5], #-1
 3ec:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 3f0:	01f32432 	mvnseq	r2, r2, lsr r4
 3f4:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 3f8:	7c0d0000 	stcvc	0, cr0, [sp], {-0}
 3fc:	01000003 	tsteq	r0, r3
 400:	003c0614 	eorseq	r0, ip, r4, lsl r6
 404:	00100000 	andseq	r0, r0, r0
 408:	9c010000 	stcls	0, cr0, [r1], {-0}
 40c:	00000437 	andeq	r0, r0, r7, lsr r4
 410:	00737516 	rsbseq	r7, r3, r6, lsl r5
 414:	31211401 			; <UNDEFINED> instruction: 0x31211401
 418:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 41c:	4a000000 	bmi	8 <.debug_info+0x8>
 420:	14000000 	strne	r0, [r0], #-0
 424:	00000048 	andeq	r0, r0, r8, asr #32
 428:	00000437 	andeq	r0, r0, r7, lsr r4
 42c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 430:	345001f3 	ldrbcc	r0, [r0], #-499	; 0xfffffe0d
 434:	0d000025 	stceq	0, cr0, [r0, #-148]	; 0xffffff6c
 438:	00000022 	andeq	r0, r0, r2, lsr #32
 43c:	00060e01 	andeq	r0, r6, r1, lsl #28
 440:	3c000000 	stccc	0, cr0, [r0], {-0}
 444:	01000000 	mrseq	r0, (UNDEF: 0)
 448:	0004a79c 	muleq	r4, ip, r7
 44c:	00511700 	subseq	r1, r1, r0, lsl #14
 450:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 454:	00003124 	andeq	r3, r0, r4, lsr #2
 458:	00007500 	andeq	r7, r0, r0, lsl #10
 45c:	00006f00 	andeq	r6, r0, r0, lsl #30
 460:	001c1000 	andseq	r1, ip, r0
 464:	04cb0000 	strbeq	r0, [fp], #0
 468:	048a0000 	streq	r0, [sl], #0
 46c:	01110000 	tsteq	r1, r0
 470:	240c0550 	strcs	r0, [ip], #-1360	; 0xfffffab0
 474:	11201000 			; <UNDEFINED> instruction: 0x11201000
 478:	f30e5101 	vrhadd.u8	d5, d14, d1
 47c:	ff0c5001 			; <UNDEFINED> instruction: 0xff0c5001
 480:	1a00ffff 	bne	40484 <watchdog_feed+0x40320>
 484:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
 488:	28140021 	ldmdacs	r4, {r0, r5}
 48c:	cb000000 	blgt	494 <.debug_info+0x494>
 490:	11000004 	tstne	r0, r4
 494:	0c055001 	stceq	0, cr5, [r5], {1}
 498:	2010001c 	andscs	r0, r0, ip, lsl r0
 49c:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
 4a0:	0000200c 	andeq	r2, r0, ip
 4a4:	1800005a 	stmdane	r0, {r1, r3, r4, r6}
 4a8:	00000326 	andeq	r0, r0, r6, lsr #6
 4ac:	00000326 	andeq	r0, r0, r6, lsr #6
 4b0:	18062802 	stmdane	r6, {r1, fp, sp}
 4b4:	000000a2 	andeq	r0, r0, r2, lsr #1
 4b8:	000000a2 	andeq	r0, r0, r2, lsr #1
 4bc:	18066e02 	stmdane	r6, {r1, r9, sl, fp, sp, lr}
 4c0:	00000071 	andeq	r0, r0, r1, ror r0
 4c4:	00000071 	andeq	r0, r0, r1, ror r0
 4c8:	180ac702 	stmdane	sl, {r1, r8, r9, sl, lr, pc}
 4cc:	00000353 	andeq	r0, r0, r3, asr r3
 4d0:	00000353 	andeq	r0, r0, r3, asr r3
 4d4:	0006b202 	andeq	fp, r6, r2, lsl #4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <watchdog_feed+0x2bff48>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <watchdog_feed+0xf82af8>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <watchdog_feed+0x380ae8>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <watchdog_feed+0x380b04>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  6c:	0a000006 	beq	8c <.debug_abbrev+0x8c>
  70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  74:	0b3b0b3a 	bleq	ec2d64 <watchdog_feed+0xec2c00>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  80:	0300340b 	movweq	r3, #1035	; 0x40b
  84:	3b0b3a0e 	blcc	2ce8c4 <watchdog_feed+0x2ce760>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	00051c13 	andeq	r1, r5, r3, lsl ip
  90:	00340c00 	eorseq	r0, r4, r0, lsl #24
  94:	0b3a0e03 	bleq	e838a8 <watchdog_feed+0xe83744>
  98:	0b390b3b 	bleq	e42d8c <watchdog_feed+0xe42c28>
  9c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  a0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  a4:	03193f01 	tsteq	r9, #1, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <watchdog_feed+0x2ce784>
  ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  b4:	97184006 	ldrls	r4, [r8, -r6]
  b8:	13011942 	movwne	r1, #6466	; 0x1942
  bc:	340e0000 	strcc	r0, [lr], #-0
  c0:	490e0300 	stmdbmi	lr, {r8, r9}
  c4:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  c8:	0f000018 	svceq	0x00000018
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
  d8:	11010182 	smlabbne	r1, r2, r1, r0
  dc:	01133101 	tsteq	r3, r1, lsl #2
  e0:	11000013 	tstne	r0, r3, lsl r0
  e4:	0001828a 	andeq	r8, r1, sl, lsl #5
  e8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  ec:	12000018 	andne	r0, r0, #24, 0
  f0:	13490101 	movtne	r0, #37121	; 0x9101
  f4:	00001301 	andeq	r1, r0, r1, lsl #6
  f8:	49002113 	stmdbmi	r0, {r0, r1, r4, r8, sp}
  fc:	000b2f13 	andeq	r2, fp, r3, lsl pc
 100:	82891400 	addhi	r1, r9, #0, 8
 104:	01110101 	tsteq	r1, r1, lsl #2
 108:	00001331 	andeq	r1, r0, r1, lsr r3
 10c:	3f012e15 	svccc	0x00012e15
 110:	3a0e0319 	bcc	380d7c <watchdog_feed+0x380c18>
 114:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 118:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 11c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 120:	97184006 	ldrls	r4, [r8, -r6]
 124:	13011942 	movwne	r1, #6466	; 0x1942
 128:	05160000 	ldreq	r0, [r6, #-0]
 12c:	3a080300 	bcc	200d34 <watchdog_feed+0x200bd0>
 130:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 134:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 138:	1742b717 	smlaldne	fp, r2, r7, r7
 13c:	05170000 	ldreq	r0, [r7, #-0]
 140:	3a0e0300 	bcc	380d48 <watchdog_feed+0x380be4>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 14c:	1742b717 	smlaldne	fp, r2, r7, r7
 150:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 154:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 158:	030e6e19 	movweq	r6, #60953	; 0xee19
 15c:	3b0b3a0e 	blcc	2ce99c <watchdog_feed+0x2ce838>
 160:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000064 	andeq	r0, r0, r4, rrx
   8:	00000070 	andeq	r0, r0, r0, ror r0
   c:	70500001 	subsvc	r0, r0, r1
  10:	7c000000 	stcvc	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00004c00 	andeq	r4, r0, r0, lsl #24
  2c:	00005800 	andeq	r5, r0, r0, lsl #16
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000058 	andeq	r0, r0, r8, asr r0
  38:	00000064 	andeq	r0, r0, r4, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	003c0000 	eorseq	r0, ip, r0
  50:	00440000 	subeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00004450 	andeq	r4, r0, r0, asr r4
  5c:	00004c00 	andeq	r4, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  78:	00001000 	andeq	r1, r0, r0
  7c:	50000100 	andpl	r0, r0, r0, lsl #2
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	0000001b 	andeq	r0, r0, fp, lsl r0
  88:	00030005 	andeq	r0, r3, r5
  8c:	1b000000 	blne	94 <.debug_loc+0x94>
  90:	3c000000 	stccc	0, cr0, [r0], {-0}
  94:	04000000 	streq	r0, [r0], #-0
  98:	5001f300 	andpl	pc, r1, r0, lsl #6
  9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  a0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000018f 	andeq	r0, r0, pc, lsl #3
   4:	00860003 	addeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
  30:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
  34:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; fffffe84 <watchdog_feed+0xfffffd20>
  38:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
  3c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  40:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  44:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  48:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  4c:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
  50:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
  54:	30325f72 	eorscc	r5, r2, r2, ror pc
  58:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  5c:	30343253 	eorscc	r3, r4, r3, asr r2
  60:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
  64:	32327270 	eorscc	r7, r2, #112, 4
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
  7c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  80:	0100632e 	tsteq	r0, lr, lsr #6
  84:	70720000 	rsbsvc	r0, r2, r0
  88:	00682e69 	rsbeq	r2, r8, r9, ror #28
  8c:	00000002 	andeq	r0, r0, r2
  90:	05002b05 	streq	r2, [r0, #-2821]	; 0xfffff4fb
  94:	00000002 	andeq	r0, r0, r2
  98:	010d0300 	mrseq	r0, SP_mon
  9c:	03050106 	movweq	r0, #20742	; 0x5106
  a0:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
  a4:	03050106 	movweq	r0, #20742	; 0x5106
  a8:	2a054b06 	bcs	152cc8 <watchdog_feed+0x152b64>
  ac:	03050106 	movweq	r0, #20742	; 0x5106
  b0:	0567062e 	strbeq	r0, [r7, #-1582]!	; 0xfffff9d2
  b4:	05670601 	strbeq	r0, [r7, #-1537]!	; 0xfffff9ff
  b8:	06a00625 	strteq	r0, [r0], r5, lsr #12
  bc:	06030501 	streq	r0, [r3], -r1, lsl #10
  c0:	052e062f 	streq	r0, [lr, #-1583]!	; 0xfffff9d1
  c4:	25052f01 	strcs	r2, [r5, #-3841]	; 0xfffff0ff
  c8:	01063006 	tsteq	r6, r6
  cc:	2f060305 	svccs	0x00060305
  d0:	01054a06 	tsteq	r5, r6, lsl #20
  d4:	0627054b 	strteq	r0, [r7], -fp, asr #10
  d8:	05010630 	streq	r0, [r1, #-1584]	; 0xfffff9d0
  dc:	062f0603 	strteq	r0, [pc], -r3, lsl #12
  e0:	4b01054a 	blmi	41610 <watchdog_feed+0x414ac>
  e4:	30061f05 	andcc	r1, r6, r5, lsl #30
  e8:	052f0305 	streq	r0, [pc, #-773]!	; fffffdeb <watchdog_feed+0xfffffc87>
  ec:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
  f0:	1a054b01 	bne	152cfc <watchdog_feed+0x152b98>
  f4:	03056806 	movweq	r6, #22534	; 0x5806
  f8:	0601052f 	streq	r0, [r1], -pc, lsr #10
  fc:	061c0567 	ldreq	r0, [ip], -r7, ror #10
 100:	2f030568 	svccs	0x00030568
 104:	67060105 	strvs	r0, [r6, -r5, lsl #2]
 108:	68062d05 	stmdavs	r6, {r0, r2, r8, sl, fp, sp}
 10c:	052f0305 	streq	r0, [pc, #-773]!	; fffffe0f <watchdog_feed+0xfffffcab>
 110:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 114:	2a054b01 	bcs	152d20 <watchdog_feed+0x152bbc>
 118:	03056806 	movweq	r6, #22534	; 0x5806
 11c:	060a052f 	streq	r0, [sl], -pc, lsr #10
 120:	2f010501 	svccs	0x00010501
 124:	4c062a05 			; <UNDEFINED> instruction: 0x4c062a05
 128:	052f0305 	streq	r0, [pc, #-773]!	; fffffe2b <watchdog_feed+0xfffffcc7>
 12c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 130:	01052e26 	tsteq	r5, r6, lsr #28
 134:	062b054b 	strteq	r0, [fp], -fp, asr #10
 138:	2f030568 	svccs	0x00030568
 13c:	01060a05 	tsteq	r6, r5, lsl #20
 140:	052e2605 	streq	r2, [lr, #-1541]!	; 0xfffff9fb
 144:	1c054b01 			; <UNDEFINED> instruction: 0x1c054b01
 148:	03056806 	movweq	r6, #22534	; 0x5806
 14c:	0601052f 	streq	r0, [r1], -pc, lsr #10
 150:	061e054b 	ldreq	r0, [lr], -fp, asr #10
 154:	2f030530 	svccs	0x00030530
 158:	0601059f 			; <UNDEFINED> instruction: 0x0601059f
 15c:	061a052f 	ldreq	r0, [sl], -pc, lsr #10
 160:	4b030568 	blmi	c1708 <watchdog_feed+0xc15a4>
 164:	04020001 	streq	r0, [r2], #-1
 168:	02008202 	andeq	r8, r0, #536870912	; 0x20000000
 16c:	00010204 	andeq	r0, r1, r4, lsl #4
 170:	13020402 	movwne	r0, #9218	; 0x2402
 174:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 178:	2f060204 	svccs	0x00060204
 17c:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 180:	48060104 	stmdami	r6, {r2, r8}
 184:	01040200 	mrseq	r0, R12_usr
 188:	04020001 	streq	r0, [r2], #-1
 18c:	0c02d601 	stceq	6, cr13, [r2], {1}
 190:	Address 0x0000000000000190 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
   4:	5f435453 	svcpl	0x00435453
   8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
   c:	61770054 	cmnvs	r7, r4, asr r0
  10:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
  14:	695f676f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
  18:	75725f73 	ldrbvc	r5, [r2, #-3955]!	; 0xfffff08d
  1c:	6e696e6e 	cdpvs	14, 6, cr6, cr9, cr14, {3}
  20:	61770067 	cmnvs	r7, r7, rrx
  24:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
  28:	735f676f 	cmpvc	pc, #29097984	; 0x1bc0000
  2c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  30:	6369745f 	cmnvs	r9, #1593835520	; 0x5f000000
  34:	7700736b 	strvc	r7, [r0, -fp, ror #6]
  38:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  3c:	5f676f64 	svcpl	0x00676f64
  40:	74756873 	ldrbtvc	r6, [r5], #-2163	; 0xfffff78d
  44:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  48:	5f4d5000 	svcpl	0x004d5000
  4c:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  50:	63697400 	cmnvs	r9, #0, 8
  54:	7700736b 	strvc	r7, [r0, -fp, ror #6]
  58:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  5c:	5f676f64 	svcpl	0x00676f64
  60:	5f746567 	svcpl	0x00746567
  64:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  68:	66656c5f 			; <UNDEFINED> instruction: 0x66656c5f
  6c:	736d5f74 	cmnvc	sp, #116, 30	; 0x1d0
  70:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  74:	77003233 	smladxvc	r0, r3, r2, r3
  78:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  7c:	5f676f64 	svcpl	0x00676f64
  80:	5f746567 	svcpl	0x00746567
  84:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  88:	66656c5f 			; <UNDEFINED> instruction: 0x66656c5f
  8c:	69745f74 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  90:	00736b63 	rsbseq	r6, r3, r3, ror #22
  94:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  98:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  9c:	61686320 	cmnvs	r8, r0, lsr #6
  a0:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  a4:	5f6e6165 	svcpl	0x006e6165
  a8:	6f626572 	svcvs	0x00626572
  ac:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	6f687300 	svcvs	0x00687300
  c4:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	20554e47 	subscs	r4, r5, r7, asr #28
  d8:	20393943 	eorscs	r3, r9, r3, asr #18
  dc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e0:	30322031 	eorscc	r2, r2, r1, lsr r0
  e4:	30313931 	eorscc	r3, r1, r1, lsr r9
  e8:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  ec:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f4:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f8:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  fc:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 100:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 104:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 108:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 10c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 110:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 114:	205d3939 	subscs	r3, sp, r9, lsr r9
 118:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 11c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 120:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 124:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 128:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 12c:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 130:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 134:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 138:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 13c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 140:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 144:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 148:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 14c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 150:	36373131 			; <UNDEFINED> instruction: 0x36373131
 154:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 158:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 15c:	616f6c66 	cmnvs	pc, r6, ror #24
 160:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 164:	61683d69 	cmnvs	r8, r9, ror #26
 168:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
 16c:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
 170:	7066763d 	rsbvc	r7, r6, sp, lsr r6
 174:	616d2d20 	cmnvs	sp, r0, lsr #26
 178:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 17c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 180:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 184:	6b36766d 	blvs	d9db40 <watchdog_feed+0xd9d9dc>
 188:	70662b7a 	rsbvc	r2, r6, sl, ror fp
 18c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 190:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 194:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 198:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 19c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a8:	20393975 	eorscs	r3, r9, r5, ror r9
 1ac:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1b0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1b4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1b8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1bc:	61747365 	cmnvs	r4, r5, ror #6
 1c0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1c4:	4d500067 	ldclmi	0, cr0, [r0, #-412]	; 0xfffffe64
 1c8:	5341505f 	movtpl	r5, #4191	; 0x105f
 1cc:	524f5753 	subpl	r5, pc, #21757952	; 0x14c0000
 1d0:	61770044 	cmnvs	r7, r4, asr #32
 1d4:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 1d8:	675f676f 	ldrbvs	r6, [pc, -pc, ror #14]
 1dc:	745f7465 	ldrbvc	r7, [pc], #-1125	; 1e4 <.debug_str+0x1e4>
 1e0:	5f656d69 	svcpl	0x00656d69
 1e4:	7466656c 	strbtvc	r6, [r6], #-1388	; 0xfffffa94
 1e8:	0073755f 	rsbseq	r7, r3, pc, asr r5
 1ec:	72616568 	rsbvc	r6, r1, #104, 10	; 0x1a000000
 1f0:	61656274 	smcvs	22052	; 0x5624
 1f4:	61770074 	cmnvs	r7, r4, ror r0
 1f8:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 1fc:	725f676f 	subsvc	r6, pc, #29097984	; 0x1bc0000
 200:	6d757365 	ldclvs	3, cr7, [r5, #-404]!	; 0xfffffe6c
 204:	2f2e0065 	svccs	0x002e0065
 208:	66617473 			; <UNDEFINED> instruction: 0x66617473
 20c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 210:	61772f63 	cmnvs	r7, r3, ror #30
 214:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 218:	632e676f 			; <UNDEFINED> instruction: 0x632e676f
 21c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 220:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 224:	5f4e4f49 	svcpl	0x004e4f49
 228:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 22c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 230:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 234:	7700746e 	strvc	r7, [r0, -lr, ror #8]
 238:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 23c:	5f676f64 	svcpl	0x00676f64
 240:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 244:	736d5f74 	cmnvc	sp, #116, 30	; 0x1d0
 248:	74617700 	strbtvc	r7, [r1], #-1792	; 0xfffff900
 24c:	6f646863 	svcvs	0x00646863
 250:	74735f67 	ldrbtvc	r5, [r3], #-3943	; 0xfffff099
 254:	5f747261 	svcpl	0x00747261
 258:	00636573 	rsbeq	r6, r3, r3, ror r5
 25c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 260:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 264:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 268:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 26c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 270:	7700746e 	strvc	r7, [r0, -lr, ror #8]
 274:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 278:	5f676f64 	svcpl	0x00676f64
 27c:	5f746567 	svcpl	0x00746567
 280:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 284:	66656c5f 			; <UNDEFINED> instruction: 0x66656c5f
 288:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 28c:	4d500063 	ldclmi	0, cr0, [r0, #-396]	; 0xfffffe74
 290:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 294:	52575f43 	subspl	r5, r7, #268	; 0x10c
 298:	5f474643 	svcpl	0x00474643
 29c:	4c4c5546 	cfstr64mi	mvdx5, [ip], {70}	; 0x46
 2a0:	5345525f 	movtpl	r5, #21087	; 0x525f
 2a4:	2f005445 	svccs	0x00005445
 2a8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 2ac:	72742f73 	rsbsvc	r2, r4, #460	; 0x1cc
 2b0:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 2b4:	6c6f6e6e 	stclvs	14, cr6, [pc], #-440	; 104 <.debug_str+0x104>
 2b8:	6e616d6c 	cdpvs	13, 6, cr6, cr1, cr12, {3}
 2bc:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 2c0:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 2c4:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 2c8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 2cc:	75515f67 	ldrbvc	r5, [r1, #-3943]	; 0xfffff099
 2d0:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 2d4:	30325f72 	eorscc	r5, r2, r2, ror pc
 2d8:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 2dc:	30343253 	eorscc	r3, r4, r3, asr r2
 2e0:	732d584c 			; <UNDEFINED> instruction: 0x732d584c
 2e4:	32327270 	eorscc	r7, r2, #112, 4
 2e8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2ec:	6c006970 			; <UNDEFINED> instruction: 0x6c006970
 2f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 2f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 2f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 2fc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 300:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 304:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 308:	61686300 	cmnvs	r8, r0, lsl #6
 30c:	61770072 	cmnvs	r7, r2, ror r0
 310:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 314:	735f676f 	cmpvc	pc, #29097984	; 0x1bc0000
 318:	00706f74 	rsbseq	r6, r0, r4, ror pc
 31c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 320:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 324:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 328:	6b746e69 	blvs	1d1bcd4 <watchdog_feed+0x1d1bb70>
 32c:	5f4d5000 	svcpl	0x004d5000
 330:	53545352 	cmppl	r4, #1207959553	; 0x48000001
 334:	5341525f 	movtpl	r5, #4703	; 0x125f
 338:	52454250 	subpl	r4, r5, #80, 4
 33c:	49505952 	ldmdbmi	r0, {r1, r4, r6, r8, fp, ip, lr}^
 340:	4c41485f 	mcrrmi	8, 5, r4, r1, cr15
 344:	75700054 	ldrbvc	r0, [r0, #-84]!	; 0xffffffac
 348:	50006b74 	andpl	r6, r0, r4, ror fp
 34c:	53525f4d 	cmppl	r2, #308	; 0x134
 350:	50004354 	andpl	r4, r0, r4, asr r3
 354:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 358:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 35c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 360:	61770074 	cmnvs	r7, r4, ror r0
 364:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 368:	665f676f 	ldrbvs	r6, [pc], -pc, ror #14
 36c:	00646565 	rsbeq	r6, r4, r5, ror #10
 370:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 374:	63206465 			; <UNDEFINED> instruction: 0x63206465
 378:	00726168 	rsbseq	r6, r2, r8, ror #2
 37c:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 380:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
 384:	6174735f 	cmnvs	r4, pc, asr r3
 388:	755f7472 	ldrbvc	r7, [pc, #-1138]	; ffffff1e <watchdog_feed+0xfffffdba>
 38c:	61770073 	cmnvs	r7, r3, ror r0
 390:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 394:	725f676f 	subsvc	r6, pc, #29097984	; 0x1bc0000
 398:	6f6f6265 	svcvs	0x006f6265
 39c:	4d500074 	ldclmi	0, cr0, [r0, #-464]	; 0xfffffe30
 3a0:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 3a4:	Address 0x00000000000003a4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <watchdog_feed+0x80a48c>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000003c 	andeq	r0, r0, ip, lsr r0
  34:	00000010 	andeq	r0, r0, r0, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000064 	andeq	r0, r0, r4, rrx
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000014 	andeq	r0, r0, r4, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	00000018 	andeq	r0, r0, r8, lsl r0
  80:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  84:	00018e02 	andeq	r8, r1, r2, lsl #28
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000094 	muleq	r0, r4, r0
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  9c:	00018e02 	andeq	r8, r1, r2, lsl #28
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	000000cc 	andeq	r0, r0, ip, asr #1
  c4:	00000018 	andeq	r0, r0, r8, lsl r0
  c8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  cc:	00018e02 	andeq	r8, r1, r2, lsl #28
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	000000e4 	andeq	r0, r0, r4, ror #1
  dc:	00000010 	andeq	r0, r0, r0, lsl r0
  e0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e4:	00018e02 	andeq	r8, r1, r2, lsl #28
  e8:	00000014 	andeq	r0, r0, r4, lsl r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000000f4 	strdeq	r0, [r0], -r4
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  fc:	00018e02 	andeq	r8, r1, r2, lsl #28
 100:	00000014 	andeq	r0, r0, r4, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	00000110 	andeq	r0, r0, r0, lsl r1
 10c:	0000001c 	andeq	r0, r0, ip, lsl r0
 110:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 114:	00018e02 	andeq	r8, r1, r2, lsl #28
 118:	00000014 	andeq	r0, r0, r4, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	0000012c 	andeq	r0, r0, ip, lsr #2
 124:	00000010 	andeq	r0, r0, r0, lsl r0
 128:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 12c:	00018e02 	andeq	r8, r1, r2, lsl #28
 130:	00000014 	andeq	r0, r0, r4, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	0000013c 	andeq	r0, r0, ip, lsr r1
 13c:	00000028 	andeq	r0, r0, r8, lsr #32
 140:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 144:	00018e02 	andeq	r8, r1, r2, lsl #28
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000164 	andeq	r0, r0, r4, ror #2
 154:	00000058 	andeq	r0, r0, r8, asr r0
 158:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 15c:	100e4201 	andne	r4, lr, r1, lsl #4
 160:	040e0a4c 	streq	r0, [lr], #-2636	; 0xfffff5b4
 164:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <watchdog_feed+0x12cd6c8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <watchdog_feed+0x422c0>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


yield.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000065 	andeq	r0, r0, r5, rrx
  10:	0000480c 	andeq	r4, r0, ip, lsl #16
	...
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	005c0200 	subseq	r0, ip, r0, lsl #4
  28:	02010000 	andeq	r0, r1, #0, 0
  2c:	00000006 	andeq	r0, r0, r6
  30:	00000400 	andeq	r0, r0, r0, lsl #8
  34:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000046 	andeq	r0, r0, r6, asr #32
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  2c:	00632e64 	rsbeq	r2, r3, r4, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  38:	00000002 	andeq	r0, r0, r2
  3c:	17051300 	strne	r1, [r5, -r0, lsl #6]
  40:	06010501 	streq	r0, [r1], -r1, lsl #10
  44:	00020201 	andeq	r0, r2, r1, lsl #4
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	742f7372 	strtvc	r7, [pc], #-882	; c <.debug_str+0xc>
   8:	74736972 	ldrbtvc	r6, [r3], #-2418	; 0xfffff68e
   c:	6f6e6e65 	svcvs	0x006e6e65
  10:	616d6c6c 	cmnvs	sp, ip, ror #24
  14:	6f442f6e 	svcvs	0x00442f6e
  18:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  1c:	2f73746e 	svccs	0x0073746e
  20:	69727053 	ldmdbvs	r2!, {r0, r1, r4, r6, ip, sp, lr}^
  24:	515f676e 	cmppl	pc, lr, ror #14
  28:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  2c:	325f7265 	subscc	r7, pc, #1342177286	; 0x50000006
  30:	2f323230 	svccs	0x00323230
  34:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  38:	2d584c30 	ldclcs	12, cr4, [r8, #-192]	; 0xffffff40
  3c:	32727073 	rsbscc	r7, r2, #115, 0	; 0x73
  40:	696c2f32 	stmdbvs	ip!, {r1, r4, r5, r8, r9, sl, fp, sp}^
  44:	00697062 	rsbeq	r7, r9, r2, rrx
  48:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  4c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  50:	2f637273 	svccs	0x00637273
  54:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  58:	00632e64 	rsbeq	r2, r3, r4, ror #28
  5c:	5f697072 	svcpl	0x00697072
  60:	74696177 	strbtvc	r6, [r9], #-375	; 0xfffffe89
  64:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  68:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  6c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  70:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  74:	31393130 	teqcc	r9, r0, lsr r1
  78:	20353230 	eorscs	r3, r5, r0, lsr r2
  7c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  80:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  84:	415b2029 	cmpmi	fp, r9, lsr #32
  88:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  8c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  90:	6172622d 	cmnvs	r2, sp, lsr #4
  94:	2068636e 	rsbcs	r6, r8, lr, ror #6
  98:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  9c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  a0:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  a4:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  a8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  ac:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  b0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  b4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  b8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  bc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  c0:	20706676 	rsbscs	r6, r0, r6, ror r6
  c4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  c8:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  cc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  d4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  d8:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  dc:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  e0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  e4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  e8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  ec:	6f6c666d 	svcvs	0x006c666d
  f0:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  f4:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  f8:	20647261 	rsbcs	r7, r4, r1, ror #4
  fc:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 100:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 104:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 108:	206d7261 	rsbcs	r7, sp, r1, ror #4
 10c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 110:	613d6863 	teqvs	sp, r3, ror #16
 114:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 118:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 11c:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 120:	20626467 	rsbcs	r6, r2, r7, ror #8
 124:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 128:	4f2d2062 	svcmi	0x002d2062
 12c:	4f2d2067 	svcmi	0x002d2067
 130:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 134:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 138:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 13c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 140:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 144:	20393975 	eorscs	r3, r9, r5, ror r9
 148:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 14c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 150:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 154:	Address 0x0000000000000154 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_wait+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_wait+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19, 0
   4:	e3800080 	orr	r0, r0, #128, 0	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0, 0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
  18:	e3800603 	orr	r0, r0, #3145728	; 0x300000
  1c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
  20:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
  24:	e3a00101 	mov	r0, #1073741824	; 0x40000000
  28:	eee80a10 	vmsr	fpexc, r0
  2c:	e3a000db 	mov	r0, #219, 0	; 0xdb
  30:	e121f000 	msr	CPSR_c, r0
  34:	e3a000d3 	mov	r0, #211, 0	; 0xd3
  38:	e121f000 	msr	CPSR_c, r0
  3c:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  40:	e3a0b000 	mov	fp, #0, 0
  44:	ebfffffe 	bl	0 <_cstart>
  48:	ebfffffe 	bl	0 <rpi_reboot>

0000004c <PUT32>:
  4c:	e5801000 	str	r1, [r0]
  50:	e12fff1e 	bx	lr

00000054 <GET32>:
  54:	e5900000 	ldr	r0, [r0]
  58:	e12fff1e 	bx	lr

0000005c <BRANCHTO>:
  5c:	e12fff10 	bx	r0

00000060 <m4add>:
  60:	ee000a10 	vmov	s0, r0
  64:	ee001a90 	vmov	s1, r1
  68:	ee012a10 	vmov	s2, r2
  6c:	ee013a90 	vmov	s3, r3
  70:	ee302a20 	vadd.f32	s4, s0, s1
  74:	ee712a21 	vadd.f32	s5, s2, s3
  78:	ee120a90 	vmov	r0, s5
  7c:	e12fff1e 	bx	lr

00000080 <m4add2>:
  80:	ee000a10 	vmov	s0, r0
  84:	ee001a90 	vmov	s1, r1
  88:	ee012a10 	vmov	s2, r2
  8c:	ee013a90 	vmov	s3, r3
  90:	ee302a20 	vadd.f32	s4, s0, s1
  94:	ee712a21 	vadd.f32	s5, s2, s3
  98:	ee120a10 	vmov	r0, s4
  9c:	e12fff1e 	bx	lr

000000a0 <m4vmov>:
  a0:	ee020a10 	vmov	s4, r0
  a4:	ee020a90 	vmov	s5, r0
  a8:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <m4vmov+0x168d78c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <m4vmov+0x42384>
  1c:	Address 0x000000000000001c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31, 0
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1, 0
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0, 0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a5 	andeq	r0, r0, r5, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001a8 	andeq	r0, r0, r8, lsr #3
  10:	0002480c 	andeq	r4, r2, ip, lsl #16
  14:	0000dd00 	andeq	sp, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	53070403 	movwpl	r0, #29699	; 0x7403
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	58060103 	stmdapl	r6, {r0, r1, r8}
  3c:	03000002 	movweq	r0, #2
  40:	013d0502 	teqeq	sp, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	00024f05 	andeq	r4, r2, r5, lsl #30
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000181 	andeq	r0, r0, r1, lsl #3
  54:	8c080103 	stfhis	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00ca0702 	sbceq	r0, sl, r2, lsl #14
  60:	12050000 	andne	r0, r5, #0, 0
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000a907 	andeq	sl, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000160 	andeq	r0, r0, r0, ror #2
  7c:	9e080103 	adflse	f0, f0, f3
  80:	06000001 	streq	r0, [r0], -r1
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02640700 	rsbeq	r0, r4, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000001f 	andeq	r0, r0, pc, lsl r0
  9c:	00500701 	subseq	r0, r0, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000005f 	andeq	r0, r0, pc, asr r0
  a8:	006e0705 	rsbeq	r0, lr, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	0000007d 	andeq	r0, r0, sp, ror r0
  b4:	018f0707 	orreq	r0, pc, r7, lsl #14
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	0000009a 	muleq	r0, sl, r0
  c0:	47050002 	strmi	r0, [r5, -r2]
  c4:	04000001 	streq	r0, [r0], #-1
  c8:	00830315 	addeq	r0, r3, r5, lsl r3
  cc:	0a080000 	beq	200008 <gpio_read+0x1fff20>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0033171d 	eorseq	r1, r3, sp, lsl r7
  d8:	001c0000 	andseq	r0, ip, r0
  dc:	00082020 	andeq	r2, r8, r0, lsr #32
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	0033171e 	eorseq	r1, r3, lr, lsl r7
  e8:	00280000 	eoreq	r0, r8, r0
  ec:	77082020 	strvc	r2, [r8, -r0, lsr #32]
  f0:	01000001 	tsteq	r0, r1
  f4:	0033171f 	eorseq	r1, r3, pc, lsl r7
  f8:	00340000 	eorseq	r0, r4, r0
  fc:	40092020 	andmi	r2, r9, r0, lsr #32
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00250555 	eoreq	r0, r5, r5, asr r5
 108:	00e80000 	rsceq	r0, r8, r0
 10c:	00340000 	eorseq	r0, r4, r0
 110:	9c010000 	stcls	0, cr0, [r1], {-0}
 114:	0000016e 	andeq	r0, r0, lr, ror #2
 118:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 11c:	18550100 	ldmdane	r5, {r8}^
 120:	0000002c 	andeq	r0, r0, ip, lsr #32
 124:	00000008 	andeq	r0, r0, r8
 128:	00000000 	andeq	r0, r0, r0
 12c:	0001a30b 	andeq	sl, r1, fp, lsl #6
 130:	0e580100 	rdfeqe	f0, f0, f0
 134:	0000002c 	andeq	r0, r0, ip, lsr #32
 138:	00000048 	andeq	r0, r0, r8, asr #32
 13c:	00000042 	andeq	r0, r0, r2, asr #32
 140:	66666f0c 	strbtvs	r6, [r6], -ip, lsl #30
 144:	0e590100 	rdfeqe	f0, f1, f0
 148:	0000002c 	andeq	r0, r0, ip, lsr #32
 14c:	00000088 	andeq	r0, r0, r8, lsl #1
 150:	00000086 	andeq	r0, r0, r6, lsl #1
 154:	0001040d 	andeq	r0, r1, sp, lsl #8
 158:	00039000 	andeq	r9, r3, r0
 15c:	50010e00 	andpl	r0, r1, r0, lsl #28
 160:	5001f30b 	andpl	pc, r1, fp, lsl #6
 164:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
 168:	02818080 	addeq	r8, r1, #128, 0	; 0x80
 16c:	140f0000 	strne	r0, [pc], #-0	; 8 <.debug_info+0x8>
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	00cc064e 	sbceq	r0, ip, lr, asr #12
 178:	001c0000 	andseq	r0, ip, r0
 17c:	9c010000 	stcls	0, cr0, [r1], {-0}
 180:	000001c9 	andeq	r0, r0, r9, asr #3
 184:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 188:	1a4e0100 	bne	1380590 <gpio_read+0x13804a8>
 18c:	0000002c 	andeq	r0, r0, ip, lsr #32
 190:	000000a3 	andeq	r0, r0, r3, lsr #1
 194:	0000009b 	muleq	r0, fp, r0
 198:	0100760a 	tsteq	r0, sl, lsl #12
 19c:	002c284e 	eoreq	r2, ip, lr, asr #16
 1a0:	00e50000 	rsceq	r0, r5, r0
 1a4:	00dd0000 	sbcseq	r0, sp, r0
 1a8:	dc100000 	ldcle	0, cr0, [r0], {-0}
 1ac:	51000000 	mrspl	r0, (UNDEF: 0)
 1b0:	bf000002 	svclt	0x00000002
 1b4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b8:	f3035001 	vhadd.u8	d5, d3, d1
 1bc:	11005001 	tstne	r0, r1
 1c0:	000000e4 	andeq	r0, r0, r4, ror #1
 1c4:	0000020a 	andeq	r0, r0, sl, lsl #4
 1c8:	00bb0f00 	adcseq	r0, fp, r0, lsl #30
 1cc:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 1d0:	0000bc06 	andeq	fp, r0, r6, lsl #24
 1d4:	00001000 	andeq	r1, r0, r0
 1d8:	0a9c0100 	beq	fe7005e0 <gpio_read+0xfe7004f8>
 1dc:	0a000002 	beq	1ec <.debug_info+0x1ec>
 1e0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1e4:	2c1e4901 			; <UNDEFINED> instruction: 0x2c1e4901
 1e8:	23000000 	movwcs	r0, #0
 1ec:	1f000001 	svcne	0x00000001
 1f0:	0d000001 	stceq	0, cr0, [r0, #-4]
 1f4:	000000c8 	andeq	r0, r0, r8, asr #1
 1f8:	000002d9 	ldrdeq	r0, [r0], -r9
 1fc:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
 200:	0e5001f3 	mrceq	1, 2, r0, cr0, cr3, {7}
 204:	30015101 	andcc	r5, r1, r1, lsl #2
 208:	1b0f0000 	blne	3c0008 <gpio_read+0x3bff20>
 20c:	01000001 	tsteq	r0, r1
 210:	00980642 	addseq	r0, r8, r2, asr #12
 214:	00240000 	eoreq	r0, r4, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	00000251 	andeq	r0, r0, r1, asr r2
 220:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 224:	1c420100 	stfnee	f0, [r2], {-0}
 228:	0000002c 	andeq	r0, r0, ip, lsr #32
 22c:	00000148 	andeq	r0, r0, r8, asr #2
 230:	00000144 	andeq	r0, r0, r4, asr #2
 234:	0000b40d 	andeq	fp, r0, sp, lsl #8
 238:	00039c00 	andeq	r9, r3, r0, lsl #24
 23c:	50010e00 	andpl	r0, r1, r0, lsl #28
 240:	00280c05 	eoreq	r0, r8, r5, lsl #24
 244:	010e2020 	tsteq	lr, r0, lsr #32
 248:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 24c:	00245001 	eoreq	r5, r4, r1
 250:	02860f00 	addeq	r0, r6, #0, 30
 254:	3b010000 	blcc	4025c <gpio_read+0x40174>
 258:	00007406 	andeq	r7, r0, r6, lsl #8
 25c:	00002400 	andeq	r2, r0, r0, lsl #8
 260:	989c0100 	ldmls	ip, {r8}
 264:	0a000002 	beq	274 <.debug_info+0x274>
 268:	006e6970 	rsbeq	r6, lr, r0, ror r9
 26c:	2c1b3b01 			; <UNDEFINED> instruction: 0x2c1b3b01
 270:	6d000000 	stcvs	0, cr0, [r0, #-0]
 274:	69000001 	stmdbvs	r0, {r0}
 278:	0d000001 	stceq	0, cr0, [r0, #-4]
 27c:	00000090 	muleq	r0, r0, r0
 280:	0000039c 	muleq	r0, ip, r3
 284:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 288:	20001c0c 	andcs	r1, r0, ip, lsl #24
 28c:	51010e20 	tstpl	r1, r0, lsr #28
 290:	01f33105 	mvnseq	r3, r5, lsl #2
 294:	00002450 	andeq	r2, r0, r0, asr r4
 298:	0001280f 	andeq	r2, r1, pc, lsl #16
 29c:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 2a0:	00000064 	andeq	r0, r0, r4, rrx
 2a4:	00000010 	andeq	r0, r0, r0, lsl r0
 2a8:	02d99c01 	sbcseq	r9, r9, #256	; 0x100
 2ac:	700a0000 	andvc	r0, sl, r0
 2b0:	01006e69 	tsteq	r0, r9, ror #28
 2b4:	002c1f36 	eoreq	r1, ip, r6, lsr pc
 2b8:	01920000 	orrseq	r0, r2, r0
 2bc:	018e0000 	orreq	r0, lr, r0
 2c0:	700d0000 	andvc	r0, sp, r0
 2c4:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 2c8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 2cc:	f3035001 	vhadd.u8	d5, d3, d1
 2d0:	010e5001 	tsteq	lr, r1
 2d4:	00310151 	eorseq	r0, r1, r1, asr r1
 2d8:	02740f00 	rsbseq	r0, r4, #0, 30
 2dc:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 2e0:	00000006 	andeq	r0, r0, r6
 2e4:	00006400 	andeq	r6, r0, r0, lsl #8
 2e8:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
 2ec:	0a000003 	beq	300 <.debug_info+0x300>
 2f0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 2f4:	2c212801 	stccs	8, cr2, [r1], #-4
 2f8:	b7000000 	strlt	r0, [r0, -r0]
 2fc:	b3000001 	movwlt	r0, #1
 300:	12000001 	andne	r0, r0, #1, 0
 304:	00000138 	andeq	r0, r0, r8, lsr r1
 308:	c2322801 	eorsgt	r2, r2, #65536	; 0x10000
 30c:	dc000000 	stcle	0, cr0, [r0], {-0}
 310:	d8000001 	stmdale	r0, {r0}
 314:	0c000001 	stceq	0, cr0, [r0], {1}
 318:	0066666f 	rsbeq	r6, r6, pc, ror #12
 31c:	2c0e2d01 	stccs	13, cr2, [lr], {1}
 320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 324:	fd000001 	stc2	0, cr0, [r0, #-4]
 328:	0c000001 	stceq	0, cr0, [r0], {1}
 32c:	2e010067 	cdpcs	0, 0, cr0, cr1, cr7, {3}
 330:	00002c0e 	andeq	r2, r0, lr, lsl #24
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	00021200 	andeq	r1, r2, r0, lsl #4
 33c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
 340:	2c0e3001 	stccs	0, cr3, [lr], {1}
 344:	2f000000 	svccs	0x00000000
 348:	27000002 	strcs	r0, [r0, -r2]
 34c:	10000002 	andne	r0, r0, r2
 350:	00000048 	andeq	r0, r0, r8, asr #32
 354:	00000390 	muleq	r0, r0, r3
 358:	00000363 	andeq	r0, r0, r3, ror #6
 35c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 360:	0d000076 	stceq	0, cr0, [r0, #-472]	; 0xfffffe28
 364:	0000005c 	andeq	r0, r0, ip, asr r0
 368:	0000039c 	muleq	r0, ip, r3
 36c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 370:	00000076 	andeq	r0, r0, r6, ror r0
 374:	00003013 	andeq	r3, r0, r3, lsl r0
 378:	18b60200 	ldmne	r6!, {r9}
 37c:	00000062 	andeq	r0, r0, r2, rrx
 380:	00039003 	andeq	r9, r3, r3
 384:	00781400 	rsbseq	r1, r8, r0, lsl #8
 388:	622bb602 	eorvs	fp, fp, #2097152	; 0x200000
 38c:	00000000 	andeq	r0, r0, r0
 390:	00004a15 	andeq	r4, r0, r5, lsl sl
 394:	00004a00 	andeq	r4, r0, r0, lsl #20
 398:	0ac70200 	beq	ff1c0ba0 <gpio_read+0xff1c0ab8>
 39c:	00003a15 	andeq	r3, r0, r5, lsl sl
 3a0:	00003a00 	andeq	r3, r0, r0, lsl #20
 3a4:	06b20200 	ldrteq	r0, [r2], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_read+0xf80370>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_read+0xec2c50>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <gpio_read+0xec2c68>
  64:	13490b39 	movtne	r0, #39737	; 0x9b39
  68:	0000061c 	andeq	r0, r0, ip, lsl r6
  6c:	3f012e09 	svccc	0x00012e09
  70:	3a0e0319 	bcc	380cdc <gpio_read+0x380bf4>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  80:	97184006 	ldrls	r4, [r8, -r6]
  84:	13011942 	movwne	r1, #6466	; 0x1942
  88:	050a0000 	streq	r0, [sl, #-0]
  8c:	3a080300 	bcc	200c94 <gpio_read+0x200bac>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	1742b717 	smlaldne	fp, r2, r7, r7
  9c:	340b0000 	strcc	r0, [fp], #-0
  a0:	3a0e0300 	bcc	380ca8 <gpio_read+0x380bc0>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  ac:	1742b717 	smlaldne	fp, r2, r7, r7
  b0:	340c0000 	strcc	r0, [ip], #-0
  b4:	3a080300 	bcc	200cbc <gpio_read+0x200bd4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c0:	1742b717 	smlaldne	fp, r2, r7, r7
  c4:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  c8:	11010182 	smlabbne	r1, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	828a0e00 	addhi	r0, sl, #0, 28
  d4:	18020001 	stmdane	r2, {r0}
  d8:	00184291 	mulseq	r8, r1, r2
  dc:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
  e0:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  e4:	0b3b0b3a 	bleq	ec2dd4 <gpio_read+0xec2cec>
  e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00130119 	andseq	r0, r3, r9, lsl r1
  f8:	82891000 	addhi	r1, r9, #0, 0
  fc:	01110101 	tsteq	r1, r1, lsl #2
 100:	13011331 	movwne	r1, #4913	; 0x1331
 104:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
 108:	11000182 	smlabbne	r0, r2, r1, r0
 10c:	00133101 	andseq	r3, r3, r1, lsl #2
 110:	00051200 	andeq	r1, r5, r0, lsl #4
 114:	0b3a0e03 	bleq	e83928 <gpio_read+0xe83840>
 118:	0b390b3b 	bleq	e42e0c <gpio_read+0xe42d24>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 124:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 128:	0b3a0e03 	bleq	e8393c <gpio_read+0xe83854>
 12c:	0b390b3b 	bleq	e42e20 <gpio_read+0xe42d38>
 130:	13491927 	movtne	r1, #39207	; 0x9927
 134:	13010b20 	movwne	r0, #6944	; 0x1b20
 138:	05140000 	ldreq	r0, [r4, #-0]
 13c:	3a080300 	bcc	200d44 <gpio_read+0x200c5c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0013490b 	andseq	r4, r3, fp, lsl #18
 148:	002e1500 	eoreq	r1, lr, r0, lsl #10
 14c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 150:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 154:	0b3b0b3a 	bleq	ec2e44 <gpio_read+0xec2d5c>
 158:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1, 0
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
   4:	00bf0003 	adcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	67000065 	strvs	r0, [r0, -r5, rrx]
  9c:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  a0:	00000063 	andeq	r0, r0, r3, rrx
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	0100682e 	tsteq	r0, lr, lsr #16
  ac:	74730000 	ldrbtvc	r0, [r3], #-0
  b0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  b4:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	70670000 	rsbvc	r0, r7, r0
  c0:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  c4:	00000100 	andeq	r0, r0, r0, lsl #2
  c8:	00380500 	eorseq	r0, r8, r0, lsl #10
  cc:	00000205 	andeq	r0, r0, r5, lsl #4
  d0:	27030000 	strcs	r0, [r3, -r0]
  d4:	13050501 	movwne	r0, #21761	; 0x5501
  d8:	01060705 	tsteq	r6, r5, lsl #14
  dc:	05493805 	strbeq	r3, [r9, #-2053]	; 0xfffff7fb
  e0:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
  e4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  e8:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
  ec:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
  f0:	0505ba0e 	streq	fp, [r5, #-2574]	; 0xfffff5f2
  f4:	1c052f06 	stcne	15, cr2, [r5], {6}
  f8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  fc:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 100:	12053006 	andne	r3, r5, #6, 0
 104:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 108:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 10c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 110:	06134b06 	ldreq	r4, [r3], -r6, lsl #22
 114:	4b01052e 	blmi	415d4 <gpio_read+0x414ec>
 118:	4c062405 	cfstrsmi	mvf2, [r6], {5}
 11c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 120:	01052f06 	tsteq	r5, r6, lsl #30
 124:	20054b06 	andcs	r4, r5, r6, lsl #22
 128:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 12c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 130:	49200501 	stmdbmi	r0!, {r0, r8, sl}
 134:	31060505 	tstcc	r6, r5, lsl #10
 138:	01056606 	tsteq	r5, r6, lsl #12
 13c:	0621052f 	strteq	r0, [r1], -pc, lsr #10
 140:	1305054d 	movwne	r0, #21837	; 0x554d
 144:	01060705 	tsteq	r6, r5, lsl #14
 148:	05492105 	strbeq	r2, [r9, #-261]	; 0xfffffefb
 14c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 150:	2f010566 	svccs	0x00010566
 154:	4d062305 	stcmi	3, cr2, [r6, #-20]	; 0xffffffec
 158:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 15c:	01052f06 	tsteq	r5, r6, lsl #30
 160:	2b054b06 	blcs	152d80 <gpio_read+0x152c98>
 164:	01063106 	tsteq	r6, r6, lsl #2
 168:	2f060505 	svccs	0x00060505
 16c:	01060705 	tsteq	r6, r5, lsl #14
 170:	4b060905 	blmi	18258c <gpio_read+0x1824a4>
 174:	30062e06 	andcc	r2, r6, r6, lsl #28
 178:	2f060105 	svccs	0x00060105
 17c:	30061d05 	andcc	r1, r6, r5, lsl #26
 180:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 184:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 188:	0505491d 	streq	r4, [r5, #-2333]	; 0xfffff6e3
 18c:	05133106 	ldreq	r3, [r3, #-262]	; 0xfffffefa
 190:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 194:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb97 <gpio_read+0xfffffaaf>
 198:	4a010617 	bmi	419fc <gpio_read+0x41914>
 19c:	042e2305 	strteq	r2, [lr], #-773	; 0xfffffcfb
 1a0:	06300502 	ldrteq	r0, [r0], -r2, lsl #10
 1a4:	2e00dc03 	cdpcs	12, 0, cr13, cr0, cr3, {0}
 1a8:	0c050104 	stfeqs	f0, [r5], {4}
 1ac:	7fa40306 	svcvc	0x00a40306
 1b0:	2f010501 	svccs	0x00010501
 1b4:	052a1005 	streq	r1, [sl, #-5]!
 1b8:	04023201 	streq	r3, [r2], #-513	; 0xfffffdff
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  3c:	00323354 	eorseq	r3, r2, r4, asr r3
  40:	6f697067 	svcvs	0x00697067
  44:	6165725f 	cmnvs	r5, pc, asr r2
  48:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
  4c:	00323354 	eorseq	r3, r2, r4, asr r3
  50:	4f495047 	svcmi	0x00495047
  54:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  58:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  5c:	47003054 	smlsdmi	r0, r4, r0, r3
  60:	5f4f4950 	svcpl	0x004f4950
  64:	434e5546 	movtmi	r5, #58694	; 0xe546
  68:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  6c:	50470031 	subpl	r0, r7, r1, lsr r0
  70:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  74:	5f434e55 	svcpl	0x00434e55
  78:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  80:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  84:	415f434e 	cmpmi	pc, lr, asr #6
  88:	0033544c 	eorseq	r5, r3, ip, asr #8
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	61686320 	cmnvs	r8, r0, lsr #6
  98:	50470072 	subpl	r0, r7, r2, ror r0
  9c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a0:	5f434e55 	svcpl	0x00434e55
  a4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  bc:	5f6f6970 	svcpl	0x006f6970
  c0:	5f746573 	svcpl	0x00746573
  c4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  c8:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  cc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  dc:	6f682f00 	svcvs	0x00682f00
  e0:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffb7b <gpio_read+0xfffffa93>
  e4:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
  e8:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
  ec:	2f737361 	svccs	0x00737361
  f0:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  f4:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
  f8:	70733232 	rsbsvc	r3, r3, r2, lsr r2
  fc:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 100:	2f697062 	svccs	0x00697062
 104:	66617473 			; <UNDEFINED> instruction: 0x66617473
 108:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 10c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 110:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 114:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 118:	6700745f 	smlsdvs	r0, pc, r4, r7	; <UNPREDICTABLE>
 11c:	5f6f6970 	svcpl	0x006f6970
 120:	5f746573 	svcpl	0x00746573
 124:	0066666f 	rsbeq	r6, r6, pc, ror #12
 128:	6f697067 	svcvs	0x00697067
 12c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 130:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 134:	00747570 	rsbseq	r7, r4, r0, ror r5
 138:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 13c:	6f687300 	svcvs	0x00687300
 140:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 144:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 148:	5f6f6970 	svcpl	0x006f6970
 14c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 150:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 164:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 168:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 16c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 170:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 178:	5f6f6970 	svcpl	0x006f6970
 17c:	3076656c 	rsbscc	r6, r6, ip, ror #10
 180:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 184:	6f6c2067 	svcvs	0x006c2067
 188:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 18c:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 190:	5f4f4950 	svcpl	0x004f4950
 194:	434e5546 	movtmi	r5, #58694	; 0xe546
 198:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 19c:	68630034 	stmdavs	r3!, {r2, r4, r5}^
 1a0:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 1a4:	006b6e61 	rsbeq	r6, fp, r1, ror #28
 1a8:	20554e47 	subscs	r4, r5, r7, asr #28
 1ac:	20393943 	eorscs	r3, r9, r3, asr #18
 1b0:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 1b4:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 1b8:	30313230 	eorscc	r3, r1, r0, lsr r2
 1bc:	20343238 	eorscs	r3, r4, r8, lsr r2
 1c0:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1c4:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1c8:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 1cc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <gpio_read+0xd8ddb8>
 1d8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1dc:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1e0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1e4:	316d7261 	cmncc	sp, r1, ror #4
 1e8:	6a363731 	bvs	d8deb4 <gpio_read+0xd8ddcc>
 1ec:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1f0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1f4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1f8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1fc:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 200:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 204:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 208:	20706676 	rsbscs	r6, r0, r6, ror r6
 20c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 210:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 214:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 218:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 21c:	7a6b3676 	bvc	1acdbfc <gpio_read+0x1acdb14>
 220:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 224:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 228:	4f2d2062 	svcmi	0x002d2062
 22c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 230:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 234:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 238:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 23c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 240:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 244:	00676e69 	rsbeq	r6, r7, r9, ror #28
 248:	6f697067 	svcvs	0x00697067
 24c:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
 250:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 254:	00746e69 	rsbseq	r6, r4, r9, ror #28
 258:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 25c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 260:	00726168 	rsbseq	r6, r2, r8, ror #2
 264:	4f495047 	svcmi	0x00495047
 268:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 26c:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 270:	00545550 	subseq	r5, r4, r0, asr r5
 274:	6f697067 	svcvs	0x00697067
 278:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 27c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 280:	6f697463 	svcvs	0x00697463
 284:	7067006e 	rsbvc	r0, r7, lr, rrx
 288:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 28c:	6f5f7465 	svcvs	0x005f7465
 290:	Address 0x0000000000000290 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_read+0xfffffde8>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_read+0x4233c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005cd 	andeq	r0, r0, sp, asr #11
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001be 			; <UNDEFINED> instruction: 0x000001be
  10:	00004b0c 	andeq	r4, r0, ip, lsl #22
  14:	0000fe00 	andeq	pc, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	58070403 	stmdapl	r7, {r0, r1, sl}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	9c060103 	stflss	f0, [r6], {3}
  3c:	03000002 	movweq	r0, #2
  40:	014e0502 	cmpeq	lr, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	00027c05 	andeq	r7, r2, r5, lsl #24
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000019c 	muleq	r0, ip, r1
  54:	bc080103 	stflts	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00eb0702 	rsceq	r0, fp, r2, lsl #14
  60:	73050000 	movwvc	r0, #20480	; 0x5000
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000d907 	andeq	sp, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000165 	andeq	r0, r0, r5, ror #2
  7c:	b9080103 	stmdblt	r8, {r0, r1, r8}
  80:	06000001 	streq	r0, [r0], -r1
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02b20700 	adcseq	r0, r2, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000002e 	andeq	r0, r0, lr, lsr #32
  9c:	00800701 	addeq	r0, r0, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000008f 	andeq	r0, r0, pc, lsl #1
  a8:	009e0705 	addseq	r0, lr, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	000000ad 	andeq	r0, r0, sp, lsr #1
  b4:	01aa0707 			; <UNDEFINED> instruction: 0x01aa0707
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000ca 	andeq	r0, r0, sl, asr #1
  c0:	3f080002 	svccc	0x00080002
  c4:	2c000000 	stccs	0, cr0, [r0], {-0}
  c8:	5e080602 	cfmadd32pl	mvax0, mvfx0, mvfx8, mvfx2
  cc:	09000001 	stmdbeq	r0, {r0}
  d0:	02006f69 	andeq	r6, r0, #420	; 0x1a4
  d4:	00330909 	eorseq	r0, r3, r9, lsl #18
  d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  dc:	00726569 	rsbseq	r6, r2, r9, ror #10
  e0:	33090a02 	movwcc	r0, #39426	; 0x9a02
  e4:	04000000 	streq	r0, [r0], #-0
  e8:	72696909 	rsbvc	r6, r9, #147456	; 0x24000
  ec:	09110200 	ldmdbeq	r1, {r9}
  f0:	00000033 	andeq	r0, r0, r3, lsr r0
  f4:	636c0908 	cmnvs	ip, #8, 18	; 0x20000
  f8:	13020072 	movwne	r0, #8306	; 0x2072
  fc:	00003309 	andeq	r3, r0, r9, lsl #6
 100:	6d090c00 	stcvs	12, cr0, [r9, #-0]
 104:	02007263 	andeq	r7, r0, #805306374	; 0x30000006
 108:	00330914 	eorseq	r0, r3, r4, lsl r9
 10c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
 110:	0072736c 	rsbseq	r7, r2, ip, ror #6
 114:	33091502 	movwcc	r1, #38146	; 0x9502
 118:	14000000 	strne	r0, [r0], #-0
 11c:	72736d09 	rsbsvc	r6, r3, #576	; 0x240
 120:	09160200 	ldmdbeq	r6, {r9}
 124:	00000033 	andeq	r0, r0, r3, lsr r0
 128:	02660a18 	rsbeq	r0, r6, #24, 20	; 0x18000
 12c:	17020000 	strne	r0, [r2, -r0]
 130:	00003309 	andeq	r3, r0, r9, lsl #6
 134:	7c0a1c00 	stcvc	12, cr1, [sl], {-0}
 138:	02000001 	andeq	r0, r0, #1, 0
 13c:	0033091b 	eorseq	r0, r3, fp, lsl r9
 140:	0a200000 	beq	800148 <uart_disable+0x7fff7c>
 144:	0000000f 	andeq	r0, r0, pc
 148:	33091d02 	movwcc	r1, #40194	; 0x9d02
 14c:	24000000 	strcs	r0, [r0], #-0
 150:	0001330a 	andeq	r3, r1, sl, lsl #6
 154:	091e0200 	ldmdbeq	lr, {r9}
 158:	00000033 	andeq	r0, r0, r3, lsr r0
 15c:	380b0028 	stmdacc	fp, {r3, r5}
 160:	01000001 	tsteq	r0, r1
 164:	01740908 	cmneq	r4, r8, lsl #18
 168:	50040000 	andpl	r0, r4, r0
 16c:	040c2021 	streq	r2, [ip], #-33	; 0xffffffdf
 170:	00000033 	andeq	r0, r0, r3, lsr r0
 174:	00016e0d 	andeq	r6, r1, sp, lsl #28
 178:	026e0b00 	rsbeq	r0, lr, #0, 22
 17c:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
 180:	00018f23 	andeq	r8, r1, r3, lsr #30
 184:	21504000 	cmpcs	r0, r0
 188:	c2040c20 	andgt	r0, r4, #32, 24	; 0x2000
 18c:	0d000000 	stceq	0, cr0, [r0, #-0]
 190:	00000189 	andeq	r0, r0, r9, lsl #3
 194:	0002850e 	andeq	r8, r2, lr, lsl #10
 198:	06cc0100 	strbeq	r0, [ip], r0, lsl #2
 19c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	01b49c01 			; <UNDEFINED> instruction: 0x01b49c01
 1a8:	c00f0000 	andgt	r0, pc, r0
 1ac:	b4000001 	strlt	r0, [r0], #-1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00006510 	andeq	r6, r0, r0, lsl r5
 1b8:	05b60100 	ldreq	r0, [r6, #256]!	; 0x100
 1bc:	00000025 	andeq	r0, r0, r5, lsr #32
 1c0:	00000198 	muleq	r0, r8, r1
 1c4:	00000020 	andeq	r0, r0, r0, lsr #32
 1c8:	01eb9c01 	mvneq	r9, r1, lsl #24
 1cc:	a00f0000 	andge	r0, pc, r0
 1d0:	a0000001 	andge	r0, r0, r1
 1d4:	11000005 	tstne	r0, r5
 1d8:	000001a8 	andeq	r0, r0, r8, lsr #3
 1dc:	000005ac 	andeq	r0, r0, ip, lsr #11
 1e0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1e4:	2150640c 	cmpcs	r0, ip, lsl #8
 1e8:	10000020 	andne	r0, r0, r0, lsr #32
 1ec:	0000018e 	andeq	r0, r0, lr, lsl #3
 1f0:	2505b301 	strcs	fp, [r5, #-769]	; 0xfffffcff
 1f4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 1f8:	10000001 	andne	r0, r0, r1
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0002189c 	muleq	r2, ip, r8
 204:	01900f00 	orrseq	r0, r0, r0, lsl #30
 208:	05a00000 	streq	r0, [r0, #0]!
 20c:	940f0000 	strls	r0, [pc], #-0	; 8 <.debug_info+0x8>
 210:	09000001 	stmdbeq	r0, {r0}
 214:	00000003 	andeq	r0, r0, r3
 218:	0002a80e 	andeq	sl, r2, lr, lsl #16
 21c:	06ab0100 	strteq	r0, [fp], r0, lsl #2
 220:	00000158 	andeq	r0, r0, r8, asr r1
 224:	00000030 	andeq	r0, r0, r0, lsr r0
 228:	027c9c01 	rsbseq	r9, ip, #256	; 0x100
 22c:	63130000 	tstvs	r3, #0, 0
 230:	19ab0100 	stmibne	fp!, {r8}
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000004 	andeq	r0, r0, r4
 23c:	00000000 	andeq	r0, r0, r0
 240:	0001640f 	andeq	r6, r1, pc, lsl #8
 244:	0005a000 	andeq	sl, r5, r0
 248:	01680f00 	cmneq	r8, r0, lsl #30
 24c:	02db0000 	sbcseq	r0, fp, #0, 0
 250:	7c140000 	ldcvc	0, cr0, [r4], {-0}
 254:	b8000001 	stmdalt	r0, {r0}
 258:	72000005 	andvc	r0, r0, #5, 0
 25c:	12000002 	andne	r0, r0, #2, 0
 260:	0c055001 	stceq	0, cr5, [r5], {1}
 264:	20215040 	eorcs	r5, r1, r0, asr #32
 268:	05510112 	ldrbeq	r0, [r1, #-274]	; 0xfffffeee
 26c:	ff080074 			; <UNDEFINED> instruction: 0xff080074
 270:	800f001a 	andhi	r0, pc, sl, lsl r0	; <UNPREDICTABLE>
 274:	a0000001 	andge	r0, r0, r1
 278:	00000005 	andeq	r0, r0, r5
 27c:	00014410 	andeq	r4, r1, r0, lsl r4
 280:	05a30100 	streq	r0, [r3, #256]!	; 0x100
 284:	00000025 	andeq	r0, r0, r5, lsr #32
 288:	00000128 	andeq	r0, r0, r8, lsr #2
 28c:	00000030 	andeq	r0, r0, r0, lsr r0
 290:	02db9c01 	sbcseq	r9, fp, #256	; 0x100
 294:	63150000 	tstvs	r5, #0, 0
 298:	09a70100 	stmibeq	r7!, {r8}
 29c:	00000025 	andeq	r0, r0, r5, lsr #32
 2a0:	00000024 	andeq	r0, r0, r4, lsr #32
 2a4:	00000022 	andeq	r0, r0, r2, lsr #32
 2a8:	0001300f 	andeq	r3, r1, pc
 2ac:	0005a000 	andeq	sl, r5, r0
 2b0:	01340f00 	teqeq	r4, r0, lsl #30
 2b4:	03090000 	movweq	r0, #36864	; 0x9000
 2b8:	44140000 	ldrmi	r0, [r4], #-0
 2bc:	ac000001 	stcge	0, cr0, [r0], {1}
 2c0:	d1000005 	tstle	r0, r5
 2c4:	12000002 	andne	r0, r0, #2, 0
 2c8:	0c055001 	stceq	0, cr5, [r5], {1}
 2cc:	20215040 	eorcs	r5, r1, r0, asr #32
 2d0:	014c0f00 	cmpeq	ip, r0, lsl #30
 2d4:	05a00000 	streq	r0, [r0, #0]!
 2d8:	10000000 	andne	r0, r0, r0
 2dc:	00000052 	andeq	r0, r0, r2, asr r0
 2e0:	25059401 	strcs	r9, [r5, #-1025]	; 0xfffffbff
 2e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 2e8:	20000001 	andcs	r0, r0, r1
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	0003099c 	muleq	r3, ip, r9
 2f4:	01141100 	tsteq	r4, r0, lsl #2
 2f8:	05ac0000 	streq	r0, [ip, #0]!
 2fc:	01120000 	tsteq	r2, r0
 300:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 304:	00202150 	eoreq	r2, r0, r0, asr r1
 308:	00141000 	andseq	r1, r4, r0
 30c:	8b010000 	blhi	40314 <uart_disable+0x40148>
 310:	00002505 	andeq	r2, r0, r5, lsl #10
 314:	0000f000 	andeq	pc, r0, r0
 318:	00001800 	andeq	r1, r0, r0, lsl #16
 31c:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
 320:	11000003 	tstne	r0, r3
 324:	000000fc 	strdeq	r0, [r0], -ip
 328:	000005ac 	andeq	r0, r0, ip, lsr #11
 32c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 330:	2150640c 	cmpcs	r0, ip, lsl #8
 334:	0e000020 	cdpeq	0, 0, cr0, cr0, cr0, {1}
 338:	00000076 	andeq	r0, r0, r6, ror r0
 33c:	40064501 	andmi	r4, r6, r1, lsl #10
 340:	b0000000 	andlt	r0, r0, r0
 344:	01000000 	mrseq	r0, (UNDEF: 0)
 348:	0004849c 	muleq	r4, ip, r4
 34c:	00061600 	andeq	r1, r6, r0, lsl #12
 350:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 354:	0000620e 	andeq	r6, r0, lr, lsl #4
 358:	14010e00 	strne	r0, [r1], #-3584	; 0xfffff200
 35c:	00000050 	andeq	r0, r0, r0, asr r0
 360:	000005c4 	andeq	r0, r0, r4, asr #11
 364:	00000373 	andeq	r0, r0, r3, ror r3
 368:	01500112 	cmpeq	r0, r2, lsl r1
 36c:	5101123e 	tstpl	r1, lr, lsr r2
 370:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
 374:	0000005c 	andeq	r0, r0, ip, asr r0
 378:	000005c4 	andeq	r0, r0, r4, asr #11
 37c:	0000038b 	andeq	r0, r0, fp, lsl #7
 380:	01500112 	cmpeq	r0, r2, lsl r1
 384:	5101123f 	tstpl	r1, pc, lsr r2
 388:	0f003201 	svceq	0x00003201
 38c:	00000060 	andeq	r0, r0, r0, rrx
 390:	000005a0 	andeq	r0, r0, r0, lsr #11
 394:	00006c14 	andeq	r6, r0, r4, lsl ip
 398:	00053d00 	andeq	r3, r5, r0, lsl #26
 39c:	0003b000 	andeq	fp, r3, r0
 3a0:	50011200 	andpl	r1, r1, r0, lsl #4
 3a4:	50040c05 	andpl	r0, r4, r5, lsl #24
 3a8:	01122021 	tsteq	r2, r1, lsr #32
 3ac:	00310151 	eorseq	r0, r1, r1, asr r1
 3b0:	0000700f 	andeq	r7, r0, pc
 3b4:	0005a000 	andeq	sl, r5, r0
 3b8:	00801400 	addeq	r1, r0, r0, lsl #8
 3bc:	05b80000 	ldreq	r0, [r8, #0]!
 3c0:	03d20000 	bicseq	r0, r2, #0, 0
 3c4:	01120000 	tsteq	r2, r0
 3c8:	00740250 	rsbseq	r0, r4, r0, asr r2
 3cc:	01510112 	cmpeq	r1, r2, lsl r1
 3d0:	8c140030 	ldchi	0, cr0, [r4], {48}	; 0x30
 3d4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3d8:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
 3dc:	12000003 	andne	r0, r0, #3, 0
 3e0:	0c055001 	stceq	0, cr5, [r5], {1}
 3e4:	20215044 	eorcs	r5, r1, r4, asr #32
 3e8:	01510112 	cmpeq	r1, r2, lsl r1
 3ec:	98140030 	ldmdals	r4, {r4, r5}
 3f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3f4:	0a000005 	beq	410 <.debug_info+0x410>
 3f8:	12000004 	andne	r0, r0, #4, 0
 3fc:	0c055001 	stceq	0, cr5, [r5], {1}
 400:	2021504c 	eorcs	r5, r1, ip, asr #32
 404:	01510112 	cmpeq	r1, r2, lsl r1
 408:	a4140033 	ldrge	r0, [r4], #-51	; 0xffffffcd
 40c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 410:	26000005 	strcs	r0, [r0], -r5
 414:	12000004 	andne	r0, r0, #4, 0
 418:	0c055001 	stceq	0, cr5, [r5], {1}
 41c:	20215050 	eorcs	r5, r1, r0, asr r0
 420:	01510112 	cmpeq	r1, r2, lsl r1
 424:	b0140030 	andslt	r0, r4, r0, lsr r0
 428:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 42c:	43000005 	movwmi	r0, #5
 430:	12000004 	andne	r0, r0, #4, 0
 434:	0c055001 	stceq	0, cr5, [r5], {1}
 438:	20215048 	eorcs	r5, r1, r8, asr #32
 43c:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
 440:	1400c708 	strne	ip, [r0], #-1800	; 0xfffff8f8
 444:	000000bc 	strheq	r0, [r0], -ip
 448:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 44c:	00000461 	andeq	r0, r0, r1, ror #8
 450:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 454:	2150680c 	cmpcs	r0, ip, lsl #16
 458:	51011220 	tstpl	r1, r0, lsr #4
 45c:	010e0a03 	tsteq	lr, r3, lsl #20
 460:	00c81400 	sbceq	r1, r8, r0, lsl #8
 464:	05b80000 	ldreq	r0, [r8, #0]!
 468:	047a0000 	ldrbteq	r0, [sl], #-0
 46c:	01120000 	tsteq	r2, r0
 470:	00740250 	rsbseq	r0, r4, r0, asr r2
 474:	01510112 	cmpeq	r1, r2, lsl r1
 478:	cc0f0033 	stcgt	0, cr0, [pc], {51}	; 0x33
 47c:	a0000000 	andge	r0, r0, r0
 480:	00000005 	andeq	r0, r0, r5
 484:	0001810e 	andeq	r8, r1, lr, lsl #2
 488:	06350100 	ldrteq	r0, [r5], -r0, lsl #2
 48c:	000001cc 	andeq	r0, r0, ip, asr #3
 490:	00000024 	andeq	r0, r0, r4, lsr #32
 494:	04d39c01 	ldrbeq	r9, [r3], #3073	; 0xc01
 498:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 49c:	94000001 	strls	r0, [r0], #-1
 4a0:	0f000001 	svceq	0x00000001
 4a4:	000001d8 	ldrdeq	r0, [r0], -r8
 4a8:	000005a0 	andeq	r0, r0, r0, lsr #11
 4ac:	0001e414 	andeq	lr, r1, r4, lsl r4
 4b0:	0004d300 	andeq	sp, r4, r0, lsl #6
 4b4:	0004c900 	andeq	ip, r4, r0, lsl #18
 4b8:	50011200 	andpl	r1, r1, r0, lsl #4
 4bc:	50040c05 	andpl	r0, r4, r5, lsl #24
 4c0:	01122021 	tsteq	r2, r1, lsr #32
 4c4:	fe090251 	mcr2	2, 0, r0, cr9, cr1, {2}
 4c8:	01e80f00 	mvneq	r0, r0, lsl #30
 4cc:	05a00000 	streq	r0, [r0, #0]!
 4d0:	17000000 	strne	r0, [r0, -r0]
 4d4:	00000293 	muleq	r0, r3, r2
 4d8:	000d3101 	andeq	r3, sp, r1, lsl #2
 4dc:	20000000 	andcs	r0, r0, r0
 4e0:	01000000 	mrseq	r0, (UNDEF: 0)
 4e4:	0005369c 	muleq	r5, ip, r6
 4e8:	00601800 	rsbeq	r1, r0, r0, lsl #16
 4ec:	31010000 	mrscc	r0, (UNDEF: 1)
 4f0:	00053625 	andeq	r3, r5, r5, lsr #12
 4f4:	00003b00 	andeq	r3, r0, r0, lsl #22
 4f8:	00003700 	andeq	r3, r0, r0, lsl #14
 4fc:	61761300 	cmnvs	r6, r0, lsl #6
 500:	3101006c 	tstcc	r1, ip, rrx
 504:	00002c34 	andeq	r2, r0, r4, lsr ip
 508:	00005d00 	andeq	r5, r0, r0, lsl #26
 50c:	00005900 	andeq	r5, r0, r0, lsl #18
 510:	00101400 	andseq	r1, r0, r0, lsl #8
 514:	05ac0000 	streq	r0, [ip, #0]!
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	01120000 	tsteq	r2, r0
 520:	00740250 	rsbseq	r0, r4, r0, asr r2
 524:	001c1100 	andseq	r1, ip, r0, lsl #2
 528:	05b80000 	ldreq	r0, [r8, #0]!
 52c:	01120000 	tsteq	r2, r0
 530:	00740250 	rsbseq	r0, r4, r0, asr r2
 534:	040c0000 	streq	r0, [ip], #-0
 538:	0000053c 	andeq	r0, r0, ip, lsr r5
 53c:	025e1719 	subseq	r1, lr, #6553600	; 0x640000
 540:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 544:	0000200d 	andeq	r2, r0, sp
 548:	00002000 	andeq	r2, r0, r0
 54c:	a09c0100 	addsge	r0, ip, r0, lsl #2
 550:	18000005 	stmdane	r0, {r0, r2}
 554:	00000060 	andeq	r0, r0, r0, rrx
 558:	36242e01 	strtcc	r2, [r4], -r1, lsl #28
 55c:	7f000005 	svcvc	0x00000005
 560:	7b000000 	blvc	8 <.debug_info+0x8>
 564:	13000000 	movwne	r0, #0
 568:	006c6176 	rsbeq	r6, ip, r6, ror r1
 56c:	2c332e01 	ldccs	14, cr2, [r3], #-4
 570:	a1000000 	mrsge	r0, (UNDEF: 0)
 574:	9d000000 	stcls	0, cr0, [r0, #-0]
 578:	14000000 	strne	r0, [r0], #-0
 57c:	00000030 	andeq	r0, r0, r0, lsr r0
 580:	000005ac 	andeq	r0, r0, ip, lsr #11
 584:	0000058f 	andeq	r0, r0, pc, lsl #11
 588:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 58c:	11000074 	tstne	r0, r4, ror r0
 590:	0000003c 	andeq	r0, r0, ip, lsr r0
 594:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 598:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 59c:	00000074 	andeq	r0, r0, r4, ror r0
 5a0:	0000221a 	andeq	r2, r0, sl, lsl r2
 5a4:	00002200 	andeq	r2, r0, r0, lsl #4
 5a8:	06a10300 	strteq	r0, [r1], r0, lsl #6
 5ac:	0002d41a 	andeq	sp, r2, sl, lsl r4
 5b0:	0002d400 	andeq	sp, r2, r0, lsl #8
 5b4:	0bc80300 	bleq	ff2011bc <uart_disable+0xff200ff0>
 5b8:	0000001a 	andeq	r0, r0, sl, lsl r0
 5bc:	00000000 	andeq	r0, r0, r0
 5c0:	06b30300 	ldrteq	r0, [r3], r0, lsl #6
 5c4:	0002c21a 	andeq	ip, r2, sl, lsl r2
 5c8:	0002c200 	andeq	ip, r2, r0, lsl #4
 5cc:	06190400 	ldreq	r0, [r9], -r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <uart_disable+0xf8028c>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <uart_disable+0xec2b6c>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  60:	0b3a0b0b 	bleq	e82c94 <uart_disable+0xe82ac8>
  64:	0b390b3b 	bleq	e42d58 <uart_disable+0xe42b8c>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a08 	blcc	2ce898 <uart_disable+0x2ce6cc>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	000b3813 	andeq	r3, fp, r3, lsl r8
  7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  80:	0b3a0e03 	bleq	e83894 <uart_disable+0xe836c8>
  84:	0b390b3b 	bleq	e42d78 <uart_disable+0xe42bac>
  88:	0b381349 	bleq	e04db4 <uart_disable+0xe04be8>
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	3a0e0300 	bcc	380c98 <uart_disable+0x380acc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  9c:	0c000006 	stceq	0, cr0, [r0], {6}
  a0:	0b0b000f 	bleq	2c00e4 <uart_disable+0x2bff18>
  a4:	00001349 	andeq	r1, r0, r9, asr #6
  a8:	4900260d 	stmdbmi	r0, {r0, r2, r3, r9, sl, sp}
  ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <uart_disable+0xe836fc>
  b8:	0b390b3b 	bleq	e42dac <uart_disable+0xe42be0>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c8:	0f000013 	svceq	0x00000013
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <uart_disable+0x2ce750>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	08030005 	stmdaeq	r3, {r0, r2}
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c34>
 114:	13490b39 	movtne	r0, #39737	; 0x9b39
 118:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 11c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 120:	01018289 	smlabbeq	r1, r9, r2, r8
 124:	13310111 	teqne	r1, #1073741828	; 0x40000004
 128:	00001301 	andeq	r1, r0, r1, lsl #6
 12c:	03003415 	movweq	r3, #1045	; 0x415
 130:	3b0b3a08 	blcc	2ce958 <uart_disable+0x2ce78c>
 134:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 138:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 13c:	00001742 	andeq	r1, r0, r2, asr #14
 140:	03003416 	movweq	r3, #1046	; 0x416
 144:	3b0b3a0e 	blcc	2ce984 <uart_disable+0x2ce7b8>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	00051c13 	andeq	r1, r5, r3, lsl ip
 150:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 154:	0b3a0e03 	bleq	e83968 <uart_disable+0xe8379c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	01111927 	tsteq	r1, r7, lsr #18
 160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 164:	01194297 			; <UNDEFINED> instruction: 0x01194297
 168:	18000013 	stmdane	r0, {r0, r1, r4}
 16c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <uart_disable+0xec2c94>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 17c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 180:	00000035 	andeq	r0, r0, r5, lsr r0
 184:	3f002e1a 	svccc	0x00002e1a
 188:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 18c:	3a0e030e 	bcc	380dcc <uart_disable+0x380c00>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000205 	andeq	r0, r0, r5, lsl #4
   4:	00c90003 	sbceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  9c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  a0:	00000063 	andeq	r0, r0, r3, rrx
  a4:	72617500 	rsbvc	r7, r1, #0, 10
  a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
  ac:	72000001 	andvc	r0, r0, #1, 0
  b0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b4:	00000100 	andeq	r0, r0, r0, lsl #2
  b8:	6f697067 	svcvs	0x00697067
  bc:	0100682e 	tsteq	r0, lr, lsr #16
  c0:	74730000 	ldrbtvc	r0, [r3], #-0
  c4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  c8:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  cc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  d0:	05000000 	streq	r0, [r0, #-0]
  d4:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  d8:	00000000 	andeq	r0, r0, r0
  dc:	06013003 	streq	r3, [r1], -r3
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	06110567 	ldreq	r0, [r1], -r7, ror #10
  e8:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
  ec:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  f0:	06290638 			; <UNDEFINED> instruction: 0x06290638
  f4:	06050501 	streq	r0, [r5], -r1, lsl #10
  f8:	06110567 	ldreq	r0, [r1], -r7, ror #10
  fc:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 100:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 104:	15030616 	strne	r0, [r3, #-1558]	; 0xfffff9ea
 108:	3505052e 	strcc	r0, [r5, #-1326]	; 0xfffffad2
 10c:	68356867 	ldmdavs	r5!, {r0, r1, r2, r5, r6, fp, sp, lr}
 110:	852e0c03 	strhi	r0, [lr, #-3075]!	; 0xfffff3fd
 114:	0369696b 	cmneq	r9, #1753088	; 0x1ac000
 118:	6b13660c 	blvs	4d9950 <uart_disable+0x4d9784>
 11c:	06010567 	streq	r0, [r1], -r7, ror #10
 120:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 124:	05052508 	streq	r2, [r5, #-1288]	; 0xfffffaf8
 128:	060d0534 			; <UNDEFINED> instruction: 0x060d0534
 12c:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
 130:	67061905 	strvs	r1, [r6, -r5, lsl #18]
 134:	05360505 	ldreq	r0, [r6, #-1285]!	; 0xfffffafb
 138:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 13c:	01054a28 	tsteq	r5, r8, lsr #20
 140:	06150530 			; <UNDEFINED> instruction: 0x06150530
 144:	2f050587 	svccs	0x00050587
 148:	0009052f 	andeq	r0, r9, pc, lsr #10
 14c:	13010402 	movwne	r0, #5122	; 0x1402
 150:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 154:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 158:	0402000c 	streq	r0, [r2], #-12
 15c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 160:	0402000a 	streq	r0, [r2], #-10
 164:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 168:	0e054c06 	cdpeq	12, 0, cr4, cr5, cr6, {0}
 16c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 170:	0605054a 	streq	r0, [r5], -sl, asr #10
 174:	01052f2f 	tsteq	r5, pc, lsr #30
 178:	1c051306 	stcne	3, cr1, [r5], {6}
 17c:	01066706 	tsteq	r6, r6, lsl #14
 180:	4b060505 	blmi	18159c <uart_disable+0x1813d0>
 184:	0009052f 	andeq	r0, r9, pc, lsr #10
 188:	13010402 	movwne	r0, #5122	; 0x1402
 18c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 190:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 194:	0402000c 	streq	r0, [r2], #-12
 198:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 19c:	0402000a 	streq	r0, [r2], #-10
 1a0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 1a4:	05674c06 	strbeq	r4, [r7, #-3078]!	; 0xfffff3fa
 1a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffbaf <uart_disable+0xfffff9e3>
 1ac:	054c0619 	strbeq	r0, [ip, #-1561]	; 0xfffff9e7
 1b0:	2a052e1b 	bcs	14ba24 <uart_disable+0x14b858>
 1b4:	0631052e 	ldrteq	r0, [r1], -lr, lsr #10
 1b8:	2e420501 	cdpcs	5, 4, cr0, cr2, cr1, {0}
 1bc:	31061c05 	tstcc	r6, r5, lsl #24
 1c0:	032f0505 			; <UNDEFINED> instruction: 0x032f0505
 1c4:	0e052e09 	cdpeq	14, 0, cr2, cr5, cr9, {0}
 1c8:	21050106 	tstcs	r5, r6, lsl #2
 1cc:	0301054a 	movweq	r0, #5450	; 0x154a
 1d0:	1a052e0a 	bne	14ba00 <uart_disable+0x14b834>
 1d4:	09056806 	stmdbeq	r5, {r1, r2, fp, sp, lr}
 1d8:	01040200 	mrseq	r0, R12_usr
 1dc:	000a0530 	andeq	r0, sl, r0, lsr r5
 1e0:	11010402 	tstne	r1, r2, lsl #8
 1e4:	02000c05 	andeq	r0, r0, #1280	; 0x500
 1e8:	01060104 	tsteq	r6, r4, lsl #2
 1ec:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1f0:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 1f4:	e8030619 	stmda	r3, {r0, r3, r4, r9, sl}
 1f8:	0505667e 	streq	r6, [r5, #-1662]	; 0xfffff982
 1fc:	672f2f2f 	strvs	r2, [pc, -pc, lsr #30]!
 200:	2f060105 	svccs	0x00060105
 204:	01000402 	tsteq	r0, r2, lsl #8
 208:	Address 0x0000000000000208 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33747570 	cmncc	r4, #112, 10	; 0x1c000000
   4:	61620032 	cmnvs	r2, r2, lsr r0
   8:	765f6475 			; <UNDEFINED> instruction: 0x765f6475
   c:	73006c61 	movwvc	r6, #3169	; 0xc61
  10:	00746174 	rsbseq	r6, r4, r4, ror r1
  14:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  18:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
  1c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
  20:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
  24:	61625f76 	smcvs	9718	; 0x25f6
  28:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  2c:	50470072 	subpl	r0, r7, r2, ror r0
  30:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  34:	5f434e55 	svcpl	0x00434e55
  38:	5054554f 	subspl	r5, r4, pc, asr #10
  3c:	61005455 	tstvs	r0, r5, asr r4
  40:	705f7875 	subsvc	r7, pc, r5, ror r8	; <UNPREDICTABLE>
  44:	70697265 	rsbvc	r7, r9, r5, ror #4
  48:	75007368 	strvc	r7, [r0, #-872]	; 0xfffffc98
  4c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  50:	61750063 	cmnvs	r5, r3, rrx
  54:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  58:	705f6e61 	subsvc	r6, pc, r1, ror #28
  5c:	00637475 	rsbeq	r7, r3, r5, ror r4
  60:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  64:	72617500 	rsbvc	r7, r1, #0, 10
  68:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  6c:	5f73695f 	svcpl	0x0073695f
  70:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  74:	61750079 	cmnvs	r5, r9, ror r0
  78:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  7c:	0074696e 	rsbseq	r6, r4, lr, ror #18
  80:	4f495047 	svcmi	0x00495047
  84:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  88:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  8c:	47003054 	smlsdmi	r0, r4, r0, r3
  90:	5f4f4950 	svcpl	0x004f4950
  94:	434e5546 	movtmi	r5, #58694	; 0xe546
  98:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  9c:	50470031 	subpl	r0, r7, r1, lsr r0
  a0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a4:	5f434e55 	svcpl	0x00434e55
  a8:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  b0:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b4:	415f434e 	cmpmi	pc, lr, asr #6
  b8:	0033544c 	eorseq	r5, r3, ip, asr #8
  bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c4:	61686320 	cmnvs	r8, r0, lsr #6
  c8:	50470072 	subpl	r0, r7, r2, ror r0
  cc:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  d0:	5f434e55 	svcpl	0x00434e55
  d4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  dc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  e0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e8:	7300746e 	movwvc	r7, #1134	; 0x46e
  ec:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  f0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  fc:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
 100:	2f656d6f 	svccs	0x00656d6f
 104:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 108:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 10c:	7373616c 	cmnvc	r3, #27
 110:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 114:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 118:	7332322d 	teqvc	r2, #-805306366	; 0xd0000002
 11c:	6c2f7270 	sfmvs	f7, 4, [pc], #-448	; ffffff64 <uart_disable+0xfffffd98>
 120:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 124:	6174732f 	cmnvs	r4, pc, lsr #6
 128:	702d6666 	eorvc	r6, sp, r6, ror #12
 12c:	61766972 	cmnvs	r6, r2, ror r9
 130:	62006574 	andvs	r6, r0, #116, 10	; 0x1d000000
 134:	00647561 	rsbeq	r7, r4, r1, ror #10
 138:	5f787561 	svcpl	0x00787561
 13c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 140:	0073656c 	rsbseq	r6, r3, ip, ror #10
 144:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 148:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 14c:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 150:	2074726f 	rsbscs	r7, r4, pc, ror #4
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 15c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 160:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 164:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 168:	6f6c2067 	svcvs	0x006c2067
 16c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 170:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 174:	2064656e 	rsbcs	r6, r4, lr, ror #10
 178:	00746e69 	rsbseq	r6, r4, r9, ror #28
 17c:	6c746e63 	ldclvs	14, cr6, [r4], #-396	; 0xfffffe74
 180:	72617500 	rsbvc	r7, r1, #0, 10
 184:	69645f74 	stmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 188:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 18c:	61750065 	cmnvs	r5, r5, rrx
 190:	685f7472 	ldmdavs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 194:	645f7361 	ldrbvs	r7, [pc], #-865	; 19c <.debug_str+0x19c>
 198:	00617461 	rsbeq	r7, r1, r1, ror #8
 19c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1a4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1a8:	50470074 	subpl	r0, r7, r4, ror r0
 1ac:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 1b0:	5f434e55 	svcpl	0x00434e55
 1b4:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
 1b8:	61686300 	cmnvs	r8, r0, lsl #6
 1bc:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1c0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1c4:	30312039 	eorscc	r2, r1, r9, lsr r0
 1c8:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 1cc:	32303220 	eorscc	r3, r0, #32, 4
 1d0:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 1d4:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 1d8:	61656c65 	cmnvs	r5, r5, ror #24
 1dc:	20296573 	eorcs	r6, r9, r3, ror r5
 1e0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1e4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1e8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1ec:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1f0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1f4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1f8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1fc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 200:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 204:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 208:	6f6c666d 	svcvs	0x006c666d
 20c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 210:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 214:	20647261 	rsbcs	r7, r4, r1, ror #4
 218:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 21c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 220:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 224:	206d7261 	rsbcs	r7, sp, r1, ror #4
 228:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 22c:	613d6863 	teqvs	sp, r3, ror #16
 230:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 234:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 238:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 23c:	20626467 	rsbcs	r6, r2, r7, ror #8
 240:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 244:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 248:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 24c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 250:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 254:	61747365 	cmnvs	r4, r5, ror #6
 258:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 25c:	726f0067 	rsbvc	r0, pc, #103, 0	; 0x67
 260:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 264:	63730032 	cmnvs	r3, #50, 0	; 0x32
 268:	63746172 	cmnvs	r4, #-2147483620	; 0x8000001c
 26c:	61750068 	cmnvs	r5, r8, rrx
 270:	75007472 	strvc	r7, [r0, #-1138]	; 0xfffffb8e
 274:	33746e69 	cmncc	r4, #1680	; 0x690
 278:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 27c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 280:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 284:	72617500 	rsbvc	r7, r1, #0, 10
 288:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 28c:	5f687375 	svcpl	0x00687375
 290:	61007874 	tstvs	r0, r4, ror r8
 294:	695f646e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 298:	0032336e 	eorseq	r3, r2, lr, ror #6
 29c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2a0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 2a4:	00726168 	rsbseq	r6, r2, r8, ror #2
 2a8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 2ac:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 2b0:	50470063 	subpl	r0, r7, r3, rrx
 2b4:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 2b8:	5f434e55 	svcpl	0x00434e55
 2bc:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 2c0:	70670054 	rsbvc	r0, r7, r4, asr r0
 2c4:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 2c8:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 2cc:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 2d0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 2d4:	33746567 	cmncc	r4, #432013312	; 0x19c00000
 2d8:	Address 0x00000000000002d8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <uart_disable+0xfffffd04>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <uart_disable+0x42258>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e350001f 	cmp	r0, #31, 0
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3, 0
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2, 0
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8, 0
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18, 0
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19, 0
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150, 0	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1, 0
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150, 0	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0, 0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150, 0	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0, 0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150, 0	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2, 0
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1, 0
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0, 0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3, 0
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60, 0	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a6 	andeq	r0, r0, r6, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
  10:	0000de0c 	andeq	sp, r0, ip, lsl #28
  14:	00005c00 	andeq	r5, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ba070403 	blt	1c1014 <gpio_get_pud+0x1c0ee4>
  30:	03000000 	movweq	r0, #0
  34:	01f20601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a305 	andeq	sl, r0, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001e9 	andeq	r0, r0, r9, ror #3
  48:	29050803 	stmdbcs	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	001f0801 	andseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004907 	andeq	r4, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000037 	andeq	r0, r0, r7, lsr r0
  64:	c7070803 	strgt	r0, [r7, -r3, lsl #16]
  68:	03000000 	movweq	r0, #0
  6c:	01370801 	teqeq	r7, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_get_pud+0xfff48>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000103 	andeq	r0, r0, r3, lsl #2
  7c:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	0000002d 	andeq	r0, r0, sp, lsr #32
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	000000e9 	andeq	r0, r0, r9, ror #1
  94:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  98:	30000000 	andcc	r0, r0, r0
  9c:	18000001 	stmdane	r0, {r0}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000d19c 	muleq	r0, ip, r1
  a8:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
  ac:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  b0:	00002c1b 	andeq	r2, r0, fp, lsl ip
  b4:	00000400 	andeq	r0, r0, r0, lsl #8
  b8:	00000000 	andeq	r0, r0, r0
  bc:	013c0800 	teqeq	ip, r0, lsl #16
  c0:	03550000 	cmpeq	r5, #0, 0
  c4:	01090000 	mrseq	r0, (UNDEF: 9)
  c8:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  cc:	00202000 	eoreq	r2, r0, r0
  d0:	000c0a00 	andeq	r0, ip, r0, lsl #20
  d4:	36010000 	strcc	r0, [r1], -r0
  d8:	00012006 	andeq	r2, r1, r6
  dc:	00001000 	andeq	r1, r0, r0
  e0:	129c0100 	addsne	r0, ip, #0
  e4:	07000001 	streq	r0, [r0, -r1]
  e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
  ec:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  f0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  f4:	25000000 	strcs	r0, [r0, #-0]
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000012c 	andeq	r0, r0, ip, lsr #2
 100:	00000194 	muleq	r0, r4, r1
 104:	03500109 	cmpeq	r0, #1073741826	; 0x40000002
 108:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 10c:	30015101 	andcc	r5, r1, r1, lsl #2
 110:	910a0000 	mrsls	r0, (UNDEF: 10)
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01100635 	tsteq	r0, r5, lsr r6
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	00000153 	andeq	r0, r0, r3, asr r1
 128:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 12c:	21350100 	teqcs	r5, r0, lsl #2
 130:	0000002c 	andeq	r0, r0, ip, lsr #32
 134:	0000004e 	andeq	r0, r0, lr, asr #32
 138:	0000004a 	andeq	r0, r0, sl, asr #32
 13c:	00011c08 	andeq	r1, r1, r8, lsl #24
 140:	00019400 	andeq	r9, r1, r0, lsl #8
 144:	50010900 	andpl	r0, r1, r0, lsl #18
 148:	5001f303 	andpl	pc, r1, r3, lsl #6
 14c:	01510109 	cmpeq	r1, r9, lsl #2
 150:	0a000031 	beq	21c <.debug_info+0x21c>
 154:	0000010c 	andeq	r0, r0, ip, lsl #2
 158:	00063401 	andeq	r3, r6, r1, lsl #8
 15c:	10000001 	andne	r0, r0, r1
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	0001949c 	muleq	r1, ip, r4
 168:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 16c:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 170:	00002c1f 	andeq	r2, r0, pc, lsl ip
 174:	00007300 	andeq	r7, r0, r0, lsl #6
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	010c0800 	tsteq	ip, r0, lsl #16
 180:	01940000 	orrseq	r0, r4, r0
 184:	01090000 	mrseq	r0, (UNDEF: 9)
 188:	01f30350 	mvnseq	r0, r0, asr r3
 18c:	51010950 	tstpl	r1, r0, asr r9
 190:	00003201 	andeq	r3, r0, r1, lsl #4
 194:	0000f60a 	andeq	pc, r0, sl, lsl #12
 198:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000100 	andeq	r0, r0, r0, lsl #2
 1a4:	03409c01 	movteq	r9, #3073	; 0xc01
 1a8:	70070000 	andvc	r0, r7, r0
 1ac:	01006e69 	tsteq	r0, r9, ror #28
 1b0:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1b4:	00a40000 	adceq	r0, r4, r0
 1b8:	00940000 	addseq	r0, r4, r0
 1bc:	70070000 	andvc	r0, r7, r0
 1c0:	01006475 	tsteq	r0, r5, ror r4
 1c4:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1c8:	01190000 	tsteq	r9, r0
 1cc:	01070000 	mrseq	r0, (UNDEF: 7)
 1d0:	ad0b0000 	stcge	0, cr0, [fp, #-0]
 1d4:	50000000 	andpl	r0, r0, r0
 1d8:	05000003 	streq	r0, [r0, #-3]
 1dc:	00000003 	andeq	r0, r0, r3
 1e0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1e4:	03610000 	cmneq	r1, #0, 0
 1e8:	500d0000 	andpl	r0, sp, r0
 1ec:	6d000000 	stcvs	0, cr0, [r0, #-0]
 1f0:	22000003 	andcs	r0, r0, #3, 0
 1f4:	09000002 	stmdbeq	r0, {r1}
 1f8:	03055001 	movweq	r5, #20481	; 0x5001
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	05510109 	ldrbeq	r0, [r1, #-265]	; 0xfffffef7
 204:	00000003 	andeq	r0, r0, r3
 208:	52010900 	andpl	r0, r1, #0, 18
 20c:	00000305 	andeq	r0, r0, r5, lsl #6
 210:	01090000 	mrseq	r0, (UNDEF: 9)
 214:	09420153 	stmdbeq	r2, {r0, r1, r4, r6, r8}^
 218:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 21c:	00003803 	andeq	r3, r0, r3, lsl #16
 220:	540c0000 	strpl	r0, [ip], #-0
 224:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 228:	0c000003 	stceq	0, cr0, [r0], {3}
 22c:	00000058 	andeq	r0, r0, r8, asr r0
 230:	00000361 	andeq	r0, r0, r1, ror #6
 234:	0000740d 	andeq	r7, r0, sp, lsl #8
 238:	00036d00 	andeq	r6, r3, r0, lsl #26
 23c:	00026c00 	andeq	r6, r2, r0, lsl #24
 240:	50010900 	andpl	r0, r1, r0, lsl #18
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01090000 	mrseq	r0, (UNDEF: 9)
 24c:	00030551 	andeq	r0, r3, r1, asr r5
 250:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 254:	03055201 	movweq	r5, #20993	; 0x5201
 258:	00000000 	andeq	r0, r0, r0
 25c:	01530109 	cmpeq	r3, r9, lsl #2
 260:	7d020943 	vstrvc.16	s0, [r2, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
 264:	70030500 	andvc	r0, r3, r0, lsl #10
 268:	00000000 	andeq	r0, r0, r0
 26c:	0000780c 	andeq	r7, r0, ip, lsl #16
 270:	00037900 	andeq	r7, r3, r0, lsl #18
 274:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 278:	03850000 	orreq	r0, r5, #0, 0
 27c:	8c0d0000 	stchi	0, cr0, [sp], {-0}
 280:	91000000 	mrsls	r0, (UNDEF: 0)
 284:	98000003 	stmdals	r0, {r0, r1}
 288:	09000002 	stmdbeq	r0, {r1}
 28c:	76025001 	strvc	r5, [r2], -r1
 290:	51010900 	tstpl	r1, r0, lsl #18
 294:	00007402 	andeq	r7, r0, r2, lsl #8
 298:	0000940d 	andeq	r9, r0, sp, lsl #8
 29c:	00039d00 	andeq	r9, r3, r0, lsl #26
 2a0:	0002ac00 	andeq	sl, r2, r0, lsl #24
 2a4:	50010900 	andpl	r0, r1, r0, lsl #18
 2a8:	00960802 	addseq	r0, r6, r2, lsl #16
 2ac:	0000a80d 	andeq	sl, r0, sp, lsl #16
 2b0:	00039100 	andeq	r9, r3, r0, lsl #2
 2b4:	0002c800 	andeq	ip, r2, r0, lsl #16
 2b8:	50010900 	andpl	r0, r1, r0, lsl #18
 2bc:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
 2c0:	31045101 	tstcc	r4, r1, lsl #2
 2c4:	00240075 	eoreq	r0, r4, r5, ror r0
 2c8:	0000b00d 	andeq	fp, r0, sp
 2cc:	00039d00 	andeq	r9, r3, r0, lsl #26
 2d0:	0002dc00 	andeq	sp, r2, r0, lsl #24
 2d4:	50010900 	andpl	r0, r1, r0, lsl #18
 2d8:	00960802 	addseq	r0, r6, r2, lsl #16
 2dc:	0000bc0d 	andeq	fp, r0, sp, lsl #24
 2e0:	00039100 	andeq	r9, r3, r0, lsl #2
 2e4:	0002f500 	andeq	pc, r2, r0, lsl #10
 2e8:	50010900 	andpl	r0, r1, r0, lsl #18
 2ec:	09007602 	stmdbeq	r0, {r1, r9, sl, ip, sp, lr}
 2f0:	30015101 	andcc	r5, r1, r1, lsl #2
 2f4:	00c40d00 	sbceq	r0, r4, r0, lsl #26
 2f8:	039d0000 	orrseq	r0, sp, #0, 0
 2fc:	03090000 	movweq	r0, #36864	; 0x9000
 300:	01090000 	mrseq	r0, (UNDEF: 9)
 304:	96080250 			; <UNDEFINED> instruction: 0x96080250
 308:	00d00d00 	sbcseq	r0, r0, r0, lsl #26
 30c:	03910000 	orrseq	r0, r1, #0, 0
 310:	03220000 			; <UNDEFINED> instruction: 0x03220000
 314:	01090000 	mrseq	r0, (UNDEF: 9)
 318:	00740250 	rsbseq	r0, r4, r0, asr r2
 31c:	01510109 	cmpeq	r1, r9, lsl #2
 320:	d80d0030 	stmdale	sp, {r4, r5}
 324:	9d000000 	stcls	0, cr0, [r0, #-0]
 328:	36000003 	strcc	r0, [r0], -r3
 32c:	09000003 	stmdbeq	r0, {r0, r1}
 330:	08025001 	stmdaeq	r2, {r0, ip, lr}
 334:	dc0c0096 	stcle	0, cr0, [ip], {150}	; 0x96
 338:	85000000 	strhi	r0, [r0, #-0]
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000720e 	andeq	r7, r0, lr, lsl #4
 344:	00035000 	andeq	r5, r3, r0
 348:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 34c:	000c0000 	andeq	r0, ip, r0
 350:	00034004 	andeq	r4, r3, r4
 354:	00191000 	andseq	r1, r9, r0
 358:	00190000 	andseq	r0, r9, r0
 35c:	c7020000 	strgt	r0, [r2, -r0]
 360:	01fe100a 	mvnseq	r1, sl
 364:	01fe0000 	mvnseq	r0, r0
 368:	1d020000 	stcne	0, cr0, [r2, #-0]
 36c:	01dc1006 	bicseq	r1, ip, r6
 370:	01dc0000 	bicseq	r0, ip, r0
 374:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 378:	011c1006 	tsteq	ip, r6
 37c:	011c0000 	tsteq	ip, r0
 380:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 384:	00001006 	andeq	r1, r0, r6
 388:	00000000 	andeq	r0, r0, r0
 38c:	a1020000 	mrsge	r0, (UNDEF: 2)
 390:	01e31006 	mvneq	r1, r6
 394:	01e30000 	mvneq	r0, r0
 398:	b2020000 	andlt	r0, r2, #0, 0
 39c:	020d1006 	andeq	r1, sp, #6, 0
 3a0:	020d0000 	andeq	r0, sp, #0, 0
 3a4:	56020000 	strpl	r0, [r2], -r0
 3a8:	Address 0x00000000000003a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_get_pud+0x2ce744>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <gpio_get_pud+0xe83728>
  48:	0b390b3b 	bleq	e42d3c <gpio_get_pud+0xe42c0c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <gpio_get_pud+0xe81f44>
  64:	0b390b3b 	bleq	e42d58 <gpio_get_pud+0xe42c28>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	82890800 	addhi	r0, r9, #0, 16
  74:	01110101 	tsteq	r1, r1, lsl #2
  78:	00001331 	andeq	r1, r0, r1, lsr r3
  7c:	01828a09 	orreq	r8, r2, r9, lsl #20
  80:	91180200 	tstls	r8, r0, lsl #4
  84:	00001842 	andeq	r1, r0, r2, asr #16
  88:	3f012e0a 	svccc	0x00012e0a
  8c:	3a0e0319 	bcc	380cf8 <gpio_get_pud+0x380bc8>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	1119270b 	tstne	r9, fp, lsl #14
  98:	40061201 	andmi	r1, r6, r1, lsl #4
  9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  a0:	00001301 	andeq	r1, r0, r1, lsl #6
  a4:	0300340b 	movweq	r3, #1035	; 0x40b
  a8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  ac:	00180219 	andseq	r0, r8, r9, lsl r2
  b0:	82890c00 	addhi	r0, r9, #0, 24
  b4:	01110001 	tsteq	r1, r1
  b8:	00001331 	andeq	r1, r0, r1, lsr r3
  bc:	0182890d 	orreq	r8, r2, sp, lsl #18
  c0:	31011101 	tstcc	r1, r1, lsl #2
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	01010e00 	tsteq	r1, r0, lsl #28
  cc:	13011349 	movwne	r1, #4937	; 0x1349
  d0:	210f0000 	mrscs	r0, CPSR
  d4:	2f134900 	svccs	0x00134900
  d8:	1000000b 	andne	r0, r0, fp
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837c8>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cac>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	005a0003 	subseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	00000001 	andeq	r0, r0, r1
  64:	05002f05 	streq	r2, [r0, #-3845]	; 0xfffff0fb
  68:	00000002 	andeq	r0, r0, r2
  6c:	01100300 	tsteq	r0, r0, lsl #6
  70:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  74:	00014b06 	andeq	r4, r1, r6, lsl #22
  78:	82020402 	andhi	r0, r2, #33554432	; 0x2000000
  7c:	02040200 	andeq	r0, r4, #0, 4
  80:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  84:	144a0102 	strbne	r0, [sl], #-258	; 0xfffffefe
  88:	06070514 			; <UNDEFINED> instruction: 0x06070514
  8c:	03010501 	movweq	r0, #5377	; 0x1501
  90:	05054a1b 	streq	r4, [r5, #-2587]	; 0xfffff5e5
  94:	01040200 	mrseq	r0, R12_usr
  98:	4a600306 	bmi	1800cb8 <gpio_get_pud+0x1800b88>
  9c:	01040200 	mrseq	r0, R12_usr
  a0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  a4:	0200d601 	andeq	sp, r0, #1048576	; 0x100000
  a8:	002f0104 	eoreq	r0, pc, r4, lsl #2
  ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	843135d6 	ldrthi	r3, [r1], #-1494	; 0xfffffa2a
  b8:	062e064e 	strteq	r0, [lr], -lr, asr #12
  bc:	4e674e84 	cdpmi	14, 6, cr4, cr7, cr4, {4}
  c0:	24054c67 	strcs	r4, [r5], #-3175	; 0xfffff399
  c4:	01063f08 	tsteq	r6, r8, lsl #30
  c8:	2e062605 	cfmadd32cs	mvax0, mvfx2, mvfx6, mvfx5
  cc:	4a063f05 	bmi	18fce8 <gpio_get_pud+0x18fbb8>
  d0:	2f062605 	svccs	0x00062605
  d4:	28050106 	stmdacs	r5, {r1, r2, r8}
  d8:	41052e06 	tstmi	r5, r6, lsl #28
  dc:	21054a06 	tstcs	r5, r6, lsl #20
  e0:	01062f06 	tsteq	r6, r6, lsl #30
  e4:	2e062305 	cdpcs	3, 0, cr2, cr6, cr5, {0}
  e8:	4a063c05 	bmi	18f104 <gpio_get_pud+0x18efd4>
  ec:	30062005 	andcc	r2, r6, r5
  f0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  f4:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
  f8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  fc:	06022f01 	streq	r2, [r2], -r1, lsl #30
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
  18:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  1c:	75003233 	strvc	r3, [r0, #-563]	; 0xfffffdcd
  20:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  24:	2064656e 	rsbcs	r6, r4, lr, ror #10
  28:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  2c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  30:	6c635f6f 	stclvs	15, cr5, [r3], #-444	; 0xfffffe44
  34:	6c00306b 	stcvs	0, cr3, [r0], {107}	; 0x6b
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffa8 <gpio_get_pud+0xfffffe78>
  60:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  64:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
  68:	616c632f 	cmnvs	ip, pc, lsr #6
  6c:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  70:	30343273 	eorscc	r3, r4, r3, ror r2
  74:	322d786c 	eorcc	r7, sp, #108, 16	; 0x6c0000
  78:	72707332 	rsbsvc	r7, r0, #-939524096	; 0xc8000000
  7c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  80:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
  84:	66666174 			; <UNDEFINED> instruction: 0x66666174
  88:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  8c:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
  90:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  94:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  98:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  9c:	6f646c6c 	svcvs	0x00646c6c
  a0:	73006e77 	movwvc	r6, #3703	; 0xe77
  a4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  b0:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  b4:	5f4e4f49 	svcpl	0x004e4f49
  b8:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  bc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  c4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  dc:	70670074 	rsbvc	r0, r7, r4, ror r0
  e0:	702d6f69 	eorvc	r6, sp, r9, ror #30
  e4:	632e6475 			; <UNDEFINED> instruction: 0x632e6475
  e8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  ec:	65675f6f 	strbvs	r5, [r7, #-3951]!	; 0xfffff091
  f0:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  f4:	70670064 	rsbvc	r0, r7, r4, rrx
  f8:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  fc:	705f7465 	subsvc	r7, pc, r5, ror #8
 100:	67006475 	smlsdxvs	r0, r5, r4, r6
 104:	5f6f6970 	svcpl	0x006f6970
 108:	00647570 	rsbeq	r7, r4, r0, ror r5
 10c:	6f697067 	svcvs	0x00697067
 110:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 114:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
 118:	0070756c 	rsbseq	r7, r0, ip, ror #10
 11c:	61656c63 	cmnvs	r5, r3, ror #24
 120:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 124:	746f6f62 	strbtvc	r6, [pc], #-3938	; 12c <.debug_str+0x12c>
 128:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 12c:	6f6c2067 	svcvs	0x006c2067
 130:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 134:	6300746e 	movwvs	r7, #1134	; 0x46e
 138:	00726168 	rsbseq	r6, r2, r8, ror #2
 13c:	20554e47 	subscs	r4, r5, r7, asr #28
 140:	20393943 	eorscs	r3, r9, r3, asr #18
 144:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 148:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 14c:	30313230 	eorscc	r3, r1, r0, lsr r2
 150:	20343238 	eorscs	r3, r4, r8, lsr r2
 154:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 158:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 15c:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 160:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 164:	316d7261 	cmncc	sp, r1, ror #4
 168:	6a363731 	bvs	d8de34 <gpio_get_pud+0xd8dd04>
 16c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 170:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 174:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 178:	316d7261 	cmncc	sp, r1, ror #4
 17c:	6a363731 	bvs	d8de48 <gpio_get_pud+0xd8dd18>
 180:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 184:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 188:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 18c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 190:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 194:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 198:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 19c:	20706676 	rsbscs	r6, r0, r6, ror r6
 1a0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1a8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1ac:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1b0:	7a6b3676 	bvc	1acdb90 <gpio_get_pud+0x1acda60>
 1b4:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 1b8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1bc:	4f2d2062 	svcmi	0x002d2062
 1c0:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1c4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1c8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1cc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1d0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1d4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1d8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1dc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1e0:	50006b74 	andpl	r6, r0, r4, ror fp
 1e4:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 1e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ec:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1f8:	61686320 	cmnvs	r8, r0, lsr #6
 1fc:	70720072 	rsbsvc	r0, r2, r2, ror r0
 200:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
 204:	5f746573 	svcpl	0x00746573
 208:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 20c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 210:	755f7961 	ldrbvc	r7, [pc, #-2401]	; fffff8b7 <gpio_get_pud+0xfffff787>
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_get_pud+0x422f4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31, 0
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1, 0
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	; 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	; 6c <gpio_int_set+0x40>
  60:	ebffffee 	bl	20 <OR32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <is_gpio_int>:
  70:	e92d4010 	push	{r4, lr}
  74:	e24dd008 	sub	sp, sp, #8, 0
  78:	e2403031 	sub	r3, r0, #49, 0	; 0x31
  7c:	e3530003 	cmp	r3, #3, 0
  80:	8a000007 	bhi	a4 <is_gpio_int+0x34>
  84:	e1a04000 	mov	r4, r0
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <is_gpio_int+0x54>
  8c:	ebfffffe 	bl	0 <GET32>
  90:	e204401f 	and	r4, r4, #31, 0
  94:	e1a00430 	lsr	r0, r0, r4
  98:	e2000001 	and	r0, r0, #1, 0
  9c:	e28dd008 	add	sp, sp, #8, 0
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	e59f301c 	ldr	r3, [pc, #28]	; c8 <is_gpio_int+0x58>
  a8:	e58d3000 	str	r3, [sp]
  ac:	e3a03039 	mov	r3, #57, 0	; 0x39
  b0:	e59f2014 	ldr	r2, [pc, #20]	; cc <is_gpio_int+0x5c>
  b4:	e59f1014 	ldr	r1, [pc, #20]	; d0 <is_gpio_int+0x60>
  b8:	e59f0014 	ldr	r0, [pc, #20]	; d4 <is_gpio_int+0x64>
  bc:	ebfffffe 	bl	0 <printk>
  c0:	ebfffffe 	bl	0 <clean_reboot>
  c4:	2000b208 	andcs	fp, r0, r8, lsl #4
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  d4:	0000000c 	andeq	r0, r0, ip

000000d8 <gpio_int_rising_edge>:
  d8:	e350001f 	cmp	r0, #31, 0
  dc:	812fff1e 	bxhi	lr
  e0:	e92d4010 	push	{r4, lr}
  e4:	e1a01000 	mov	r1, r0
  e8:	e59f0004 	ldr	r0, [pc, #4]	; f4 <gpio_int_rising_edge+0x1c>
  ec:	ebfffffe 	bl	2c <gpio_int_set>
  f0:	e8bd8010 	pop	{r4, pc}
  f4:	2020004c 	eorcs	r0, r0, ip, asr #32

000000f8 <gpio_int_falling_edge>:
  f8:	e350001f 	cmp	r0, #31, 0
  fc:	812fff1e 	bxhi	lr
 100:	e92d4010 	push	{r4, lr}
 104:	e1a01000 	mov	r1, r0
 108:	e59f0004 	ldr	r0, [pc, #4]	; 114 <gpio_int_falling_edge+0x1c>
 10c:	ebfffffe 	bl	2c <gpio_int_set>
 110:	e8bd8010 	pop	{r4, pc}
 114:	20200058 	eorcs	r0, r0, r8, asr r0

00000118 <gpio_int_async_falling_edge>:
 118:	e350001f 	cmp	r0, #31, 0
 11c:	812fff1e 	bxhi	lr
 120:	e92d4010 	push	{r4, lr}
 124:	e1a01000 	mov	r1, r0
 128:	e59f0004 	ldr	r0, [pc, #4]	; 134 <gpio_int_async_falling_edge+0x1c>
 12c:	ebfffffe 	bl	2c <gpio_int_set>
 130:	e8bd8010 	pop	{r4, pc}
 134:	2020008c 	eorcs	r0, r0, ip, lsl #1

00000138 <gpio_int_async_rising_edge>:
 138:	e350001f 	cmp	r0, #31, 0
 13c:	812fff1e 	bxhi	lr
 140:	e92d4010 	push	{r4, lr}
 144:	e1a01000 	mov	r1, r0
 148:	e59f0004 	ldr	r0, [pc, #4]	; 154 <gpio_int_async_rising_edge+0x1c>
 14c:	ebfffffe 	bl	2c <gpio_int_set>
 150:	e8bd8010 	pop	{r4, pc}
 154:	2020007c 	eorcs	r0, r0, ip, ror r0

00000158 <gpio_enable_hi_int>:
 158:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 15c:	e24dd00c 	sub	sp, sp, #12, 0
 160:	e1a01000 	mov	r1, r0
 164:	e2403001 	sub	r3, r0, #1, 0
 168:	e353001e 	cmp	r3, #30, 0
 16c:	8a000003 	bhi	180 <gpio_enable_hi_int+0x28>
 170:	e59f0024 	ldr	r0, [pc, #36]	; 19c <gpio_enable_hi_int+0x44>
 174:	ebfffffe 	bl	2c <gpio_int_set>
 178:	e28dd00c 	add	sp, sp, #12, 0
 17c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 180:	e58d0000 	str	r0, [sp]
 184:	e3a03066 	mov	r3, #102, 0	; 0x66
 188:	e59f2010 	ldr	r2, [pc, #16]	; 1a0 <gpio_enable_hi_int+0x48>
 18c:	e59f1010 	ldr	r1, [pc, #16]	; 1a4 <gpio_enable_hi_int+0x4c>
 190:	e59f0010 	ldr	r0, [pc, #16]	; 1a8 <gpio_enable_hi_int+0x50>
 194:	ebfffffe 	bl	0 <printk>
 198:	ebfffffe 	bl	0 <clean_reboot>
 19c:	20200064 	eorcs	r0, r0, r4, rrx
 1a0:	0000000c 	andeq	r0, r0, ip
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	00000050 	andeq	r0, r0, r0, asr r0

000001ac <gpio_enable_lo_int>:
 1ac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1b0:	e24dd00c 	sub	sp, sp, #12, 0
 1b4:	e1a01000 	mov	r1, r0
 1b8:	e2403001 	sub	r3, r0, #1, 0
 1bc:	e353001e 	cmp	r3, #30, 0
 1c0:	8a000003 	bhi	1d4 <gpio_enable_lo_int+0x28>
 1c4:	e59f0024 	ldr	r0, [pc, #36]	; 1f0 <gpio_enable_lo_int+0x44>
 1c8:	ebfffffe 	bl	2c <gpio_int_set>
 1cc:	e28dd00c 	add	sp, sp, #12, 0
 1d0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1d4:	e58d0000 	str	r0, [sp]
 1d8:	e3a0306c 	mov	r3, #108, 0	; 0x6c
 1dc:	e59f2010 	ldr	r2, [pc, #16]	; 1f4 <gpio_enable_lo_int+0x48>
 1e0:	e59f1010 	ldr	r1, [pc, #16]	; 1f8 <gpio_enable_lo_int+0x4c>
 1e4:	e59f0010 	ldr	r0, [pc, #16]	; 1fc <gpio_enable_lo_int+0x50>
 1e8:	ebfffffe 	bl	0 <printk>
 1ec:	ebfffffe 	bl	0 <clean_reboot>
 1f0:	20200070 	eorcs	r0, r0, r0, ror r0
 1f4:	00000020 	andeq	r0, r0, r0, lsr #32
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	00000050 	andeq	r0, r0, r0, asr r0

00000200 <gpio_event_detected>:
 200:	e350001f 	cmp	r0, #31, 0
 204:	9a000001 	bls	210 <gpio_event_detected+0x10>
 208:	e3a00000 	mov	r0, #0, 0
 20c:	e12fff1e 	bx	lr
 210:	e92d4010 	push	{r4, lr}
 214:	e1a04000 	mov	r4, r0
 218:	ebfffffe 	bl	0 <dev_barrier>
 21c:	e59f0014 	ldr	r0, [pc, #20]	; 238 <gpio_event_detected+0x38>
 220:	ebfffffe 	bl	0 <GET32>
 224:	e1a00430 	lsr	r0, r0, r4
 228:	e2004001 	and	r4, r0, #1, 0
 22c:	ebfffffe 	bl	0 <dev_barrier>
 230:	e1a00004 	mov	r0, r4
 234:	e8bd8010 	pop	{r4, pc}
 238:	20200040 	eorcs	r0, r0, r0, asr #32

0000023c <gpio_event_clear>:
 23c:	e350001f 	cmp	r0, #31, 0
 240:	812fff1e 	bxhi	lr
 244:	e92d4010 	push	{r4, lr}
 248:	e1a04000 	mov	r4, r0
 24c:	ebfffffe 	bl	0 <dev_barrier>
 250:	e3a01001 	mov	r1, #1, 0
 254:	e1a01411 	lsl	r1, r1, r4
 258:	e59f0008 	ldr	r0, [pc, #8]	; 268 <gpio_event_clear+0x2c>
 25c:	ebfffffe 	bl	0 <PUT32>
 260:	ebfffffe 	bl	0 <dev_barrier>
 264:	e8bd8010 	pop	{r4, pc}
 268:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_event_clear+0x1cc92c8>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	6f697067 	svcvs	0x00697067
  24:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  28:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  2c:	4f495047 	svcmi	0x00495047
  30:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  34:	26262030 			; <UNDEFINED> instruction: 0x26262030
  38:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  3c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  40:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  44:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  48:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  4c:	00003354 	andeq	r3, r0, r4, asr r3
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  58:	3a73253a 	bcc	1cc9548 <gpio_event_clear+0x1cc930c>
  5c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  60:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  64:	70206469 	eorvc	r6, r0, r9, ror #8
  68:	203a6e69 	eorscs	r6, sl, r9, ror #28
  6c:	0a0a6425 	beq	299108 <gpio_event_clear+0x298ecc>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

0000000c <__FUNCTION__.1>:
   c:	6f697067 	svcvs	0x00697067
  10:	616e655f 	cmnvs	lr, pc, asr r5
  14:	5f656c62 	svcpl	0x00656c62
  18:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
  1c:	0000746e 	andeq	r7, r0, lr, ror #8

00000020 <__FUNCTION__.0>:
  20:	6f697067 	svcvs	0x00697067
  24:	616e655f 	cmnvs	lr, pc, asr r5
  28:	5f656c62 	svcpl	0x00656c62
  2c:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000070d 	andeq	r0, r0, sp, lsl #14
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000033b 	andeq	r0, r0, fp, lsr r3
  10:	0002510c 	andeq	r5, r2, ip, lsl #2
  14:	00021500 	andeq	r1, r2, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00026c00 	andeq	r6, r2, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c2070403 	andgt	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	018e0601 	orreq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00007205 	andeq	r7, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d3 	ldrdeq	r0, [r0], -r3
  48:	c5050803 	strgt	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	01510801 	cmpeq	r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0001d907 	andeq	sp, r1, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	000002a4 	andeq	r0, r0, r4, lsr #5
  64:	ab070803 	blge	1c2014 <gpio_event_clear+0x1c1dd8>
  68:	03000001 	movweq	r0, #1
  6c:	02100801 	andseq	r0, r0, #65536	; 0x10000
  70:	6b040000 	blvs	100078 <gpio_event_clear+0xffe3c>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	43020000 	movwmi	r0, #8192	; 0x2000
  80:	00009e06 	andeq	r9, r0, r6, lsl #28
  84:	00200600 	eoreq	r0, r0, r0, lsl #12
  88:	06310000 	ldrteq	r0, [r1], -r0
  8c:	0000002a 	andeq	r0, r0, sl, lsr #32
  90:	00340632 	eorseq	r0, r4, r2, lsr r6
  94:	06330000 	ldrteq	r0, [r3], -r0
  98:	0000003e 	andeq	r0, r0, lr, lsr r0
  9c:	07050034 	smladxeq	r5, r4, r0, r0
  a0:	00002c04 	andeq	r2, r0, r4, lsl #24
  a4:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  a8:	00000110 	andeq	r0, r0, r0, lsl r1
  ac:	00000007 	andeq	r0, r0, r7
  b0:	00b20000 	adcseq	r0, r2, r0
  b4:	03290720 			; <UNDEFINED> instruction: 0x03290720
  b8:	b2000000 	andlt	r0, r0, #0, 0
  bc:	1b072000 	blne	1c8008 <gpio_event_clear+0x1c7dcc>
  c0:	04000003 	streq	r0, [r0], #-3
  c4:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  c8:	000001ec 	andeq	r0, r0, ip, ror #3
  cc:	2000b208 	andcs	fp, r0, r8, lsl #4
  d0:	00008a07 	andeq	r8, r0, r7, lsl #20
  d4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  d8:	01300720 	teqeq	r0, r0, lsr #14
  dc:	b2100000 	andslt	r0, r0, #0, 0
  e0:	3e072000 	cdpcc	0, 0, cr2, cr7, cr0, {0}
  e4:	14000001 	strne	r0, [r0], #-1
  e8:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  ec:	000002c8 	andeq	r0, r0, r8, asr #5
  f0:	2000b218 	andcs	fp, r0, r8, lsl r2
  f4:	00029507 	andeq	r9, r2, r7, lsl #10
  f8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  fc:	00630720 	rsbeq	r0, r3, r0, lsr #14
 100:	b2200000 	eorlt	r0, r0, #0, 0
 104:	5f072000 	svcpl	0x00072000
 108:	24000001 	strcs	r0, [r0], #-1
 10c:	002000b2 	strhteq	r0, [r0], -r2
 110:	2c040705 	stccs	7, cr0, [r4], {5}
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01670605 	cmneq	r7, r5, lsl #12
 11c:	cf070000 	svcgt	0x00070000
 120:	00000001 	andeq	r0, r0, r1
 124:	07202000 	streq	r2, [r0, -r0]!
 128:	000003db 	ldrdeq	r0, [r0], -fp
 12c:	20200040 	eorcs	r0, r0, r0, asr #32
 130:	00011f07 	andeq	r1, r1, r7, lsl #30
 134:	20004c00 	andcs	r4, r0, r0, lsl #24
 138:	02b60720 	adcseq	r0, r6, #32, 14	; 0x800000
 13c:	00580000 	subseq	r0, r8, r0
 140:	9a072020 	bls	1c8088 <gpio_event_clear+0x1c7e4c>
 144:	64000001 	strvs	r0, [r0], #-1
 148:	07202000 	streq	r2, [r0, -r0]!
 14c:	000000a2 	andeq	r0, r0, r2, lsr #1
 150:	20200070 	eorcs	r0, r0, r0, ror r0
 154:	0000ee07 	andeq	lr, r0, r7, lsl #28
 158:	20007c00 	andcs	r7, r0, r0, lsl #24
 15c:	02da0720 	sbcseq	r0, sl, #32, 14	; 0x800000
 160:	008c0000 	addeq	r0, ip, r0
 164:	08002020 	stmdaeq	r0, {r5, sp}
 168:	0000026f 	andeq	r0, r0, pc, ror #4
 16c:	3c067e01 	stccc	14, cr7, [r6], {1}
 170:	30000002 	andcc	r0, r0, r2
 174:	01000000 	mrseq	r0, (UNDEF: 0)
 178:	0001c39c 	muleq	r1, ip, r3
 17c:	69700900 	ldmdbvs	r0!, {r8, fp}^
 180:	7e01006e 	cdpvc	0, 0, cr0, cr1, cr14, {3}
 184:	00002c20 	andeq	r2, r0, r0, lsr #24
 188:	00000400 	andeq	r0, r0, r0, lsl #8
 18c:	00000000 	andeq	r0, r0, r0
 190:	02500a00 	subseq	r0, r0, #0, 20
 194:	06bc0000 	ldrteq	r0, [ip], r0
 198:	600b0000 	andvs	r0, fp, r0
 19c:	c8000002 	stmdagt	r0, {r1}
 1a0:	b9000006 	stmdblt	r0, {r1, r2}
 1a4:	0c000001 	stceq	0, cr0, [r0], {1}
 1a8:	0c055001 	stceq	0, cr5, [r5], {1}
 1ac:	20200040 	eorcs	r0, r0, r0, asr #32
 1b0:	0451010c 	ldrbeq	r0, [r1], #-268	; 0xfffffef4
 1b4:	24007431 	strcs	r7, [r0], #-1073	; 0xfffffbcf
 1b8:	02640a00 	rsbeq	r0, r4, #0, 20
 1bc:	06bc0000 	ldrteq	r0, [ip], r0
 1c0:	0d000000 	stceq	0, cr0, [r0, #-0]
 1c4:	000002fb 	strdeq	r0, [r0], -fp
 1c8:	25057401 	strcs	r7, [r5, #-1025]	; 0xfffffbff
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	3c000002 	stccc	0, cr0, [r0], {2}
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00022d9c 	muleq	r2, ip, sp
 1dc:	69700900 	ldmdbvs	r0!, {r8, fp}^
 1e0:	7401006e 	strvc	r0, [r1], #-110	; 0xffffff92
 1e4:	00002c22 	andeq	r2, r0, r2, lsr #24
 1e8:	00002c00 	andeq	r2, r0, r0, lsl #24
 1ec:	00002200 	andeq	r2, r0, r0, lsl #4
 1f0:	00720e00 	rsbseq	r0, r2, r0, lsl #28
 1f4:	2c0e7801 	stccs	8, cr7, [lr], {1}
 1f8:	73000000 	movwvc	r0, #0
 1fc:	71000000 	mrsvc	r0, (UNDEF: 0)
 200:	0a000000 	beq	208 <.debug_info+0x208>
 204:	0000021c 	andeq	r0, r0, ip, lsl r2
 208:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 20c:	0002240b 	andeq	r2, r2, fp, lsl #8
 210:	0006d400 	andeq	sp, r6, r0, lsl #8
 214:	00022300 	andeq	r2, r2, r0, lsl #6
 218:	50010c00 	andpl	r0, r1, r0, lsl #24
 21c:	00400c05 	subeq	r0, r0, r5, lsl #24
 220:	0a002020 	beq	82a8 <gpio_event_clear+0x806c>
 224:	00000230 	andeq	r0, r0, r0, lsr r2
 228:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 22c:	00b20800 	adcseq	r0, r2, r0, lsl #16
 230:	6a010000 	bvs	40238 <gpio_event_clear+0x3fffc>
 234:	0001ac06 	andeq	sl, r1, r6, lsl #24
 238:	00005400 	andeq	r5, r0, r0, lsl #8
 23c:	c59c0100 	ldrgt	r0, [ip, #256]	; 0x100
 240:	09000002 	stmdbeq	r0, {r1}
 244:	006e6970 	rsbeq	r6, lr, r0, ror r9
 248:	2c226a01 			; <UNDEFINED> instruction: 0x2c226a01
 24c:	92000000 	andls	r0, r0, #0, 0
 250:	86000000 	strhi	r0, [r0], -r0
 254:	0f000000 	svceq	0x00000000
 258:	000000e1 	andeq	r0, r0, r1, ror #1
 25c:	000002d5 	ldrdeq	r0, [r0], -r5
 260:	00200305 	eoreq	r0, r0, r5, lsl #6
 264:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
 268:	5a000001 	bpl	274 <.debug_info+0x274>
 26c:	84000005 	strhi	r0, [r0], #-5
 270:	0c000002 	stceq	0, cr0, [r0], {2}
 274:	0c055001 	stceq	0, cr5, [r5], {1}
 278:	20200070 	eorcs	r0, r0, r0, ror r0
 27c:	0351010c 	cmpeq	r1, #3
 280:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 284:	0001ec0b 	andeq	lr, r1, fp, lsl #24
 288:	0006e000 	andeq	lr, r6, r0
 28c:	0002bb00 	andeq	fp, r2, r0, lsl #22
 290:	50010c00 	andpl	r0, r1, r0, lsl #24
 294:	00500305 	subseq	r0, r0, r5, lsl #6
 298:	010c0000 	mrseq	r0, (UNDEF: 12)
 29c:	00030551 	andeq	r0, r3, r1, asr r5
 2a0:	0c000000 	stceq	0, cr0, [r0], {-0}
 2a4:	03055201 	movweq	r5, #20993	; 0x5201
 2a8:	00000020 	andeq	r0, r0, r0, lsr #32
 2ac:	0253010c 	subseq	r0, r3, #3
 2b0:	020c6c08 	andeq	r6, ip, #8, 24	; 0x800
 2b4:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2b8:	0a005001 	beq	142c4 <gpio_event_clear+0x14088>
 2bc:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2c0:	000006ec 	andeq	r0, r0, ip, ror #13
 2c4:	00721000 	rsbseq	r1, r2, r0
 2c8:	02d50000 	sbcseq	r0, r5, #0, 0
 2cc:	2c110000 	ldccs	0, cr0, [r1], {-0}
 2d0:	12000000 	andne	r0, r0, #0, 0
 2d4:	02c50400 	sbceq	r0, r5, #0, 8
 2d8:	5c080000 	stcpl	0, cr0, [r8], {-0}
 2dc:	01000002 	tsteq	r0, r2
 2e0:	01580664 	cmpeq	r8, r4, ror #12
 2e4:	00540000 	subseq	r0, r4, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	00000372 	andeq	r0, r0, r2, ror r3
 2f0:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 2f4:	22640100 	rsbcs	r0, r4, #0
 2f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2fc:	000000ef 	andeq	r0, r0, pc, ror #1
 300:	000000e3 	andeq	r0, r0, r3, ror #1
 304:	0000e10f 	andeq	lr, r0, pc, lsl #2
 308:	0002d500 	andeq	sp, r2, r0, lsl #10
 30c:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
 310:	0b000000 	bleq	318 <.debug_info+0x318>
 314:	00000178 	andeq	r0, r0, r8, ror r1
 318:	0000055a 	andeq	r0, r0, sl, asr r5
 31c:	00000331 	andeq	r0, r0, r1, lsr r3
 320:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 324:	2000640c 	andcs	r6, r0, ip, lsl #8
 328:	51010c20 	tstpl	r1, r0, lsr #24
 32c:	5001f303 	andpl	pc, r1, r3, lsl #6
 330:	01980b00 	orrseq	r0, r8, r0, lsl #22
 334:	06e00000 	strbteq	r0, [r0], r0
 338:	03680000 	cmneq	r8, #0, 0
 33c:	010c0000 	mrseq	r0, (UNDEF: 12)
 340:	50030550 	andpl	r0, r3, r0, asr r5
 344:	0c000000 	stceq	0, cr0, [r0], {-0}
 348:	03055101 	movweq	r5, #20737	; 0x5101
 34c:	00000000 	andeq	r0, r0, r0
 350:	0552010c 	ldrbeq	r0, [r2, #-268]	; 0xfffffef4
 354:	00000c03 	andeq	r0, r0, r3, lsl #24
 358:	53010c00 	movwpl	r0, #7168	; 0x1c00
 35c:	0c660802 	stcleq	8, cr0, [r6], #-8
 360:	03007d02 	movweq	r7, #3330	; 0xd02
 364:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 368:	00019c0a 	andeq	r9, r1, sl, lsl #24
 36c:	0006ec00 	andeq	lr, r6, r0, lsl #24
 370:	48080000 	stmdami	r8, {}	; <UNPREDICTABLE>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	0138065c 	teqeq	r8, ip, asr r6
 37c:	00200000 	eoreq	r0, r0, r0
 380:	9c010000 	stcls	0, cr0, [r1], {-0}
 384:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
 388:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 38c:	2a5c0100 	bcs	1700794 <gpio_event_clear+0x1700558>
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	00000146 	andeq	r0, r0, r6, asr #2
 398:	00000140 	andeq	r0, r0, r0, asr #2
 39c:	00015012 	andeq	r5, r1, r2, lsl r0
 3a0:	00055a00 	andeq	r5, r5, r0, lsl #20
 3a4:	50010c00 	andpl	r0, r1, r0, lsl #24
 3a8:	007c0c05 	rsbseq	r0, ip, r5, lsl #24
 3ac:	010c2020 	tsteq	ip, r0, lsr #32
 3b0:	01f30351 	mvnseq	r0, r1, asr r3
 3b4:	08000050 	stmdaeq	r0, {r4, r6}
 3b8:	00000172 	andeq	r0, r0, r2, ror r1
 3bc:	18065701 	stmdane	r6, {r0, r8, r9, sl, ip, lr}
 3c0:	20000001 	andcs	r0, r0, r1
 3c4:	01000000 	mrseq	r0, (UNDEF: 0)
 3c8:	0003fc9c 	muleq	r3, ip, ip
 3cc:	69700900 	ldmdbvs	r0!, {r8, fp}^
 3d0:	5701006e 	strpl	r0, [r1, -lr, rrx]
 3d4:	00002c2b 	andeq	r2, r0, fp, lsr #24
 3d8:	00017800 	andeq	r7, r1, r0, lsl #16
 3dc:	00017200 	andeq	r7, r1, r0, lsl #4
 3e0:	01301200 	teqeq	r0, r0, lsl #4
 3e4:	055a0000 	ldrbeq	r0, [sl, #-0]
 3e8:	010c0000 	mrseq	r0, (UNDEF: 12)
 3ec:	8c0c0550 	cfstr32hi	mvfx0, [ip], {80}	; 0x50
 3f0:	0c202000 	stceq	0, cr2, [r0], #-0
 3f4:	f3035101 	vrhadd.u8	d5, d3, d1
 3f8:	00005001 	andeq	r5, r0, r1
 3fc:	0001fa08 	andeq	pc, r1, r8, lsl #20
 400:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
 404:	000000f8 	strdeq	r0, [r0], -r8
 408:	00000020 	andeq	r0, r0, r0, lsr #32
 40c:	04419c01 	strbeq	r9, [r1], #-3073	; 0xfffff3ff
 410:	70090000 	andvc	r0, r9, r0
 414:	01006e69 	tsteq	r0, r9, ror #28
 418:	002c2550 	eoreq	r2, ip, r0, asr r5
 41c:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 420:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 424:	10120000 	andsne	r0, r2, r0
 428:	5a000001 	bpl	434 <.debug_info+0x434>
 42c:	0c000005 	stceq	0, cr0, [r0], {5}
 430:	0c055001 	stceq	0, cr5, [r5], {1}
 434:	20200058 	eorcs	r0, r0, r8, asr r0
 438:	0351010c 	cmpeq	r1, #3
 43c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 440:	02800800 	addeq	r0, r0, #0, 16
 444:	45010000 	strmi	r0, [r1, #-0]
 448:	0000d806 	andeq	sp, r0, r6, lsl #16
 44c:	00002000 	andeq	r2, r0, r0
 450:	869c0100 	ldrhi	r0, [ip], r0, lsl #2
 454:	09000004 	stmdbeq	r0, {r2}
 458:	006e6970 	rsbeq	r6, lr, r0, ror r9
 45c:	2c244501 	cfstr32cs	mvfx4, [r4], #-4
 460:	dc000000 	stcle	0, cr0, [r0], {-0}
 464:	d6000001 	strle	r0, [r0], -r1
 468:	12000001 	andne	r0, r0, #1, 0
 46c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 470:	0000055a 	andeq	r0, r0, sl, asr r5
 474:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 478:	20004c0c 	andcs	r4, r0, ip, lsl #24
 47c:	51010c20 	tstpl	r1, r0, lsr #24
 480:	5001f303 	andpl	pc, r1, r3, lsl #6
 484:	960d0000 	strls	r0, [sp], -r0
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	00250538 	eoreq	r0, r5, r8, lsr r5
 490:	00700000 	rsbseq	r0, r0, r0
 494:	00680000 	rsbeq	r0, r8, r0
 498:	9c010000 	stcls	0, cr0, [r1], {-0}
 49c:	00000545 	andeq	r0, r0, r5, asr #10
 4a0:	0002f213 	andeq	pc, r2, r3, lsl r2	; <UNPREDICTABLE>
 4a4:	1a380100 	bne	e008ac <gpio_event_clear+0xe00670>
 4a8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4ac:	00000212 	andeq	r0, r0, r2, lsl r2
 4b0:	00000208 	andeq	r0, r0, r8, lsl #4
 4b4:	0000e10f 	andeq	lr, r0, pc, lsl #2
 4b8:	00055500 	andeq	r5, r5, r0, lsl #10
 4bc:	00030500 	andeq	r0, r3, r0, lsl #10
 4c0:	14000000 	strne	r0, [r0], #-0
 4c4:	0000007c 	andeq	r0, r0, ip, ror r0
 4c8:	2c0e3b01 			; <UNDEFINED> instruction: 0x2c0e3b01
 4cc:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 4d0:	57000002 	strpl	r0, [r0, -r2]
 4d4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 4d8:	0066666f 	rsbeq	r6, r6, pc, ror #12
 4dc:	2c0e3c01 	stccs	12, cr3, [lr], {1}
 4e0:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
 4e4:	6c000002 	stcvs	0, cr0, [r0], {2}
 4e8:	0b000002 	bleq	4f8 <.debug_info+0x4f8>
 4ec:	00000090 	muleq	r0, r0, r0
 4f0:	000006d4 	ldrdeq	r0, [r0], -r4
 4f4:	00000502 	andeq	r0, r0, r2, lsl #10
 4f8:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 4fc:	00b2080c 	adcseq	r0, r2, ip, lsl #16
 500:	c00b0020 	andgt	r0, fp, r0, lsr #32
 504:	e0000000 	and	r0, r0, r0
 508:	3b000006 	blcc	528 <.debug_info+0x528>
 50c:	0c000005 	stceq	0, cr0, [r0], {5}
 510:	03055001 	movweq	r5, #20481	; 0x5001
 514:	0000000c 	andeq	r0, r0, ip
 518:	0551010c 	ldrbeq	r0, [r1, #-268]	; 0xfffffef4
 51c:	00000003 	andeq	r0, r0, r3
 520:	52010c00 	andpl	r0, r1, #0, 24
 524:	00000305 	andeq	r0, r0, r5, lsl #6
 528:	010c0000 	mrseq	r0, (UNDEF: 12)
 52c:	39080253 	stmdbcc	r8, {r0, r1, r4, r6, r9}
 530:	007d020c 	rsbseq	r0, sp, ip, lsl #4
 534:	00200305 	eoreq	r0, r0, r5, lsl #6
 538:	0a000000 	beq	540 <.debug_info+0x540>
 53c:	000000c4 	andeq	r0, r0, r4, asr #1
 540:	000006ec 	andeq	r0, r0, ip, ror #13
 544:	00721000 	rsbseq	r1, r2, r0
 548:	05550000 	ldrbeq	r0, [r5, #-0]
 54c:	2c110000 	ldccs	0, cr0, [r1], {-0}
 550:	0b000000 	bleq	558 <.debug_info+0x558>
 554:	05450400 	strbeq	r0, [r5, #-1024]	; 0xfffffc00
 558:	05080000 	streq	r0, [r8, #-0]
 55c:	01000001 	tsteq	r0, r1
 560:	002c0620 	eoreq	r0, ip, r0, lsr #12
 564:	00440000 	subeq	r0, r4, r0
 568:	9c010000 	stcls	0, cr0, [r1], {-0}
 56c:	000005fb 	strdeq	r0, [r0], -fp
 570:	0000dc13 	andeq	sp, r0, r3, lsl ip
 574:	1c200100 	stfnes	f0, [r0], #-0
 578:	0000002c 	andeq	r0, r0, ip, lsr #32
 57c:	00000285 	andeq	r0, r0, r5, lsl #5
 580:	00000281 	andeq	r0, r0, r1, lsl #5
 584:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 588:	2b200100 	blcs	800990 <gpio_event_clear+0x800754>
 58c:	0000002c 	andeq	r0, r0, ip, lsr #32
 590:	000002a7 	andeq	r0, r0, r7, lsr #5
 594:	000002a3 	andeq	r0, r0, r3, lsr #5
 598:	66666f15 	uqadd16vs	r6, r6, r5
 59c:	0e2b0100 	sufeqe	f0, f3, f0
 5a0:	0000002c 	andeq	r0, r0, ip, lsr #32
 5a4:	00440a11 	subeq	r0, r4, r1, lsl sl
 5a8:	06bc0000 	ldrteq	r0, [ip], r0
 5ac:	540b0000 	strpl	r0, [fp], #-0
 5b0:	fb000000 	blx	5ba <.debug_info+0x5ba>
 5b4:	ca000005 	bgt	5d0 <.debug_info+0x5d0>
 5b8:	0c000005 	stceq	0, cr0, [r0], {5}
 5bc:	75025001 	strvc	r5, [r2, #-1]
 5c0:	51010c00 	tstpl	r1, r0, lsl #24
 5c4:	00743104 	rsbseq	r3, r4, r4, lsl #2
 5c8:	580a0024 	stmdapl	sl, {r2, r5}
 5cc:	bc000000 	stclt	0, cr0, [r0], {-0}
 5d0:	0b000006 	bleq	5f0 <.debug_info+0x5f0>
 5d4:	00000064 	andeq	r0, r0, r4, rrx
 5d8:	000005fb 	strdeq	r0, [r0], -fp
 5dc:	000005f1 	strdeq	r0, [r0], -r1
 5e0:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 5e4:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 5e8:	51010c20 	tstpl	r1, r0, lsr #24
 5ec:	243d4003 	ldrtcs	r4, [sp], #-3
 5f0:	00680a00 	rsbeq	r0, r8, r0, lsl #20
 5f4:	06bc0000 	ldrteq	r0, [ip], r0
 5f8:	16000000 	strne	r0, [r0], -r0
 5fc:	0000014c 	andeq	r0, r0, ip, asr #2
 600:	200d1b01 	andcs	r1, sp, r1, lsl #22
 604:	0c000000 	stceq	0, cr0, [r0], {-0}
 608:	01000000 	mrseq	r0, (UNDEF: 0)
 60c:	0006529c 	muleq	r6, ip, r2
 610:	00dc1300 	sbcseq	r1, ip, r0, lsl #6
 614:	1b010000 	blne	4061c <gpio_event_clear+0x403e0>
 618:	00005d20 	andeq	r5, r0, r0, lsr #26
 61c:	0002c900 	andeq	ip, r2, r0, lsl #18
 620:	0002c500 	andeq	ip, r2, r0, lsl #10
 624:	61760900 	cmnvs	r6, r0, lsl #18
 628:	1b01006c 	blne	407e0 <gpio_event_clear+0x405a4>
 62c:	00002c2f 	andeq	r2, r0, pc, lsr #24
 630:	0002ee00 	andeq	lr, r2, r0, lsl #28
 634:	0002ea00 	andeq	lr, r2, r0, lsl #20
 638:	00281200 	eoreq	r1, r8, r0, lsl #4
 63c:	06520000 	ldrbeq	r0, [r2], -r0
 640:	010c0000 	mrseq	r0, (UNDEF: 12)
 644:	01f30350 	mvnseq	r0, r0, asr r3
 648:	51010c50 	tstpl	r1, r0, asr ip
 64c:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 650:	15160000 	ldrne	r0, [r6, #-0]
 654:	01000000 	mrseq	r0, (UNDEF: 0)
 658:	00000d18 	andeq	r0, r0, r8, lsl sp
 65c:	00200000 	eoreq	r0, r0, r0
 660:	9c010000 	stcls	0, cr0, [r1], {-0}
 664:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
 668:	0000dc13 	andeq	sp, r0, r3, lsl ip
 66c:	21180100 	tstcs	r8, r0, lsl #2
 670:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
 674:	00000313 	andeq	r0, r0, r3, lsl r3
 678:	0000030f 	andeq	r0, r0, pc, lsl #6
 67c:	6c617609 	stclvs	6, cr7, [r1], #-36	; 0xffffffdc
 680:	30180100 	andscc	r0, r8, r0, lsl #2
 684:	0000002c 	andeq	r0, r0, ip, lsr #32
 688:	00000335 	andeq	r0, r0, r5, lsr r3
 68c:	00000331 	andeq	r0, r0, r1, lsr r3
 690:	0000100b 	andeq	r1, r0, fp
 694:	0006f800 	andeq	pc, r6, r0, lsl #16
 698:	0006a400 	andeq	sl, r6, r0, lsl #8
 69c:	50010c00 	andpl	r0, r1, r0, lsl #24
 6a0:	00007402 	andeq	r7, r0, r2, lsl #8
 6a4:	00001c12 	andeq	r1, r0, r2, lsl ip
 6a8:	00070400 	andeq	r0, r7, r0, lsl #8
 6ac:	50010c00 	andpl	r0, r1, r0, lsl #24
 6b0:	00007402 	andeq	r7, r0, r2, lsl #8
 6b4:	bb041700 	bllt	1062bc <gpio_event_clear+0x106080>
 6b8:	18000006 	stmdane	r0, {r1, r2}
 6bc:	00000919 	andeq	r0, r0, r9, lsl r9
 6c0:	00000900 	andeq	r0, r0, r0, lsl #18
 6c4:	06a10400 	strteq	r0, [r1], r0, lsl #8
 6c8:	00008419 	andeq	r8, r0, r9, lsl r4
 6cc:	00008400 	andeq	r8, r0, r0, lsl #8
 6d0:	06b20400 	ldrteq	r0, [r2], r0, lsl #8
 6d4:	00030f19 	andeq	r0, r3, r9, lsl pc
 6d8:	00030f00 	andeq	r0, r3, r0, lsl #30
 6dc:	0ac70400 	beq	ff1c16e4 <gpio_event_clear+0xff1c14a8>
 6e0:	00024a19 	andeq	r4, r2, r9, lsl sl
 6e4:	00024a00 	andeq	r4, r2, r0, lsl #20
 6e8:	06280400 	strteq	r0, [r8], -r0, lsl #8
 6ec:	00011219 	andeq	r1, r1, r9, lsl r2
 6f0:	00011200 	andeq	r1, r1, r0, lsl #4
 6f4:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
 6f8:	00031519 	andeq	r1, r3, r9, lsl r5
 6fc:	00031500 	andeq	r1, r3, r0, lsl #10
 700:	0bc80400 	bleq	ff201708 <gpio_event_clear+0xff2014cc>
 704:	00001a19 	andeq	r1, r0, r9, lsl sl
 708:	00001a00 	andeq	r1, r0, r0, lsl #20
 70c:	06b30400 	ldrteq	r0, [r3], r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bfe70>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  34:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  38:	3b0b3a13 	blcc	2ce88c <gpio_event_clear+0x2ce650>
  3c:	010b390b 	tsteq	fp, fp, lsl #18
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  48:	00000b1c 	andeq	r0, r0, ip, lsl fp
  4c:	03002807 	movweq	r2, #2055	; 0x807
  50:	00061c0e 	andeq	r1, r6, lr, lsl #24
  54:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  58:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  5c:	0b3b0b3a 	bleq	ec2d4c <gpio_event_clear+0xec2b10>
  60:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  64:	06120111 			; <UNDEFINED> instruction: 0x06120111
  68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  6c:	00130119 	andseq	r0, r3, r9, lsl r1
  70:	00050900 	andeq	r0, r5, r0, lsl #18
  74:	0b3a0803 	bleq	e82088 <gpio_event_clear+0xe81e4c>
  78:	0b390b3b 	bleq	e42d6c <gpio_event_clear+0xe42b30>
  7c:	17021349 	strne	r1, [r2, -r9, asr #6]
  80:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  84:	82890a00 	addhi	r0, r9, #0, 20
  88:	01110001 	tsteq	r1, r1
  8c:	00001331 	andeq	r1, r0, r1, lsr r3
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	00130113 	andseq	r0, r3, r3, lsl r1
  9c:	828a0c00 	addhi	r0, sl, #0, 24
  a0:	18020001 	stmdane	r2, {r0}
  a4:	00184291 	mulseq	r8, r1, r2
  a8:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
  ac:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  b0:	0b3b0b3a 	bleq	ec2da0 <gpio_event_clear+0xec2b64>
  b4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  b8:	01111349 	tsteq	r1, r9, asr #6
  bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <gpio_event_clear+0xec2b80>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  e0:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  e4:	00001802 	andeq	r1, r0, r2, lsl #16
  e8:	49010110 	stmdbmi	r1, {r4, r8}
  ec:	00130113 	andseq	r0, r3, r3, lsl r1
  f0:	00211100 	eoreq	r1, r1, r0, lsl #2
  f4:	0b2f1349 	bleq	bc4e20 <gpio_event_clear+0xbc4be4>
  f8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	00133101 	andseq	r3, r3, r1, lsl #2
 104:	00051300 	andeq	r1, r5, r0, lsl #6
 108:	0b3a0e03 	bleq	e8391c <gpio_event_clear+0xe836e0>
 10c:	0b390b3b 	bleq	e42e00 <gpio_event_clear+0xe42bc4>
 110:	17021349 	strne	r1, [r2, -r9, asr #6]
 114:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0e03 	bleq	e83930 <gpio_event_clear+0xe836f4>
 120:	0b390b3b 	bleq	e42e14 <gpio_event_clear+0xe42bd8>
 124:	17021349 	strne	r1, [r2, -r9, asr #6]
 128:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 12c:	00341500 	eorseq	r1, r4, r0, lsl #10
 130:	0b3a0803 	bleq	e82144 <gpio_event_clear+0xe81f08>
 134:	0b390b3b 	bleq	e42e28 <gpio_event_clear+0xe42bec>
 138:	0b1c1349 	bleq	704e64 <gpio_event_clear+0x704c28>
 13c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 140:	3a0e0301 	bcc	380d4c <gpio_event_clear+0x380b10>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	1119270b 	tstne	r9, fp, lsl #14
 14c:	40061201 	andmi	r1, r6, r1, lsl #4
 150:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	0b000f17 	bleq	3dbc <gpio_event_clear+0x3b80>
 15c:	0013490b 	andseq	r4, r3, fp, lsl #18
 160:	00351800 	eorseq	r1, r5, r0, lsl #16
 164:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 168:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 16c:	030e6e19 	movweq	r6, #60953	; 0xee19
 170:	3b0b3a0e 	blcc	2ce9b0 <gpio_event_clear+0x2ce774>
 174:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000023c 	andeq	r0, r0, ip, lsr r2
   8:	0000024f 	andeq	r0, r0, pc, asr #4
   c:	4f500001 	svcmi	0x00500001
  10:	6c000002 	stcvs	0, cr0, [r0], {2}
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	00000200 	andeq	r0, r0, r0, lsl #4
  30:	0000020c 	andeq	r0, r0, ip, lsl #4
  34:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  38:	10000002 	andne	r0, r0, r2
  3c:	04000002 	streq	r0, [r0], #-2
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0002109f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  48:	00021b00 	andeq	r1, r2, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	0000021b 	andeq	r0, r0, fp, lsl r2
  54:	0000022c 	andeq	r0, r0, ip, lsr #4
  58:	2c540001 	mrrccs	0, 0, r0, r4, cr1
  5c:	3c000002 	stccc	0, cr0, [r0], {2}
  60:	04000002 	streq	r0, [r0], #-2
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	2c000000 	stccs	0, cr0, [r0], {-0}
  74:	3c000002 	stccc	0, cr0, [r0], {2}
  78:	01000002 	tsteq	r0, r2
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
  94:	01c80000 	biceq	r0, r8, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0001c850 	andeq	ip, r1, r0, asr r8
  a0:	0001cb00 	andeq	ip, r1, r0, lsl #22
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	000001cb 	andeq	r0, r0, fp, asr #3
  ac:	000001d4 	ldrdeq	r0, [r0], -r4
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01d49f50 	bicseq	r9, r4, r0, asr pc
  b8:	01e80000 	mvneq	r0, r0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	0001e850 	andeq	lr, r1, r0, asr r8
  c4:	0001eb00 	andeq	lr, r1, r0, lsl #22
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	0001eb68 	andeq	lr, r1, r8, ror #22
  d0:	00020000 	andeq	r0, r2, r0
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
  f0:	74000001 	strvc	r0, [r0], #-1
  f4:	01000001 	tsteq	r0, r1
  f8:	01745000 	cmneq	r4, r0
  fc:	01770000 	cmneq	r7, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00017751 	andeq	r7, r1, r1, asr r7
 108:	00018000 	andeq	r8, r1, r0
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	809f5001 	addshi	r5, pc, r1
 114:	94000001 	strls	r0, [r0], #-1
 118:	01000001 	tsteq	r0, r1
 11c:	01945000 	orrseq	r5, r4, r0
 120:	01970000 	orrseq	r0, r7, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	01976891 			; <UNDEFINED> instruction: 0x01976891
 12c:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	01380000 	teqeq	r8, r0
 148:	014c0000 	mrseq	r0, (UNDEF: 76)
 14c:	00010000 	andeq	r0, r1, r0
 150:	00014c50 	andeq	r4, r1, r0, asr ip
 154:	00014f00 	andeq	r4, r1, r0, lsl #30
 158:	51000100 	mrspl	r0, (UNDEF: 16)
 15c:	0000014f 	andeq	r0, r0, pc, asr #2
 160:	00000158 	andeq	r0, r0, r8, asr r1
 164:	01f30004 	mvnseq	r0, r4
 168:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 178:	00000118 	andeq	r0, r0, r8, lsl r1
 17c:	0000012c 	andeq	r0, r0, ip, lsr #2
 180:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 184:	2f000001 	svccs	0x00000001
 188:	01000001 	tsteq	r0, r1
 18c:	012f5100 			; <UNDEFINED> instruction: 0x012f5100
 190:	01380000 	teqeq	r8, r0
 194:	00040000 	andeq	r0, r4, r0
 198:	9f5001f3 	svcls	0x005001f3
	...
 1a8:	00f80000 	rscseq	r0, r8, r0
 1ac:	010c0000 	mrseq	r0, (UNDEF: 12)
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	00010c50 	andeq	r0, r1, r0, asr ip
 1b8:	00010f00 	andeq	r0, r1, r0, lsl #30
 1bc:	51000100 	mrspl	r0, (UNDEF: 16)
 1c0:	0000010f 	andeq	r0, r0, pc, lsl #2
 1c4:	00000118 	andeq	r0, r0, r8, lsl r1
 1c8:	01f30004 	mvnseq	r0, r4
 1cc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1dc:	000000d8 	ldrdeq	r0, [r0], -r8
 1e0:	000000ec 	andeq	r0, r0, ip, ror #1
 1e4:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 1e8:	ef000000 	svc	0x00000000
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	00ef5100 	rsceq	r5, pc, r0, lsl #2
 1f4:	00f80000 	rscseq	r0, r8, r0
 1f8:	00040000 	andeq	r0, r4, r0
 1fc:	9f5001f3 	svcls	0x005001f3
	...
 210:	00700000 	rsbseq	r0, r0, r0
 214:	008c0000 	addeq	r0, ip, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00008c50 	andeq	r8, r0, r0, asr ip
 220:	00009400 	andeq	r9, r0, r0, lsl #8
 224:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 228:	00000094 	muleq	r0, r4, r0
 22c:	000000a4 	andeq	r0, r0, r4, lsr #1
 230:	01f30004 	mvnseq	r0, r4
 234:	00a49f50 	adceq	r9, r4, r0, asr pc
 238:	00bc0000 	adcseq	r0, ip, r0
 23c:	00010000 	andeq	r0, r1, r0
 240:	0000bc50 	andeq	fp, r0, r0, asr ip
 244:	0000d800 	andeq	sp, r0, r0, lsl #16
 248:	f3000400 	vshl.u8	d0, d0, d0
 24c:	009f5001 	addseq	r5, pc, r1
	...
 258:	00009000 	andeq	r9, r0, r0
 25c:	00009800 	andeq	r9, r0, r0, lsl #16
 260:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 26c:	00940000 	addseq	r0, r4, r0
 270:	00a40000 	adceq	r0, r4, r0
 274:	00010000 	andeq	r0, r1, r0
 278:	00000054 	andeq	r0, r0, r4, asr r0
	...
 284:	00002c00 	andeq	r2, r0, r0, lsl #24
 288:	00004300 	andeq	r4, r0, r0, lsl #6
 28c:	50000100 	andpl	r0, r0, r0, lsl #2
 290:	00000043 	andeq	r0, r0, r3, asr #32
 294:	00000070 	andeq	r0, r0, r0, ror r0
 298:	00550001 	subseq	r0, r5, r1
	...
 2a4:	2c000000 	stccs	0, cr0, [r0], {-0}
 2a8:	43000000 	movwmi	r0, #0
 2ac:	01000000 	mrseq	r0, (UNDEF: 0)
 2b0:	00435100 	subeq	r5, r3, r0, lsl #2
 2b4:	00700000 	rsbseq	r0, r0, r0
 2b8:	00010000 	andeq	r0, r1, r0
 2bc:	00000054 	andeq	r0, r0, r4, asr r0
	...
 2c8:	00002000 	andeq	r2, r0, r0
 2cc:	00002700 	andeq	r2, r0, r0, lsl #14
 2d0:	50000100 	andpl	r0, r0, r0, lsl #2
 2d4:	00000027 	andeq	r0, r0, r7, lsr #32
 2d8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2dc:	01f30004 	mvnseq	r0, r4
 2e0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 2ec:	00200000 	eoreq	r0, r0, r0
 2f0:	00270000 	eoreq	r0, r7, r0
 2f4:	00010000 	andeq	r0, r1, r0
 2f8:	00002751 	andeq	r2, r0, r1, asr r7
 2fc:	00002c00 	andeq	r2, r0, r0, lsl #24
 300:	f3000400 	vshl.u8	d0, d0, d0
 304:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 314:	0f000000 	svceq	0x00000000
 318:	01000000 	mrseq	r0, (UNDEF: 0)
 31c:	000f5000 	andeq	r5, pc, r0
 320:	00200000 	eoreq	r0, r0, r0
 324:	00010000 	andeq	r0, r1, r0
 328:	00000054 	andeq	r0, r0, r4, asr r0
	...
 338:	00000f00 	andeq	r0, r0, r0, lsl #30
 33c:	51000100 	mrspl	r0, (UNDEF: 16)
 340:	0000000f 	andeq	r0, r0, pc
 344:	00000020 	andeq	r0, r0, r0, lsr #32
 348:	00550001 	subseq	r0, r5, r1
 34c:	00000000 	andeq	r0, r0, r0
 350:	Address 0x0000000000000350 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000026c 	andeq	r0, r0, ip, ror #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000021f 	andeq	r0, r0, pc, lsl r2
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	70670000 	rsbvc	r0, r7, r0
  5c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  68:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  6c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  70:	682e7374 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  7c:	00010068 	andeq	r0, r1, r8, rrx
  80:	35050000 	strcc	r0, [r5, #-0]
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	01060117 	tsteq	r6, r7, lsl r1
  90:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  94:	01061105 	tsteq	r6, r5, lsl #2
  98:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  9c:	34056701 	strcc	r6, [r5], #-1793	; 0xfffff8ff
  a0:	01062f06 	tsteq	r6, r6, lsl #30
  a4:	2f060505 	svccs	0x00060505
  a8:	2f060105 	svccs	0x00060105
  ac:	31063005 	tstcc	r6, r5
  b0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  b4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  b8:	05054930 	streq	r4, [r5, #-2352]	; 0xfffff6d0
  bc:	832f6a06 			; <UNDEFINED> instruction: 0x832f6a06
  c0:	05691333 	strbeq	r1, [r9, #-819]!	; 0xfffffccd
  c4:	052f0601 	streq	r0, [pc, #-1537]!	; fffffacb <gpio_event_clear+0xfffff88f>
  c8:	06520624 	ldrbeq	r0, [r2], -r4, lsr #12
  cc:	06050501 	streq	r0, [r5], -r1, lsl #10
  d0:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  d4:	00820204 	addeq	r0, r2, r4, lsl #4
  d8:	01020402 	tsteq	r2, r2, lsl #8
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	00180514 	andseq	r0, r8, r4, lsl r5
  e4:	06020402 	streq	r0, [r2], -r2, lsl #8
  e8:	04020001 	streq	r0, [r2], #-1
  ec:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
  f0:	02040200 	andeq	r0, r4, #0, 4
  f4:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	01050106 	tsteq	r5, r6, lsl #2
 110:	02040200 	andeq	r0, r4, #0, 4
 114:	0005052f 	andeq	r0, r5, pc, lsr #10
 118:	06010402 	streq	r0, [r1], -r2, lsl #8
 11c:	04020061 	streq	r0, [r2], #-97	; 0xffffff9f
 120:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 124:	ba060104 	blt	18053c <gpio_event_clear+0x180300>
 128:	01040200 	mrseq	r0, R12_usr
 12c:	29052e06 	stmdbcs	r5, {r1, r2, r9, sl, fp, sp}
 130:	05ba0c03 	ldreq	r0, [sl, #3075]!	; 0xc03
 134:	07051305 	streq	r1, [r5, -r5, lsl #6]
 138:	29050106 	stmdbcs	r5, {r1, r2, r8}
 13c:	06050549 	streq	r0, [r5], -r9, asr #10
 140:	054a0631 	strbeq	r0, [sl, #-1585]	; 0xfffff9cf
 144:	2a052f01 	bcs	14bd50 <gpio_event_clear+0x14bb14>
 148:	05055106 	streq	r5, [r5, #-262]	; 0xfffffefa
 14c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 150:	492a0501 	stmdbmi	sl!, {r0, r8, sl}
 154:	31060505 	tstcc	r6, r5, lsl #10
 158:	01054a06 	tsteq	r5, r6, lsl #20
 15c:	0630052f 	ldrteq	r0, [r0], -pc, lsr #10
 160:	1305054d 	movwne	r0, #21837	; 0x554d
 164:	01060705 	tsteq	r6, r5, lsl #14
 168:	05493005 	strbeq	r3, [r9, #-5]
 16c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 170:	2f01054a 	svccs	0x0001054a
 174:	4b062f05 	blmi	18bd90 <gpio_event_clear+0x18bb54>
 178:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 17c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 180:	0505492f 	streq	r4, [r5, #-2351]	; 0xfffff6d1
 184:	4a063106 	bmi	18c5a4 <gpio_event_clear+0x18c368>
 188:	052f0105 	streq	r0, [pc, #-261]!	; 8b <.debug_line+0x8b>
 18c:	064e0627 	strbeq	r0, [lr], -r7, lsr #12
 190:	06050501 	streq	r0, [r5], -r1, lsl #10
 194:	060d0567 	streq	r0, [sp], -r7, ror #10
 198:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 19c:	4b060905 	blmi	1825b8 <gpio_event_clear+0x18237c>
 1a0:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 1a4:	2f01052e 	svccs	0x0001052e
 1a8:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 1ac:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 1b0:	a227052e 	eorge	r0, r7, #192937984	; 0xb800000
 1b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1b8:	0d056706 	stceq	7, cr6, [r5, #-24]	; 0xffffffe8
 1bc:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1c0:	0609052e 	streq	r0, [r9], -lr, lsr #10
 1c4:	1305054b 	movwne	r0, #21835	; 0x554b
 1c8:	01052e06 	tsteq	r5, r6, lsl #28
 1cc:	0609052f 	streq	r0, [r9], -pc, lsr #10
 1d0:	9e060148 	adflssm	f0, f6, #0.0
 1d4:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 1d8:	130505a6 	movwne	r0, #21926	; 0x55a6
 1dc:	01060705 	tsteq	r6, r5, lsl #14
 1e0:	054b1005 	strbeq	r1, [fp, #-5]
 1e4:	27053301 	strcs	r3, [r5, -r1, lsl #6]
 1e8:	052e7903 	streq	r7, [lr, #-2307]!	; 0xfffff6fd
 1ec:	2f4d0605 	svccs	0x004d0605
 1f0:	01061305 	tsteq	r6, r5, lsl #6
 1f4:	054a2d05 	strbeq	r2, [sl, #-3333]	; 0xfffff2fb
 1f8:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 1fc:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff2fe <gpio_event_clear+0xfffff0c2>
 200:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 204:	25052f01 	strcs	r2, [r5, #-3841]	; 0xfffff0ff
 208:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
 20c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 210:	49250501 	stmdbmi	r5!, {r0, r8, sl}
 214:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 218:	0105832f 	tsteq	r5, pc, lsr #6
 21c:	04022f06 	streq	r2, [r2], #-3846	; 0xfffff0fa
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
   c:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  10:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  14:	33726f00 	cmncc	r2, #0, 30
  18:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
  1c:	00323374 	eorseq	r3, r2, r4, ror r3
  20:	4f495047 	svcmi	0x00495047
  24:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  28:	50470030 	subpl	r0, r7, r0, lsr r0
  2c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  30:	0031544e 	eorseq	r5, r1, lr, asr #8
  34:	4f495047 	svcmi	0x00495047
  38:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  3c:	50470032 	subpl	r0, r7, r2, lsr r0
  40:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  44:	0033544e 	eorseq	r5, r3, lr, asr #8
  48:	6f697067 	svcvs	0x00697067
  4c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  50:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  54:	725f636e 	subsvc	r6, pc, #-1207959551	; 0xb8000001
  58:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  5c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
  60:	44006567 	strmi	r6, [r0], #-1383	; 0xfffffa99
  64:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  68:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  6c:	5f735152 	svcpl	0x00735152
  70:	68730032 	ldmdavs	r3!, {r1, r4, r5}^
  74:	2074726f 	rsbscs	r7, r4, pc, ror #4
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
  80:	00676e69 	rsbeq	r6, r7, r9, ror #28
  84:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  88:	49460032 	stmdbmi	r6, {r1, r4, r5}^
  8c:	6f635f51 	svcvs	0x00635f51
  90:	6f72746e 	svcvs	0x0072746e
  94:	7369006c 	cmnvc	r9, #108, 0	; 0x6c
  98:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  9c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  a0:	50470074 	subpl	r0, r7, r4, ror r0
  a4:	4c5f4f49 	mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
  a8:	445f574f 	ldrbmi	r5, [pc], #-1871	; b0 <.debug_str+0xb0>
  ac:	43455445 	movtmi	r5, #21573	; 0x5445
  b0:	70670054 	rsbvc	r0, r7, r4, asr r0
  b4:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff153 <gpio_event_clear+0xffffef17>
  b8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  bc:	6f6c5f65 	svcvs	0x006c5f65
  c0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c8:	6f6c2067 	svcvs	0x006c2067
  cc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d0:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  e0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  e4:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  e8:	5f4e4f49 	svcpl	0x004e4f49
  ec:	5047005f 	subpl	r0, r7, pc, asr r0
  f0:	415f4f49 	cmpmi	pc, r9, asr #30
  f4:	434e5953 	movtmi	r5, #59731	; 0xe953
  f8:	5349525f 	movtpl	r5, #37471	; 0x925f
  fc:	5f474e49 	svcpl	0x00474e49
 100:	45474445 	strbmi	r4, [r7, #-1093]	; 0xfffffbbb
 104:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 108:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 10c:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 110:	6c630074 	stclvs	0, cr0, [r3], #-464	; 0xfffffe30
 114:	5f6e6165 	svcpl	0x006e6165
 118:	6f626572 	svcvs	0x00626572
 11c:	4700746f 	strmi	r7, [r0, -pc, ror #8]
 120:	5f4f4950 	svcpl	0x004f4950
 124:	49534952 	ldmdbmi	r3, {r1, r4, r6, r8, fp, lr}^
 128:	455f474e 	ldrbmi	r4, [pc, #-1870]	; fffff9e2 <gpio_event_clear+0xfffff7a6>
 12c:	00454744 	subeq	r4, r5, r4, asr #14
 130:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 134:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 138:	5f735152 	svcpl	0x00735152
 13c:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
 140:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 144:	5152495f 	cmppl	r2, pc, asr r9
 148:	00325f73 	eorseq	r5, r2, r3, ror pc
 14c:	3233524f 	eorscc	r5, r3, #-268435452	; 0xf0000004
 150:	736e7500 	cmnvc	lr, #0, 10
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 15c:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
 160:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 164:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 168:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 16c:	5152495f 	cmppl	r2, pc, asr r9
 170:	70670073 	rsbvc	r0, r7, r3, ror r0
 174:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 178:	615f746e 	cmpvs	pc, lr, ror #8
 17c:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
 180:	6c61665f 	stclvs	6, cr6, [r1], #-380	; 0xfffffe84
 184:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 188:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 18c:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 190:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 194:	61686320 	cmnvs	r8, r0, lsr #6
 198:	50470072 	subpl	r0, r7, r2, ror r0
 19c:	485f4f49 	ldmdami	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
 1a0:	5f484749 	svcpl	0x00484749
 1a4:	45544544 	ldrbmi	r4, [r4, #-1348]	; 0xfffffabc
 1a8:	6c005443 	cfstrsvs	mvf5, [r0], {67}	; 0x43
 1ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1bc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1c0:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 1c4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1cc:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 1d0:	5f4f4950 	svcpl	0x004f4950
 1d4:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 1d8:	6f687300 	svcvs	0x00687300
 1dc:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1e0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ec:	5f515249 	svcpl	0x00515249
 1f0:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 1f4:	5f676e69 	svcpl	0x00676e69
 1f8:	70670032 	rsbvc	r0, r7, r2, lsr r0
 1fc:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 200:	665f746e 	ldrbvs	r7, [pc], -lr, ror #8
 204:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
 208:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffaa2 <gpio_event_clear+0xfffff866>
 20c:	00656764 	rsbeq	r6, r5, r4, ror #14
 210:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 214:	6f682f00 	svcvs	0x00682f00
 218:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffcb3 <gpio_event_clear+0xfffffa77>
 21c:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
 220:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
 224:	2f737361 	svccs	0x00737361
 228:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 22c:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
 230:	70733232 	rsbsvc	r3, r3, r2, lsr r2
 234:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 238:	2f697062 	svccs	0x00697062
 23c:	66617473 			; <UNDEFINED> instruction: 0x66617473
 240:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 244:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 248:	72700065 	rsbsvc	r0, r0, #101, 0	; 0x65
 24c:	6b746e69 	blvs	1d1bbf8 <gpio_event_clear+0x1d1b9bc>
 250:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 254:	6e692d6f 	cdpvs	13, 6, cr2, cr9, cr15, {3}
 258:	00632e74 	rsbeq	r2, r3, r4, ror lr
 25c:	6f697067 	svcvs	0x00697067
 260:	616e655f 	cmnvs	lr, pc, asr r5
 264:	5f656c62 	svcpl	0x00656c62
 268:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
 26c:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 270:	5f6f6970 	svcpl	0x006f6970
 274:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 278:	6c635f74 	stclvs	15, cr5, [r3], #-464	; 0xfffffe30
 27c:	00726165 	rsbseq	r6, r2, r5, ror #2
 280:	6f697067 	svcvs	0x00697067
 284:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 288:	7369725f 	cmnvc	r9, #-268435451	; 0xf0000005
 28c:	5f676e69 	svcpl	0x00676e69
 290:	65676465 	strbvs	r6, [r7, #-1125]!	; 0xfffffb9b
 294:	73694400 	cmnvc	r9, #0, 8
 298:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 29c:	5152495f 	cmppl	r2, pc, asr r9
 2a0:	00315f73 	eorseq	r5, r1, r3, ror pc
 2a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 2a8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 2ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 2b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 2b4:	50470074 	subpl	r0, r7, r4, ror r0
 2b8:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 2bc:	494c4c41 	stmdbmi	ip, {r0, r6, sl, fp, lr}^
 2c0:	455f474e 	ldrbmi	r4, [pc, #-1870]	; fffffb7a <gpio_event_clear+0xfffff93e>
 2c4:	00454744 	subeq	r4, r5, r4, asr #14
 2c8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 2cc:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 2d0:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 2d4:	5152495f 	cmppl	r2, pc, asr r9
 2d8:	50470073 	subpl	r0, r7, r3, ror r0
 2dc:	415f4f49 	cmpmi	pc, r9, asr #30
 2e0:	434e5953 	movtmi	r5, #59731	; 0xe953
 2e4:	4c41465f 	mcrrmi	6, 5, r4, r1, cr15
 2e8:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
 2ec:	4744455f 	smlsldmi	r4, r4, pc, r5	; <UNPREDICTABLE>
 2f0:	70670045 	rsbvc	r0, r7, r5, asr #32
 2f4:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 2f8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 2fc:	5f6f6970 	svcpl	0x006f6970
 300:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 304:	65645f74 	strbvs	r5, [r4, #-3956]!	; 0xfffff08c
 308:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
 30c:	47006465 	strmi	r6, [r0, -r5, ror #8]
 310:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
 314:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 318:	49003233 	stmdbmi	r0, {r0, r1, r4, r5, r9, ip, sp}
 31c:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 320:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 324:	315f676e 	cmpcc	pc, lr, ror #14
 328:	51524900 	cmppl	r2, r0, lsl #18
 32c:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
 330:	705f6369 	subsvc	r6, pc, r9, ror #6
 334:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 338:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 33c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 340:	31203939 			; <UNDEFINED> instruction: 0x31203939
 344:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 348:	30322031 	eorscc	r2, r2, r1, lsr r0
 34c:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 350:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 354:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 358:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 35c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 360:	613d7570 	teqvs	sp, r0, ror r5
 364:	31316d72 	teqcc	r1, r2, ror sp
 368:	7a6a3637 	bvc	1a8dc4c <gpio_event_clear+0x1a8da10>
 36c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 370:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 374:	613d656e 	teqvs	sp, lr, ror #10
 378:	31316d72 	teqcc	r1, r2, ror sp
 37c:	7a6a3637 	bvc	1a8dc60 <gpio_event_clear+0x1a8da24>
 380:	20732d66 	rsbscs	r2, r3, r6, ror #26
 384:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 388:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 38c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 390:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 394:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 398:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 39c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 3a0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 3a4:	616d2d20 	cmnvs	sp, r0, lsr #26
 3a8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 3ac:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 3b0:	2b7a6b36 	blcs	1e9b090 <gpio_event_clear+0x1e9ae54>
 3b4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 3b8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 3bc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 3c0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 3c4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 3c8:	20393975 	eorscs	r3, r9, r5, ror r9
 3cc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 3d0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 3d4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 3d8:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 3dc:	5f4f4950 	svcpl	0x004f4950
 3e0:	4e455645 	cdpmi	6, 4, cr5, cr5, cr5, {2}
 3e4:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xfffff0ac
 3e8:	54434554 	strbpl	r4, [r3], #-1364	; 0xfffffaac
 3ec:	Address 0x00000000000003ec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_event_clear+0xfffffc94>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	42018e02 	andmi	r8, r1, #2, 28
  78:	0a54100e 	beq	15040b8 <gpio_event_clear+0x1503e7c>
  7c:	0b42080e 	bleq	10820bc <gpio_event_clear+0x1081e80>
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	000000d8 	ldrdeq	r0, [r0], -r8
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000000f8 	strdeq	r0, [r0], -r8
  a4:	00000020 	andeq	r0, r0, r0, lsr #32
  a8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000118 	andeq	r0, r0, r8, lsl r1
  bc:	00000020 	andeq	r0, r0, r0, lsr #32
  c0:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000138 	andeq	r0, r0, r8, lsr r1
  d4:	00000020 	andeq	r0, r0, r0, lsr #32
  d8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  dc:	00018e02 	andeq	r8, r1, r2, lsl #28
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000158 	andeq	r0, r0, r8, asr r1
  ec:	00000054 	andeq	r0, r0, r4, asr r0
  f0:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  f4:	100e4201 	andne	r4, lr, r1, lsl #4
  f8:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
  fc:	00000b42 	andeq	r0, r0, r2, asr #22
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	000001ac 	andeq	r0, r0, ip, lsr #3
 10c:	00000054 	andeq	r0, r0, r4, asr r0
 110:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 114:	100e4201 	andne	r4, lr, r1, lsl #4
 118:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
 11c:	00000b42 	andeq	r0, r0, r2, asr #22
 120:	00000014 	andeq	r0, r0, r4, lsl r0
 124:	00000000 	andeq	r0, r0, r0
 128:	00000200 	andeq	r0, r0, r0, lsl #4
 12c:	0000003c 	andeq	r0, r0, ip, lsr r0
 130:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
 134:	00018e02 	andeq	r8, r1, r2, lsl #28
 138:	00000014 	andeq	r0, r0, r4, lsl r0
 13c:	00000000 	andeq	r0, r0, r0
 140:	0000023c 	andeq	r0, r0, ip, lsr r2
 144:	00000030 	andeq	r0, r0, r0, lsr r0
 148:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
 14c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd5f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_event_clear+0x421e8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_heap_end>:
   0:	e59f3004 	ldr	r3, [pc, #4]	; c <kmalloc_heap_end+0xc>
   4:	e5930000 	ldr	r0, [r3]
   8:	e12fff1e 	bx	lr
   c:	00000000 	andeq	r0, r0, r0

00000010 <kmalloc_heap_start>:
  10:	e59f3004 	ldr	r3, [pc, #4]	; 1c <kmalloc_heap_start+0xc>
  14:	e5930004 	ldr	r0, [r3, #4]
  18:	e12fff1e 	bx	lr
  1c:	00000000 	andeq	r0, r0, r0

00000020 <kmalloc_heap_ptr>:
  20:	e59f3004 	ldr	r3, [pc, #4]	; 2c <kmalloc_heap_ptr+0xc>
  24:	e5930008 	ldr	r0, [r3, #8]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <kmalloc_init_set_start>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e3510000 	cmp	r1, #0, 0
  3c:	0a00000a 	beq	6c <kmalloc_init_set_start+0x3c>
  40:	e59f306c 	ldr	r3, [pc, #108]	; b4 <kmalloc_init_set_start+0x84>
  44:	e5933008 	ldr	r3, [r3, #8]
  48:	e1530000 	cmp	r3, r0
  4c:	8a00000e 	bhi	8c <kmalloc_init_set_start+0x5c>
  50:	e59f305c 	ldr	r3, [pc, #92]	; b4 <kmalloc_init_set_start+0x84>
  54:	e5830008 	str	r0, [r3, #8]
  58:	e5830004 	str	r0, [r3, #4]
  5c:	e0800001 	add	r0, r0, r1
  60:	e5830000 	str	r0, [r3]
  64:	e28dd00c 	add	sp, sp, #12, 0
  68:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  6c:	e59f3044 	ldr	r3, [pc, #68]	; b8 <kmalloc_init_set_start+0x88>
  70:	e58d3000 	str	r3, [sp]
  74:	e3a03030 	mov	r3, #48, 0	; 0x30
  78:	e59f203c 	ldr	r2, [pc, #60]	; bc <kmalloc_init_set_start+0x8c>
  7c:	e59f103c 	ldr	r1, [pc, #60]	; c0 <kmalloc_init_set_start+0x90>
  80:	e59f003c 	ldr	r0, [pc, #60]	; c4 <kmalloc_init_set_start+0x94>
  84:	ebfffffe 	bl	0 <printk>
  88:	ebfffffe 	bl	0 <clean_reboot>
  8c:	e59f3020 	ldr	r3, [pc, #32]	; b4 <kmalloc_init_set_start+0x84>
  90:	e5933000 	ldr	r3, [r3]
  94:	e58d3004 	str	r3, [sp, #4]
  98:	e58d0000 	str	r0, [sp]
  9c:	e3a03034 	mov	r3, #52, 0	; 0x34
  a0:	e59f2014 	ldr	r2, [pc, #20]	; bc <kmalloc_init_set_start+0x8c>
  a4:	e59f1014 	ldr	r1, [pc, #20]	; c0 <kmalloc_init_set_start+0x90>
  a8:	e59f0018 	ldr	r0, [pc, #24]	; c8 <kmalloc_init_set_start+0x98>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	0000002c 	andeq	r0, r0, ip, lsr #32

000000cc <kmalloc_init>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f303c 	ldr	r3, [pc, #60]	; 114 <kmalloc_init+0x48>
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e3530000 	cmp	r3, #0, 0
  dc:	1a000006 	bne	fc <kmalloc_init+0x30>
  e0:	e59f302c 	ldr	r3, [pc, #44]	; 114 <kmalloc_init+0x48>
  e4:	e3a02001 	mov	r2, #1, 0
  e8:	e5832000 	str	r2, [r3]
  ec:	e3a01201 	mov	r1, #268435456	; 0x10000000
  f0:	e3a00601 	mov	r0, #1048576	; 0x100000
  f4:	ebfffffe 	bl	30 <kmalloc_init_set_start>
  f8:	e8bd8010 	pop	{r4, pc}
  fc:	e3a03040 	mov	r3, #64, 0	; 0x40
 100:	e59f2010 	ldr	r2, [pc, #16]	; 118 <kmalloc_init+0x4c>
 104:	e59f1010 	ldr	r1, [pc, #16]	; 11c <kmalloc_init+0x50>
 108:	e59f0010 	ldr	r0, [pc, #16]	; 120 <kmalloc_init+0x54>
 10c:	ebfffffe 	bl	0 <printk>
 110:	ebfffffe 	bl	0 <clean_reboot>
 114:	00000000 	andeq	r0, r0, r0
 118:	00000018 	andeq	r0, r0, r8, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	00000070 	andeq	r0, r0, r0, ror r0

00000124 <kmalloc_notzero>:
 124:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 128:	e24dd00c 	sub	sp, sp, #12, 0
 12c:	e3500000 	cmp	r0, #0, 0
 130:	0a00000a 	beq	160 <kmalloc_notzero+0x3c>
 134:	e2800007 	add	r0, r0, #7, 0
 138:	e3c03007 	bic	r3, r0, #7, 0
 13c:	e59f2060 	ldr	r2, [pc, #96]	; 1a4 <kmalloc_notzero+0x80>
 140:	e5920008 	ldr	r0, [r2, #8]
 144:	e0801003 	add	r1, r0, r3
 148:	e5821008 	str	r1, [r2, #8]
 14c:	e5922000 	ldr	r2, [r2]
 150:	e1510002 	cmp	r1, r2
 154:	8a000009 	bhi	180 <kmalloc_notzero+0x5c>
 158:	e28dd00c 	add	sp, sp, #12, 0
 15c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 160:	e59f3040 	ldr	r3, [pc, #64]	; 1a8 <kmalloc_notzero+0x84>
 164:	e58d3000 	str	r3, [sp]
 168:	e3a03048 	mov	r3, #72, 0	; 0x48
 16c:	e59f2038 	ldr	r2, [pc, #56]	; 1ac <kmalloc_notzero+0x88>
 170:	e59f1038 	ldr	r1, [pc, #56]	; 1b0 <kmalloc_notzero+0x8c>
 174:	e59f0038 	ldr	r0, [pc, #56]	; 1b4 <kmalloc_notzero+0x90>
 178:	ebfffffe 	bl	0 <printk>
 17c:	ebfffffe 	bl	0 <clean_reboot>
 180:	e0422000 	sub	r2, r2, r0
 184:	e58d2004 	str	r2, [sp, #4]
 188:	e58d3000 	str	r3, [sp]
 18c:	e3a0304e 	mov	r3, #78, 0	; 0x4e
 190:	e59f2014 	ldr	r2, [pc, #20]	; 1ac <kmalloc_notzero+0x88>
 194:	e59f1014 	ldr	r1, [pc, #20]	; 1b0 <kmalloc_notzero+0x8c>
 198:	e59f0018 	ldr	r0, [pc, #24]	; 1b8 <kmalloc_notzero+0x94>
 19c:	ebfffffe 	bl	0 <printk>
 1a0:	ebfffffe 	bl	0 <clean_reboot>
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	000000a0 	andeq	r0, r0, r0, lsr #1
 1ac:	00000028 	andeq	r0, r0, r8, lsr #32
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	000000a8 	andeq	r0, r0, r8, lsr #1

000001bc <kmalloc>:
 1bc:	e92d4030 	push	{r4, r5, lr}
 1c0:	e24dd00c 	sub	sp, sp, #12, 0
 1c4:	e2504000 	subs	r4, r0, #0, 0
 1c8:	0a000008 	beq	1f0 <kmalloc+0x34>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	ebfffffe 	bl	124 <kmalloc_notzero>
 1d4:	e1a05000 	mov	r5, r0
 1d8:	e1a02004 	mov	r2, r4
 1dc:	e3a01000 	mov	r1, #0, 0
 1e0:	ebfffffe 	bl	0 <memset>
 1e4:	e1a00005 	mov	r0, r5
 1e8:	e28dd00c 	add	sp, sp, #12, 0
 1ec:	e8bd8030 	pop	{r4, r5, pc}
 1f0:	e59f3018 	ldr	r3, [pc, #24]	; 210 <kmalloc+0x54>
 1f4:	e58d3000 	str	r3, [sp]
 1f8:	e3a03054 	mov	r3, #84, 0	; 0x54
 1fc:	e59f2010 	ldr	r2, [pc, #16]	; 214 <kmalloc+0x58>
 200:	e59f1010 	ldr	r1, [pc, #16]	; 218 <kmalloc+0x5c>
 204:	e59f0010 	ldr	r0, [pc, #16]	; 21c <kmalloc+0x60>
 208:	ebfffffe 	bl	0 <printk>
 20c:	ebfffffe 	bl	0 <clean_reboot>
 210:	000000a0 	andeq	r0, r0, r0, lsr #1
 214:	00000038 	andeq	r0, r0, r8, lsr r0
 218:	00000000 	andeq	r0, r0, r0
 21c:	0000000c 	andeq	r0, r0, ip

00000220 <kmalloc_aligned>:
 220:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 224:	e24dd00c 	sub	sp, sp, #12, 0
 228:	e3500000 	cmp	r0, #0, 0
 22c:	0a000014 	beq	284 <kmalloc_aligned+0x64>
 230:	e2613000 	rsb	r3, r1, #0, 0
 234:	e1d13003 	bics	r3, r1, r3
 238:	1a000019 	bne	2a4 <kmalloc_aligned+0x84>
 23c:	e3510008 	cmp	r1, #8, 0
 240:	33a01008 	movcc	r1, #8, 0
 244:	e59f30c0 	ldr	r3, [pc, #192]	; 30c <kmalloc_aligned+0xec>
 248:	e5932008 	ldr	r2, [r3, #8]
 24c:	e2613000 	rsb	r3, r1, #0, 0
 250:	e1d1c003 	bics	ip, r1, r3
 254:	1a00001b 	bne	2c8 <kmalloc_aligned+0xa8>
 258:	e0822001 	add	r2, r2, r1
 25c:	e2422001 	sub	r2, r2, #1, 0
 260:	e0033002 	and	r3, r3, r2
 264:	e2411001 	sub	r1, r1, #1, 0
 268:	e1110003 	tst	r1, r3
 26c:	1a00001d 	bne	2e8 <kmalloc_aligned+0xc8>
 270:	e59f2094 	ldr	r2, [pc, #148]	; 30c <kmalloc_aligned+0xec>
 274:	e5823008 	str	r3, [r2, #8]
 278:	ebfffffe 	bl	1bc <kmalloc>
 27c:	e28dd00c 	add	sp, sp, #12, 0
 280:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 284:	e59f3084 	ldr	r3, [pc, #132]	; 310 <kmalloc_aligned+0xf0>
 288:	e58d3000 	str	r3, [sp]
 28c:	e3a0305f 	mov	r3, #95, 0	; 0x5f
 290:	e59f207c 	ldr	r2, [pc, #124]	; 314 <kmalloc_aligned+0xf4>
 294:	e59f107c 	ldr	r1, [pc, #124]	; 318 <kmalloc_aligned+0xf8>
 298:	e59f007c 	ldr	r0, [pc, #124]	; 31c <kmalloc_aligned+0xfc>
 29c:	ebfffffe 	bl	0 <printk>
 2a0:	ebfffffe 	bl	0 <clean_reboot>
 2a4:	ebfffffe 	bl	0 <rpi_reset_putc>
 2a8:	e59f3070 	ldr	r3, [pc, #112]	; 320 <kmalloc_aligned+0x100>
 2ac:	e58d3000 	str	r3, [sp]
 2b0:	e3a03060 	mov	r3, #96, 0	; 0x60
 2b4:	e59f2058 	ldr	r2, [pc, #88]	; 314 <kmalloc_aligned+0xf4>
 2b8:	e59f1058 	ldr	r1, [pc, #88]	; 318 <kmalloc_aligned+0xf8>
 2bc:	e59f0060 	ldr	r0, [pc, #96]	; 324 <kmalloc_aligned+0x104>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e59f3058 	ldr	r3, [pc, #88]	; 328 <kmalloc_aligned+0x108>
 2cc:	e58d3000 	str	r3, [sp]
 2d0:	e3a03011 	mov	r3, #17, 0
 2d4:	e59f2050 	ldr	r2, [pc, #80]	; 32c <kmalloc_aligned+0x10c>
 2d8:	e59f1038 	ldr	r1, [pc, #56]	; 318 <kmalloc_aligned+0xf8>
 2dc:	e59f0038 	ldr	r0, [pc, #56]	; 31c <kmalloc_aligned+0xfc>
 2e0:	ebfffffe 	bl	0 <printk>
 2e4:	ebfffffe 	bl	0 <clean_reboot>
 2e8:	ebfffffe 	bl	0 <rpi_reset_putc>
 2ec:	e59f303c 	ldr	r3, [pc, #60]	; 330 <kmalloc_aligned+0x110>
 2f0:	e58d3000 	str	r3, [sp]
 2f4:	e3a03068 	mov	r3, #104, 0	; 0x68
 2f8:	e59f2014 	ldr	r2, [pc, #20]	; 314 <kmalloc_aligned+0xf4>
 2fc:	e59f1014 	ldr	r1, [pc, #20]	; 318 <kmalloc_aligned+0xf8>
 300:	e59f002c 	ldr	r0, [pc, #44]	; 334 <kmalloc_aligned+0x114>
 304:	ebfffffe 	bl	0 <printk>
 308:	ebfffffe 	bl	0 <clean_reboot>
 30c:	00000000 	andeq	r0, r0, r0
 310:	000000a0 	andeq	r0, r0, r0, lsr #1
 314:	00000040 	andeq	r0, r0, r0, asr #32
 318:	00000000 	andeq	r0, r0, r0
 31c:	0000000c 	andeq	r0, r0, ip
 320:	0000011c 	andeq	r0, r0, ip, lsl r1
 324:	000000e8 	andeq	r0, r0, r8, ror #1
 328:	00000130 	andeq	r0, r0, r0, lsr r1
 32c:	00000050 	andeq	r0, r0, r0, asr r0
 330:	00000168 	andeq	r0, r0, r8, ror #2
 334:	0000013c 	andeq	r0, r0, ip, lsr r1

00000338 <kfree>:
 338:	e12fff1e 	bx	lr

0000033c <kfree_all>:
 33c:	e59f3008 	ldr	r3, [pc, #8]	; 34c <kfree_all+0x10>
 340:	e5932004 	ldr	r2, [r3, #4]
 344:	e5832008 	str	r2, [r3, #8]
 348:	e12fff1e 	bx	lr
 34c:	00000000 	andeq	r0, r0, r0

00000350 <kfree_pop>:
 350:	e59f3048 	ldr	r3, [pc, #72]	; 3a0 <kfree_pop+0x50>
 354:	e5933004 	ldr	r3, [r3, #4]
 358:	e1530000 	cmp	r3, r0
 35c:	8a000006 	bhi	37c <kfree_pop+0x2c>
 360:	e59f3038 	ldr	r3, [pc, #56]	; 3a0 <kfree_pop+0x50>
 364:	e5933000 	ldr	r3, [r3]
 368:	e1530000 	cmp	r3, r0
 36c:	3a000002 	bcc	37c <kfree_pop+0x2c>
 370:	e59f3028 	ldr	r3, [pc, #40]	; 3a0 <kfree_pop+0x50>
 374:	e5830008 	str	r0, [r3, #8]
 378:	e12fff1e 	bx	lr
 37c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 380:	e24dd00c 	sub	sp, sp, #12, 0
 384:	e58d0000 	str	r0, [sp]
 388:	e3a03077 	mov	r3, #119, 0	; 0x77
 38c:	e59f2010 	ldr	r2, [pc, #16]	; 3a4 <kfree_pop+0x54>
 390:	e59f1010 	ldr	r1, [pc, #16]	; 3a8 <kfree_pop+0x58>
 394:	e59f0010 	ldr	r0, [pc, #16]	; 3ac <kfree_pop+0x5c>
 398:	ebfffffe 	bl	0 <printk>
 39c:	ebfffffe 	bl	0 <clean_reboot>
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	00000058 	andeq	r0, r0, r8, asr r0
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00000184 	andeq	r0, r0, r4, lsl #3

Disassembly of section .data:

00000000 <heap_end>:
   0:	00200000 	eoreq	r0, r0, r0

00000004 <heap_start>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap>:
   8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <init_p.6>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <kfree_pop+0x1cc91b4>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	5f78616d 	svcpl	0x0078616d
  24:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  28:	00007365 	andeq	r7, r0, r5, ror #6
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <kfree_pop+0x1cc91d4>
  38:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  3c:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  40:	6820676e 	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  44:	20706165 	rsbscs	r6, r0, r5, ror #2
  48:	25206f74 	strcs	r6, [r0, #-3956]!	; 0xfffff08c
  4c:	77203a70 			; <UNDEFINED> instruction: 0x77203a70
  50:	206c6c69 	rsbcs	r6, ip, r9, ror #24
  54:	20746968 	rsbscs	r6, r4, r8, ror #18
  58:	20656874 	rsbcs	r6, r5, r4, ror r8
  5c:	20646c6f 	rsbcs	r6, r4, pc, ror #24
  60:	70616568 	rsbvc	r6, r1, r8, ror #10
  64:	20746120 	rsbscs	r6, r4, r0, lsr #2
  68:	0a0a7025 	beq	29c104 <kfree_pop+0x29bdb4>
  6c:	00000000 	andeq	r0, r0, r0
  70:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  74:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  78:	3a73253a 	bcc	1cc9568 <kfree_pop+0x1cc9218>
  7c:	613a6425 	teqvs	sl, r5, lsr #8
  80:	6165726c 	cmnvs	r5, ip, ror #4
  84:	63207964 			; <UNDEFINED> instruction: 0x63207964
  88:	656c6c61 	strbvs	r6, [ip, #-3169]!	; 0xfffff39f
  8c:	6d6b2064 	stclvs	0, cr2, [fp, #-400]!	; 0xfffffe70
  90:	6f6c6c61 	svcvs	0x006c6c61
  94:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
  98:	0a0a7469 	beq	29d244 <kfree_pop+0x29cef4>
  9c:	00000000 	andeq	r0, r0, r0
  a0:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  a4:	00007365 	andeq	r7, r0, r5, ror #6
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <kfree_pop+0x1cc9250>
  b4:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  b8:	626e2064 	rsbvs	r2, lr, #100, 0	; 0x64
  bc:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
  c0:	63786520 	cmnvs	r8, #32, 10	; 0x8000000
  c4:	65646565 	strbvs	r6, [r4, #-1381]!	; 0xfffffa9b
  c8:	69732064 	ldmdbvs	r3!, {r2, r5, r6, sp}^
  cc:	6f20657a 	svcvs	0x0020657a
  d0:	65682066 	strbvs	r2, [r8, #-102]!	; 0xffffff9a
  d4:	62207061 	eorvs	r7, r0, #97, 0	; 0x61
  d8:	75252079 	strvc	r2, [r5, #-121]!	; 0xffffff87
  dc:	79626e20 	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr}^
  e0:	0a736574 	beq	1cd96b8 <kfree_pop+0x1cd9368>
  e4:	0000000a 	andeq	r0, r0, sl
  e8:	4f525245 	svcmi	0x00525245
  ec:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  f0:	3a73253a 	bcc	1cc95e0 <kfree_pop+0x1cc9290>
  f4:	203a6425 	eorscs	r6, sl, r5, lsr #8
  f8:	534c4146 	movtpl	r4, #49478	; 0xc146
  fc:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 100:	3a293e73 	bcc	a4fad4 <kfree_pop+0xa4f784>
 104:	73736120 	cmnvc	r3, #8
 108:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 10c:	6f702067 	svcvs	0x00702067
 110:	20726577 	rsbscs	r6, r2, r7, ror r5
 114:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
 118:	000a6f77 	andeq	r6, sl, r7, ror pc
 11c:	705f7369 	subsvc	r7, pc, r9, ror #6
 120:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 124:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 128:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 12c:	00002974 	andeq	r2, r0, r4, ror r9
 130:	705f7369 	subsvc	r7, pc, r9, ror #6
 134:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 138:	0000296e 	andeq	r2, r0, lr, ror #18
 13c:	4f525245 	svcmi	0x00525245
 140:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 144:	3a73253a 	bcc	1cc9634 <kfree_pop+0x1cc92e4>
 148:	203a6425 	eorscs	r6, sl, r5, lsr #8
 14c:	534c4146 	movtpl	r4, #49478	; 0xc146
 150:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 154:	3a293e73 	bcc	a4fb28 <kfree_pop+0xa4f7d8>
 158:	706d6920 	rsbvc	r6, sp, r0, lsr #18
 15c:	6973736f 	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 160:	0a656c62 	beq	195b2f0 <kfree_pop+0x195afa0>
 164:	00000000 	andeq	r0, r0, r0
 168:	615f7369 	cmpvs	pc, r9, ror #6
 16c:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 170:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6c61202c 	stclvs	0, cr2, [r1], #-176	; 0xffffff50
 178:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
 17c:	29746e65 	ldmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	00000000 	andeq	r0, r0, r0
 184:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 188:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 18c:	3a73253a 	bcc	1cc967c <kfree_pop+0x1cc932c>
 190:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 194:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
 198:	25207265 	strcs	r7, [r0, #-613]!	; 0xfffffd9b
 19c:	61772070 	cmnvs	r7, r0, ror r0
 1a0:	656e2073 	strbvs	r2, [lr, #-115]!	; 0xffffff8d
 1a4:	20726576 	rsbscs	r6, r2, r6, ror r5
 1a8:	6f6c6c61 	svcvs	0x006c6c61
 1ac:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
 1b0:	000a0a64 	andeq	r0, sl, r4, ror #20

Disassembly of section .rodata:

00000000 <__FUNCTION__.7>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  10:	6174735f 	cmnvs	r4, pc, asr r3
  14:	00007472 	andeq	r7, r0, r2, ror r4

00000018 <__FUNCTION__.5>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  24:	00000000 	andeq	r0, r0, r0

00000028 <__FUNCTION__.4>:
  28:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  2c:	5f636f6c 	svcpl	0x00636f6c
  30:	7a746f6e 	bvc	1d1bdf0 <kfree_pop+0x1d1baa0>
  34:	006f7265 	rsbeq	r7, pc, r5, ror #4

00000038 <__FUNCTION__.2>:
  38:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  3c:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000040 <__FUNCTION__.1>:
  40:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  44:	5f636f6c 	svcpl	0x00636f6c
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000050 <__FUNCTION__.3>:
  50:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  54:	00707564 	rsbseq	r7, r0, r4, ror #10

00000058 <__FUNCTION__.0>:
  58:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  5c:	6f705f65 	svcvs	0x00705f65
  60:	Address 0x0000000000000060 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000008e9 	andeq	r0, r0, r9, ror #17
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000232 	andeq	r0, r0, r2, lsr r2
  10:	00019a0c 	andeq	r9, r1, ip, lsl #20
  14:	00015d00 	andeq	r5, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	0003b000 	andeq	fp, r3, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	38070403 	stmdacc	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	01030601 	tsteq	r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000085 	andeq	r0, r0, r5, lsl #1
  48:	70050803 	andvc	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00d60801 	sbcseq	r0, r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014507 	andeq	r4, r1, r7, lsl #10
  5c:	012f0400 			; <UNDEFINED> instruction: 0x012f0400
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	000001c3 	andeq	r0, r0, r3, asr #3
  70:	18070803 	stmdane	r7, {r0, r1, fp}
  74:	03000001 	movweq	r0, #1
  78:	01580801 	cmpeq	r8, r1, lsl #16
  7c:	77050000 	strvc	r0, [r5, -r0]
  80:	03000000 	movweq	r0, #0
  84:	01d50408 	bicseq	r0, r5, r8, lsl #8
  88:	04060000 	streq	r0, [r6], #-0
  8c:	2c040707 	stccs	7, cr0, [r4], {7}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00a4061f 	adceq	r0, r4, pc, lsl r6
  98:	3f080000 	svccc	0x00080000
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00002000 	andeq	r2, r0, r0
  a4:	0000e409 	andeq	lr, r0, r9, lsl #8
  a8:	0d220100 	stfeqs	f0, [r2, #-0]
  ac:	00000077 	andeq	r0, r0, r7, ror r0
  b0:	00005a0a 	andeq	r5, r0, sl, lsl #20
  b4:	0e230100 	sufeqs	f0, f3, f0
  b8:	000000c2 	andeq	r0, r0, r2, asr #1
  bc:	00080305 	andeq	r0, r8, r5, lsl #6
  c0:	040b0000 	streq	r0, [fp], #-0
  c4:	00000077 	andeq	r0, r0, r7, ror r0
  c8:	00002e0a 	andeq	r2, r0, sl, lsl #28
  cc:	0e240100 	sufeqs	f0, f4, f0
  d0:	000000c2 	andeq	r0, r0, r2, asr #1
  d4:	00040305 	andeq	r0, r4, r5, lsl #6
  d8:	0f0a0000 	svceq	0x000a0000
  dc:	01000001 	tsteq	r0, r1
  e0:	00c20e25 	sbceq	r0, r2, r5, lsr #28
  e4:	03050000 	movweq	r0, #20480	; 0x5000
  e8:	00000000 	andeq	r0, r0, r0
  ec:	0000660c 	andeq	r6, r0, ip, lsl #12
  f0:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
  f4:	00000350 	andeq	r0, r0, r0, asr r3
  f8:	00000060 	andeq	r0, r0, r0, rrx
  fc:	01649c01 	cmneq	r4, r1, lsl #24
 100:	700d0000 	andvc	r0, sp, r0
 104:	16750100 	ldrbtne	r0, [r5], -r0, lsl #2
 108:	0000008a 	andeq	r0, r0, sl, lsl #1
 10c:	00000006 	andeq	r0, r0, r6
 110:	00000000 	andeq	r0, r0, r0
 114:	0000930e 	andeq	r9, r0, lr, lsl #6
 118:	00017400 	andeq	r7, r1, r0, lsl #8
 11c:	58030500 	stmdapl	r3, {r8, sl}
 120:	0f000000 	svceq	0x00000000
 124:	0000039c 	muleq	r0, ip, r3
 128:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 12c:	0000015a 	andeq	r0, r0, sl, asr r1
 130:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 134:	00018403 	andeq	r8, r1, r3, lsl #8
 138:	51011000 	mrspl	r1, (UNDEF: 1)
 13c:	00000305 	andeq	r0, r0, r5, lsl #6
 140:	01100000 	tsteq	r0, r0
 144:	58030552 	stmdapl	r3, {r1, r4, r6, r8, sl}
 148:	10000000 	andne	r0, r0, r0
 14c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 150:	7d021077 	stcvc	0, cr1, [r2, #-476]	; 0xfffffe24
 154:	01f30300 	mvnseq	r0, r0, lsl #6
 158:	a0110050 	andsge	r0, r1, r0, asr r0
 15c:	c8000003 	stmdagt	r0, {r0, r1}
 160:	00000008 	andeq	r0, r0, r8
 164:	00007e12 	andeq	r7, r0, r2, lsl lr
 168:	00017400 	andeq	r7, r1, r0, lsl #8
 16c:	002c1300 	eoreq	r1, ip, r0, lsl #6
 170:	00090000 	andeq	r0, r9, r0
 174:	00016405 	andeq	r6, r1, r5, lsl #8
 178:	00481400 	subeq	r1, r8, r0, lsl #8
 17c:	72010000 	andvc	r0, r1, #0, 0
 180:	00033c06 	andeq	r3, r3, r6, lsl #24
 184:	00001400 	andeq	r1, r0, r0, lsl #8
 188:	0c9c0100 	ldfeqs	f0, [ip], {0}
 18c:	00000039 	andeq	r0, r0, r9, lsr r0
 190:	38066f01 	stmdacc	r6, {r0, r8, r9, sl, fp, sp, lr}
 194:	04000003 	streq	r0, [r0], #-3
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	0001ae9c 	muleq	r1, ip, lr
 1a0:	00701500 	rsbseq	r1, r0, r0, lsl #10
 1a4:	8a126f01 	bhi	49bdb0 <kfree_pop+0x49ba60>
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	22160050 	andscs	r0, r6, #80, 0	; 0x50
 1b0:	01000002 	tsteq	r0, r2
 1b4:	008a075e 	addeq	r0, sl, lr, asr r7
 1b8:	02200000 	eoreq	r0, r0, #0, 0
 1bc:	01180000 	tsteq	r8, r0
 1c0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c4:	0000042c 	andeq	r0, r0, ip, lsr #8
 1c8:	0001dc17 	andeq	sp, r1, r7, lsl ip
 1cc:	205e0100 	subscs	r0, lr, r0, lsl #2
 1d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 1d4:	00000047 	andeq	r0, r0, r7, asr #32
 1d8:	00000033 	andeq	r0, r0, r3, lsr r0
 1dc:	0000ad17 	andeq	sl, r0, r7, lsl sp
 1e0:	315e0100 	cmpcc	lr, r0, lsl #2
 1e4:	0000002c 	andeq	r0, r0, ip, lsr #32
 1e8:	000000e0 	andeq	r0, r0, r0, ror #1
 1ec:	000000cc 	andeq	r0, r0, ip, asr #1
 1f0:	0000930e 	andeq	r9, r0, lr, lsl #6
 1f4:	00043c00 	andeq	r3, r4, r0, lsl #24
 1f8:	40030500 	andmi	r0, r3, r0, lsl #10
 1fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 200:	66010068 	strvs	r0, [r1], -r8, rrx
 204:	00002c0e 	andeq	r2, r0, lr, lsl #24
 208:	00019600 	andeq	r9, r1, r0, lsl #12
 20c:	00018a00 	andeq	r8, r1, r0, lsl #20
 210:	08541900 	ldmdaeq	r4, {r8, fp, ip}^
 214:	02300000 	eorseq	r0, r0, #0, 0
 218:	30040000 	andcc	r0, r4, r0
 21c:	04000002 	streq	r0, [r0], #-2
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	02380560 	eorseq	r0, r8, #96, 10	; 0x18000000
 228:	651a0000 	ldrvs	r0, [sl, #-0]
 22c:	ea000008 	b	28 <.debug_info+0x28>
 230:	e8000001 	stmda	r0, {r0}
 234:	00000001 	andeq	r0, r0, r1
 238:	00089619 	andeq	r9, r8, r9, lsl r6
 23c:	00023c00 	andeq	r3, r2, r0, lsl #24
 240:	023c0200 	eorseq	r0, ip, #0, 4
 244:	00080000 	andeq	r0, r8, r0
 248:	61010000 	mrsvs	r0, (UNDEF: 1)
 24c:	00026c11 	andeq	r6, r2, r1, lsl ip
 250:	08b11a00 	ldmeq	r1!, {r9, fp, ip}
 254:	01ff0000 	mvnseq	r0, r0
 258:	01fd0000 	mvnseq	r0, r0
 25c:	a71a0000 	ldrge	r0, [sl, -r0]
 260:	15000008 	strne	r0, [r0, #-8]
 264:	13000002 	movwne	r0, #2
 268:	00000002 	andeq	r0, r0, r2
 26c:	00081f1b 	andeq	r1, r8, fp, lsl pc
 270:	00024c00 	andeq	r4, r2, r0, lsl #24
 274:	00180100 	andseq	r0, r8, r0, lsl #2
 278:	67010000 	strvs	r0, [r1, -r0]
 27c:	00030a09 	andeq	r0, r3, r9, lsl #20
 280:	083a1a00 	ldmdaeq	sl!, {r9, fp, ip}
 284:	022e0000 	eoreq	r0, lr, #0, 0
 288:	02280000 	eoreq	r0, r8, #0, 0
 28c:	301a0000 	andscc	r0, sl, r0
 290:	75000008 	strvc	r0, [r0, #-8]
 294:	6d000002 	stcvs	0, cr0, [r0, #-8]
 298:	1c000002 	stcne	0, cr0, [r0], {2}
 29c:	00000018 	andeq	r0, r0, r8, lsl r0
 2a0:	00085419 	andeq	r5, r8, r9, lsl r4
 2a4:	00024c00 	andeq	r4, r2, r0, lsl #24
 2a8:	024c0400 	subeq	r0, ip, #0, 8
 2ac:	00040000 	andeq	r0, r4, r0
 2b0:	11010000 	mrsne	r0, (UNDEF: 1)
 2b4:	0002c705 	andeq	ip, r2, r5, lsl #14
 2b8:	08651a00 	stmdaeq	r5!, {r9, fp, ip}^
 2bc:	02b30000 	adcseq	r0, r3, #0, 0
 2c0:	02b10000 	adcseq	r0, r1, #0, 0
 2c4:	0f000000 	svceq	0x00000000
 2c8:	000002e4 	andeq	r0, r0, r4, ror #5
 2cc:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 2d0:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 2d4:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 2d8:	00000c03 	andeq	r0, r0, r3, lsl #24
 2dc:	51011000 	mrspl	r1, (UNDEF: 1)
 2e0:	00000305 	andeq	r0, r0, r5, lsl #6
 2e4:	01100000 	tsteq	r0, r0
 2e8:	50030552 	andpl	r0, r3, r2, asr r5
 2ec:	10000000 	andne	r0, r0, r0
 2f0:	41015301 	tstmi	r1, r1, lsl #6
 2f4:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 2f8:	01300305 	teqeq	r0, r5, lsl #6
 2fc:	11000000 	mrsne	r0, (UNDEF: 0)
 300:	000002e8 	andeq	r0, r0, r8, ror #5
 304:	000008c8 	andeq	r0, r0, r8, asr #17
 308:	70190000 	andsvc	r0, r9, r0
 30c:	64000008 	strvs	r0, [r0], #-8
 310:	03000002 	movweq	r0, #2
 314:	00000264 	andeq	r0, r0, r4, ror #4
 318:	00000004 	andeq	r0, r0, r4
 31c:	3e056801 	cdpcc	8, 0, cr6, cr5, cr1, {0}
 320:	1a000003 	bne	334 <.debug_info+0x334>
 324:	0000088b 	andeq	r0, r0, fp, lsl #17
 328:	000002c8 	andeq	r0, r0, r8, asr #5
 32c:	000002c6 	andeq	r0, r0, r6, asr #5
 330:	0008811a 	andeq	r8, r8, sl, lsl r1
 334:	0002dd00 	andeq	sp, r2, r0, lsl #26
 338:	0002db00 	andeq	sp, r2, r0, lsl #22
 33c:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
 340:	41000002 	tstmi	r0, r2
 344:	53000004 	movwpl	r0, #4
 348:	10000003 	andne	r0, r0, r3
 34c:	f3035001 	vhadd.u8	d5, d3, d1
 350:	0f005001 	svceq	0x00005001
 354:	000002a0 	andeq	r0, r0, r0, lsr #5
 358:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 35c:	0000038c 	andeq	r0, r0, ip, lsl #7
 360:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 364:	00000c03 	andeq	r0, r0, r3, lsl #24
 368:	51011000 	mrspl	r1, (UNDEF: 1)
 36c:	00000305 	andeq	r0, r0, r5, lsl #6
 370:	01100000 	tsteq	r0, r0
 374:	40030552 	andmi	r0, r3, r2, asr r5
 378:	10000000 	andne	r0, r0, r0
 37c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 380:	7d02105f 	stcvc	0, cr1, [r2, #-380]	; 0xfffffe84
 384:	a0030500 	andge	r0, r3, r0, lsl #10
 388:	00000000 	andeq	r0, r0, r0
 38c:	0002a411 	andeq	sl, r2, r1, lsl r4
 390:	0008c800 	andeq	ip, r8, r0, lsl #16
 394:	02a81100 	adceq	r1, r8, #0
 398:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
 39c:	c40f0000 	strgt	r0, [pc], #-0	; 8 <.debug_info+0x8>
 3a0:	bc000002 	stclt	0, cr0, [r0], {2}
 3a4:	d7000008 	strle	r0, [r0, -r8]
 3a8:	10000003 	andne	r0, r0, r3
 3ac:	03055001 	movweq	r5, #20481	; 0x5001
 3b0:	000000e8 	andeq	r0, r0, r8, ror #1
 3b4:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 3b8:	00000003 	andeq	r0, r0, r3
 3bc:	52011000 	andpl	r1, r1, #0, 0
 3c0:	00400305 	subeq	r0, r0, r5, lsl #6
 3c4:	01100000 	tsteq	r0, r0
 3c8:	60080253 	andvs	r0, r8, r3, asr r2
 3cc:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 3d0:	011c0305 	tsteq	ip, r5, lsl #6
 3d4:	11000000 	mrsne	r0, (UNDEF: 0)
 3d8:	000002c8 	andeq	r0, r0, r8, asr #5
 3dc:	000008c8 	andeq	r0, r0, r8, asr #17
 3e0:	0002ec11 	andeq	lr, r2, r1, lsl ip
 3e4:	0008d400 	andeq	sp, r8, r0, lsl #8
 3e8:	03080f00 	movweq	r0, #36608	; 0x8f00
 3ec:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 3f0:	04220000 	strteq	r0, [r2], #-0
 3f4:	01100000 	tsteq	r0, r0
 3f8:	3c030550 	cfstr32cc	mvfx0, [r3], {80}	; 0x50
 3fc:	10000001 	andne	r0, r0, r1
 400:	03055101 	movweq	r5, #20737	; 0x5101
 404:	00000000 	andeq	r0, r0, r0
 408:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 40c:	00004003 	andeq	r4, r0, r3
 410:	53011000 	movwpl	r1, #4096	; 0x1000
 414:	10680802 	rsbne	r0, r8, r2, lsl #16
 418:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 41c:	00016803 	andeq	r6, r1, r3, lsl #16
 420:	0c110000 	ldceq	0, cr0, [r1], {-0}
 424:	c8000003 	stmdagt	r0, {r0, r1}
 428:	00000008 	andeq	r0, r0, r8
 42c:	00007e12 	andeq	r7, r0, r2, lsl lr
 430:	00043c00 	andeq	r3, r4, r0, lsl #24
 434:	002c1300 	eoreq	r1, ip, r0, lsl #6
 438:	000f0000 	andeq	r0, pc, r0
 43c:	00042c05 	andeq	r2, r4, r5, lsl #24
 440:	01f41600 	mvnseq	r1, r0, lsl #12
 444:	53010000 	movwpl	r0, #4096	; 0x1000
 448:	00008a07 	andeq	r8, r0, r7, lsl #20
 44c:	0001bc00 	andeq	fp, r1, r0, lsl #24
 450:	00006400 	andeq	r6, r0, r0, lsl #8
 454:	089c0100 	ldmeq	ip, {r8}
 458:	17000005 	strne	r0, [r0, -r5]
 45c:	000001dc 	ldrdeq	r0, [r0], -ip
 460:	2c185301 	ldccs	3, cr5, [r8], {1}
 464:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 468:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
 46c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 470:	00000093 	muleq	r0, r3, r0
 474:	00000518 	andeq	r0, r0, r8, lsl r5
 478:	00380305 	eorseq	r0, r8, r5, lsl #6
 47c:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
 480:	01000000 	mrseq	r0, (UNDEF: 0)
 484:	008a0b55 	addeq	r0, sl, r5, asr fp
 488:	03300000 	teqeq	r0, #0, 0
 48c:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
 490:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 494:	1d000001 	stcne	0, cr0, [r0, #-4]
 498:	a6000005 	strge	r0, [r0], -r5
 49c:	10000004 	andne	r0, r0, r4
 4a0:	74025001 	strvc	r5, [r2], #-1
 4a4:	e40f0000 	str	r0, [pc], #-0	; 8 <.debug_info+0x8>
 4a8:	e0000001 	and	r0, r0, r1
 4ac:	c5000008 	strgt	r0, [r0, #-8]
 4b0:	10000004 	andne	r0, r0, r4
 4b4:	75025001 	strvc	r5, [r2, #-1]
 4b8:	51011000 	mrspl	r1, (UNDEF: 1)
 4bc:	01103001 	tsteq	r0, r1
 4c0:	00740252 	rsbseq	r0, r4, r2, asr r2
 4c4:	020c0f00 	andeq	r0, ip, #0, 30
 4c8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 4cc:	04fe0000 	ldrbteq	r0, [lr], #0
 4d0:	01100000 	tsteq	r0, r0
 4d4:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 4d8:	10000000 	andne	r0, r0, r0
 4dc:	03055101 	movweq	r5, #20737	; 0x5101
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 4e8:	00003803 	andeq	r3, r0, r3, lsl #16
 4ec:	53011000 	movwpl	r1, #4096	; 0x1000
 4f0:	10540802 	subsne	r0, r4, r2, lsl #16
 4f4:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 4f8:	0000a003 	andeq	sl, r0, r3
 4fc:	10110000 	andsne	r0, r1, r0
 500:	c8000002 	stmdagt	r0, {r1}
 504:	00000008 	andeq	r0, r0, r8
 508:	00007e12 	andeq	r7, r0, r2, lsl lr
 50c:	00051800 	andeq	r1, r5, r0, lsl #16
 510:	002c1300 	eoreq	r1, ip, r0, lsl #6
 514:	00070000 	andeq	r0, r7, r0
 518:	00050805 	andeq	r0, r5, r5, lsl #16
 51c:	00f31600 	rscseq	r1, r3, r0, lsl #12
 520:	47010000 	strmi	r0, [r1, -r0]
 524:	00008a07 	andeq	r8, r0, r7, lsl #20
 528:	00012400 	andeq	r2, r1, r0, lsl #8
 52c:	00009800 	andeq	r9, r0, r0, lsl #16
 530:	2b9c0100 	blcs	fe700938 <kfree_pop+0xfe7005e8>
 534:	17000006 	strne	r0, [r0, -r6]
 538:	000001dc 	ldrdeq	r0, [r0], -ip
 53c:	2c204701 	stccs	7, cr4, [r0], #-4
 540:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 544:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
 548:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 54c:	00000093 	muleq	r0, r3, r0
 550:	0000043c 	andeq	r0, r0, ip, lsr r4
 554:	00280305 	eoreq	r0, r8, r5, lsl #6
 558:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
 55c:	01000000 	mrseq	r0, (UNDEF: 0)
 560:	008a0b4b 	addeq	r0, sl, fp, asr #22
 564:	03d20000 	bicseq	r0, r2, #0, 0
 568:	03cc0000 	biceq	r0, ip, #0, 0
 56c:	1f1b0000 	svcne	0x001b0000
 570:	34000008 	strcc	r0, [r0], #-8
 574:	03000001 	movweq	r0, #1
 578:	00000000 	andeq	r0, r0, r0
 57c:	a30e4901 	movwge	r4, #59649	; 0xe901
 580:	1a000005 	bne	59c <.debug_info+0x59c>
 584:	0000083a 	andeq	r0, r0, sl, lsr r8
 588:	00000401 	andeq	r0, r0, r1, lsl #8
 58c:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 590:	0008301a 	andeq	r3, r8, sl, lsl r0
 594:	00041900 	andeq	r1, r4, r0, lsl #18
 598:	00041500 	andeq	r1, r4, r0, lsl #10
 59c:	00001e00 	andeq	r1, r0, r0, lsl #28
 5a0:	0f000000 	svceq	0x00000000
 5a4:	0000017c 	andeq	r0, r0, ip, ror r1
 5a8:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 5ac:	000005dc 	ldrdeq	r0, [r0], -ip
 5b0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 5b4:	00000c03 	andeq	r0, r0, r3, lsl #24
 5b8:	51011000 	mrspl	r1, (UNDEF: 1)
 5bc:	00000305 	andeq	r0, r0, r5, lsl #6
 5c0:	01100000 	tsteq	r0, r0
 5c4:	28030552 	stmdacs	r3, {r1, r4, r6, r8, sl}
 5c8:	10000000 	andne	r0, r0, r0
 5cc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5d0:	7d021048 	stcvc	0, cr1, [r2, #-288]	; 0xfffffee0
 5d4:	a0030500 	andge	r0, r3, r0, lsl #10
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	00018011 	andeq	r8, r1, r1, lsl r0
 5e0:	0008c800 	andeq	ip, r8, r0, lsl #16
 5e4:	01a00f00 	lsleq	r0, r0, #30
 5e8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 5ec:	06210000 	strteq	r0, [r1], -r0
 5f0:	01100000 	tsteq	r0, r0
 5f4:	a8030550 	stmdage	r3, {r4, r6, r8, sl}
 5f8:	10000000 	andne	r0, r0, r0
 5fc:	03055101 	movweq	r5, #20737	; 0x5101
 600:	00000000 	andeq	r0, r0, r0
 604:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 608:	00002803 	andeq	r2, r0, r3, lsl #16
 60c:	53011000 	movwpl	r1, #4096	; 0x1000
 610:	104e0802 	subne	r0, lr, r2, lsl #16
 614:	08007d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 618:	235001f3 	cmpcs	r0, #-1073741764	; 0xc000003c
 61c:	1af80907 	bne	ffe02a40 <kfree_pop+0xffe026f0>
 620:	01a41100 			; <UNDEFINED> instruction: 0x01a41100
 624:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 628:	0c000000 	stceq	0, cr0, [r0], {-0}
 62c:	000001ab 	andeq	r0, r0, fp, lsr #3
 630:	cc063c01 	stcgt	12, cr3, [r6], {1}
 634:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 638:	01000000 	mrseq	r0, (UNDEF: 0)
 63c:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
 640:	005f0a00 	subseq	r0, pc, r0, lsl #20
 644:	3d010000 	stccc	0, cr0, [r1, #-0]
 648:	00002510 	andeq	r2, r0, r0, lsl r5
 64c:	00030500 	andeq	r0, r3, r0, lsl #10
 650:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 654:	00000093 	muleq	r0, r3, r0
 658:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 65c:	00180305 	andseq	r0, r8, r5, lsl #6
 660:	07070000 	streq	r0, [r7, -r0]
 664:	00002c04 	andeq	r2, r0, r4, lsl #24
 668:	0a420100 	beq	1080a70 <kfree_pop+0x1080720>
 66c:	0000067a 	andeq	r0, r0, sl, ror r6
 670:	0000bf08 	andeq	fp, r0, r8, lsl #30
 674:	10000000 	andne	r0, r0, r0
 678:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
 67c:	e4000000 	str	r0, [r0], #-0
 680:	96000006 	strls	r0, [r0], -r6
 684:	10000006 	andne	r0, r0, r6
 688:	40035001 	andmi	r5, r3, r1
 68c:	01102440 	tsteq	r0, r0, asr #8
 690:	48400351 	stmdami	r0, {r0, r4, r6, r8, r9}^
 694:	100f0024 	andne	r0, pc, r4, lsr #32
 698:	bc000001 	stclt	0, cr0, [r0], {1}
 69c:	c5000008 	strgt	r0, [r0, #-8]
 6a0:	10000006 	andne	r0, r0, r6
 6a4:	03055001 	movweq	r5, #20481	; 0x5001
 6a8:	00000070 	andeq	r0, r0, r0, ror r0
 6ac:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 6b0:	00000003 	andeq	r0, r0, r3
 6b4:	52011000 	andpl	r1, r1, #0, 0
 6b8:	00180305 	andseq	r0, r8, r5, lsl #6
 6bc:	01100000 	tsteq	r0, r0
 6c0:	40080253 	andmi	r0, r8, r3, asr r2
 6c4:	01141100 	tsteq	r4, r0, lsl #2
 6c8:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 6cc:	12000000 	andne	r0, r0, #0, 0
 6d0:	0000007e 	andeq	r0, r0, lr, ror r0
 6d4:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6d8:	00002c13 	andeq	r2, r0, r3, lsl ip
 6dc:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
 6e0:	000006cf 	andeq	r0, r0, pc, asr #13
 6e4:	0001fc0c 	andeq	pc, r1, ip, lsl #24
 6e8:	062d0100 	strteq	r0, [sp], -r0, lsl #2
 6ec:	00000030 	andeq	r0, r0, r0, lsr r0
 6f0:	0000009c 	muleq	r0, ip, r0
 6f4:	07c89c01 	strbeq	r9, [r8, r1, lsl #24]
 6f8:	1e170000 	cdpne	0, 1, cr0, cr7, cr0, {0}
 6fc:	01000000 	mrseq	r0, (UNDEF: 0)
 700:	002c262d 	eoreq	r2, ip, sp, lsr #12
 704:	04470000 	strbeq	r0, [r7], #-0
 708:	04390000 	ldrteq	r0, [r9], #-0
 70c:	13170000 	tstne	r7, #0, 0
 710:	01000000 	mrseq	r0, (UNDEF: 0)
 714:	002c362d 	eoreq	r3, ip, sp, lsr #12
 718:	04af0000 	strteq	r0, [pc], #0	; 8 <.debug_info+0x8>
 71c:	04a70000 	strteq	r0, [r7], #0
 720:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
 724:	01000000 	mrseq	r0, (UNDEF: 0)
 728:	00c20b2e 	sbceq	r0, r2, lr, lsr #22
 72c:	04f70000 	ldrbteq	r0, [r7], #0
 730:	04e90000 	strbteq	r0, [r9], #0
 734:	930e0000 	movwls	r0, #57344	; 0xe000
 738:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 73c:	05000007 	streq	r0, [r0, #-7]
 740:	00000003 	andeq	r0, r0, r3
 744:	00880f00 	addeq	r0, r8, r0, lsl #30
 748:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 74c:	077e0000 	ldrbeq	r0, [lr, -r0]!
 750:	01100000 	tsteq	r0, r0
 754:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 758:	10000000 	andne	r0, r0, r0
 75c:	03055101 	movweq	r5, #20737	; 0x5101
 760:	00000000 	andeq	r0, r0, r0
 764:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 768:	00000003 	andeq	r0, r0, r3
 76c:	53011000 	movwpl	r1, #4096	; 0x1000
 770:	10300802 	eorsne	r0, r0, r2, lsl #16
 774:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 778:	00002003 	andeq	r2, r0, r3
 77c:	8c110000 	ldchi	0, cr0, [r1], {-0}
 780:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 784:	0f000008 	svceq	0x00000008
 788:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 78c:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 790:	000007be 			; <UNDEFINED> instruction: 0x000007be
 794:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 798:	00002c03 	andeq	r2, r0, r3, lsl #24
 79c:	51011000 	mrspl	r1, (UNDEF: 1)
 7a0:	00000305 	andeq	r0, r0, r5, lsl #6
 7a4:	01100000 	tsteq	r0, r0
 7a8:	00030552 	andeq	r0, r3, r2, asr r5
 7ac:	10000000 	andne	r0, r0, r0
 7b0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 7b4:	7d021034 	stcvc	0, cr1, [r2, #-208]	; 0xffffff30
 7b8:	01f30300 	mvnseq	r0, r0, lsl #6
 7bc:	b4110050 	ldrlt	r0, [r1], #-80	; 0xffffffb0
 7c0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 7c4:	00000008 	andeq	r0, r0, r8
 7c8:	00007e12 	andeq	r7, r0, r2, lsl lr
 7cc:	0007d800 	andeq	sp, r7, r0, lsl #16
 7d0:	002c1300 	eoreq	r1, ip, r0, lsl #6
 7d4:	00160000 	andseq	r0, r6, r0
 7d8:	0007c805 	andeq	ip, r7, r5, lsl #16
 7dc:	01e31f00 	mvneq	r1, r0, lsl #30
 7e0:	2a010000 	bcs	407e8 <kfree_pop+0x40498>
 7e4:	00008a07 	andeq	r8, r0, r7, lsl #20
 7e8:	00002000 	andeq	r2, r0, r0
 7ec:	00001000 	andeq	r1, r0, r0
 7f0:	1f9c0100 	svcne	0x009c0100
 7f4:	00000000 	andeq	r0, r0, r0
 7f8:	8a072901 	bhi	1cac04 <kfree_pop+0x1ca8b4>
 7fc:	10000000 	andne	r0, r0, r0
 800:	10000000 	andne	r0, r0, r0
 804:	01000000 	mrseq	r0, (UNDEF: 0)
 808:	00c51f9c 	smulleq	r1, r5, ip, pc	; <UNPREDICTABLE>
 80c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 810:	00008a07 	andeq	r8, r0, r7, lsl #20
 814:	00000000 	andeq	r0, r0, r0
 818:	00001000 	andeq	r1, r0, r0
 81c:	209c0100 	addscs	r0, ip, r0, lsl #2
 820:	00000052 	andeq	r0, r0, r2, asr r0
 824:	2c181001 	ldccs	0, cr1, [r8], {1}
 828:	03000000 	movweq	r0, #0
 82c:	00000854 	andeq	r0, r0, r4, asr r8
 830:	01007821 	tsteq	r0, r1, lsr #16
 834:	002c2910 	eoreq	r2, ip, r0, lsl r9
 838:	6e210000 	cdpvs	0, 2, cr0, cr1, cr0, {0}
 83c:	35100100 	ldrcc	r0, [r0, #-256]	; 0xffffff00
 840:	0000002c 	andeq	r0, r0, ip, lsr #32
 844:	0000930e 	andeq	r9, r0, lr, lsl #6
 848:	00051800 	andeq	r1, r5, r0, lsl #16
 84c:	50030500 	andpl	r0, r3, r0, lsl #10
 850:	00000000 	andeq	r0, r0, r0
 854:	00019220 	andeq	r9, r1, r0, lsr #4
 858:	180d0100 	stmdane	sp, {r8}
 85c:	0000002c 	andeq	r0, r0, ip, lsr #32
 860:	00087003 	andeq	r7, r8, r3
 864:	00782100 	rsbseq	r2, r8, r0, lsl #2
 868:	2c290d01 	stccs	13, cr0, [r9], #-4
 86c:	00000000 	andeq	r0, r0, r0
 870:	0001b820 	andeq	fp, r1, r0, lsr #16
 874:	18070100 	stmdane	r7, {r8}
 878:	0000002c 	andeq	r0, r0, ip, lsr #32
 87c:	00089603 	andeq	r9, r8, r3, lsl #12
 880:	00782100 	rsbseq	r2, r8, r0, lsl #2
 884:	2c2c0701 	stccs	7, cr0, [ip], #-4
 888:	21000000 	mrscs	r0, (UNDEF: 0)
 88c:	0701006e 	streq	r0, [r1, -lr, rrx]
 890:	00002c38 	andeq	r2, r0, r8, lsr ip
 894:	b7200000 	strlt	r0, [r0, -r0]!
 898:	01000000 	mrseq	r0, (UNDEF: 0)
 89c:	005d1804 	subseq	r1, sp, r4, lsl #16
 8a0:	bc030000 	stclt	0, cr0, [r3], {-0}
 8a4:	21000008 	tstcs	r0, r8
 8a8:	04010078 	streq	r0, [r1], #-120	; 0xffffff88
 8ac:	00005d29 	andeq	r5, r0, r9, lsr #26
 8b0:	00792100 	rsbseq	r2, r9, r0, lsl #2
 8b4:	5d350401 	cfldrspl	mvf0, [r5, #-4]!
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	0001a422 	andeq	sl, r1, r2, lsr #8
 8c0:	0001a400 	andeq	sl, r1, r0, lsl #8
 8c4:	06280200 	strteq	r0, [r8], -r0, lsl #4
 8c8:	0000a022 	andeq	sl, r0, r2, lsr #32
 8cc:	0000a000 	andeq	sl, r0, r0
 8d0:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
 8d4:	00021322 	andeq	r1, r2, r2, lsr #6
 8d8:	00021300 	andeq	r1, r2, r0, lsl #6
 8dc:	061d0200 	ldreq	r0, [sp], -r0, lsl #4
 8e0:	00007e22 	andeq	r7, r0, r2, lsr #28
 8e4:	00007e00 	andeq	r7, r0, r0, lsl #28
 8e8:	07f70200 	ldrbeq	r0, [r7, r0, lsl #4]!
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <kfree_pop+0x2bfd5c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <kfree_pop+0xe834f0>
  30:	0b390b3b 	bleq	e42d24 <kfree_pop+0xe429d4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <kfree_pop+0x2bfd34>
  44:	04070000 	streq	r0, [r7], #-0
  48:	0b0b3e01 	bleq	2cf854 <kfree_pop+0x2cf504>
  4c:	3a13490b 	bcc	4d2480 <kfree_pop+0x4d2130>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0013010b 	andseq	r0, r3, fp, lsl #2
  58:	00280800 	eoreq	r0, r8, r0, lsl #16
  5c:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  60:	34090000 	strcc	r0, [r9], #-0
  64:	3a0e0300 	bcc	380c6c <kfree_pop+0x38091c>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	3f13490b 	svccc	0x0013490b
  70:	00193c19 	andseq	r3, r9, r9, lsl ip
  74:	00340a00 	eorseq	r0, r4, r0, lsl #20
  78:	0b3a0e03 	bleq	e8388c <kfree_pop+0xe8353c>
  7c:	0b390b3b 	bleq	e42d70 <kfree_pop+0xe42a20>
  80:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  84:	0f0b0000 	svceq	0x000b0000
  88:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  94:	0b3a0e03 	bleq	e838a8 <kfree_pop+0xe83558>
  98:	0b390b3b 	bleq	e42d8c <kfree_pop+0xe42a3c>
  9c:	01111927 	tsteq	r1, r7, lsr #18
  a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	08030005 	stmdaeq	r3, {r0, r2}
  b0:	0b3b0b3a 	bleq	ec2da0 <kfree_pop+0xec2a50>
  b4:	13490b39 	movtne	r0, #39737	; 0x9b39
  b8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  bc:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	0182890f 	orreq	r8, r2, pc, lsl #18
  d0:	31011101 	tstcc	r1, r1, lsl #2
  d4:	00130113 	andseq	r0, r3, r3, lsl r1
  d8:	828a1000 	addhi	r1, sl, #0, 0
  dc:	18020001 	stmdane	r2, {r0}
  e0:	00184291 	mulseq	r8, r1, r2
  e4:	82891100 	addhi	r1, r9, #0
  e8:	01110001 	tsteq	r1, r1
  ec:	00001331 	andeq	r1, r0, r1, lsr r3
  f0:	49010112 	stmdbmi	r1, {r1, r4, r8}
  f4:	00130113 	andseq	r0, r3, r3, lsl r1
  f8:	00211300 	eoreq	r1, r1, r0, lsl #6
  fc:	0b2f1349 	bleq	bc4e28 <kfree_pop+0xbc4ad8>
 100:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 104:	03193f00 	tsteq	r9, #0, 30
 108:	3b0b3a0e 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 10c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 110:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 114:	97184006 	ldrls	r4, [r8, -r6]
 118:	00001942 	andeq	r1, r0, r2, asr #18
 11c:	03000515 	movweq	r0, #1301	; 0x515
 120:	3b0b3a08 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	00180213 	andseq	r0, r8, r3, lsl r2
 12c:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
 130:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 134:	0b3b0b3a 	bleq	ec2e24 <kfree_pop+0xec2ad4>
 138:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 13c:	01111349 	tsteq	r1, r9, asr #6
 140:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 144:	01194297 			; <UNDEFINED> instruction: 0x01194297
 148:	17000013 	smladne	r0, r3, r0, r0
 14c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 150:	0b3b0b3a 	bleq	ec2e40 <kfree_pop+0xec2af0>
 154:	13490b39 	movtne	r0, #39737	; 0x9b39
 158:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 15c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 160:	08030034 	stmdaeq	r3, {r2, r4, r5}
 164:	0b3b0b3a 	bleq	ec2e54 <kfree_pop+0xec2b04>
 168:	13490b39 	movtne	r0, #39737	; 0x9b39
 16c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 170:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 174:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 178:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 17c:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 180:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 184:	010b570b 	tsteq	fp, fp, lsl #14
 188:	1a000013 	bne	1dc <.debug_abbrev+0x1dc>
 18c:	13310005 	teqne	r1, #5, 0
 190:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 194:	1b000017 	blne	1f8 <.debug_abbrev+0x1f8>
 198:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 19c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 1a0:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 1a4:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 1a8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1ac:	010b1c00 	tsteq	fp, r0, lsl #24
 1b0:	00001755 	andeq	r1, r0, r5, asr r7
 1b4:	0300341d 	movweq	r3, #1053	; 0x41d
 1b8:	3b0b3a0e 	blcc	2ce9f8 <kfree_pop+0x2ce6a8>
 1bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1c4:	00001742 	andeq	r1, r0, r2, asr #14
 1c8:	55000b1e 	strpl	r0, [r0, #-2846]	; 0xfffff4e2
 1cc:	1f000017 	svcne	0x00000017
 1d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1d4:	0b3a0e03 	bleq	e839e8 <kfree_pop+0xe83698>
 1d8:	0b390b3b 	bleq	e42ecc <kfree_pop+0xe42b7c>
 1dc:	13491927 	movtne	r1, #39207	; 0x9927
 1e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1e8:	20000019 	andcs	r0, r0, r9, lsl r0
 1ec:	0e03012e 	adfeqsp	f0, f3, #0.5
 1f0:	0b3b0b3a 	bleq	ec2ee0 <kfree_pop+0xec2b90>
 1f4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1f8:	0b201349 	bleq	804f24 <kfree_pop+0x804bd4>
 1fc:	00001301 	andeq	r1, r0, r1, lsl #6
 200:	03000521 	movweq	r0, #1313	; 0x521
 204:	3b0b3a08 	blcc	2cea2c <kfree_pop+0x2ce6dc>
 208:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 20c:	22000013 	andcs	r0, r0, #19, 0
 210:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 214:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 218:	0b3a0e03 	bleq	e83a2c <kfree_pop+0xe836dc>
 21c:	0b390b3b 	bleq	e42f10 <kfree_pop+0xe42bc0>
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	03500000 	cmpeq	r0, #0, 0
   8:	03980000 	orrseq	r0, r8, #0, 0
   c:	00010000 	andeq	r0, r1, r0
  10:	00039850 	andeq	r9, r3, r0, asr r8
  14:	00039b00 	andeq	r9, r3, r0, lsl #22
  18:	91000200 	mrsls	r0, R8_usr
  1c:	00039b68 	andeq	r9, r3, r8, ror #22
  20:	0003b000 	andeq	fp, r3, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  44:	20000000 	andcs	r0, r0, r0
  48:	7b000002 	blvc	58 <.debug_loc+0x58>
  4c:	01000002 	tsteq	r0, r2
  50:	027b5000 	rsbseq	r5, fp, #0, 0
  54:	02840000 	addeq	r0, r4, #0, 0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5001f3 	svcls	0x005001f3
  60:	00000284 	andeq	r0, r0, r4, lsl #5
  64:	0000029c 	muleq	r0, ip, r2
  68:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  6c:	a4000002 	strge	r0, [r0], #-2
  70:	04000002 	streq	r0, [r0], #-2
  74:	5001f300 	andpl	pc, r1, r0, lsl #6
  78:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
  7c:	0002a700 	andeq	sl, r2, r0, lsl #14
  80:	50000100 	andpl	r0, r0, r0, lsl #2
  84:	000002a7 	andeq	r0, r0, r7, lsr #5
  88:	000002c8 	andeq	r0, r0, r8, asr #5
  8c:	01f30004 	mvnseq	r0, r4
  90:	02c89f50 	sbceq	r9, r8, #80, 30	; 0x140
  94:	02e00000 	rsceq	r0, r0, #0, 0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0002e050 	andeq	lr, r2, r0, asr r0
  a0:	0002e800 	andeq	lr, r2, r0, lsl #16
  a4:	f3000400 	vshl.u8	d0, d0, d0
  a8:	e89f5001 	ldm	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  ac:	eb000002 	bl	bc <.debug_loc+0xbc>
  b0:	01000002 	tsteq	r0, r2
  b4:	02eb5000 	rsceq	r5, fp, #0, 0
  b8:	03380000 	teqeq	r8, #0, 0
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5001f3 	svcls	0x005001f3
	...
  e0:	00000220 	andeq	r0, r0, r0, lsr #4
  e4:	00000244 	andeq	r0, r0, r4, asr #4
  e8:	44510001 	ldrbmi	r0, [r1], #-1
  ec:	68000002 	stmdavs	r0, {r1}
  f0:	01000002 	tsteq	r0, r2
  f4:	02685100 	rsbeq	r5, r8, #0
  f8:	027b0000 	rsbseq	r0, fp, #0, 0
  fc:	00030000 	andeq	r0, r3, r0
 100:	7b9f0171 	blvc	fe7c06cc <kfree_pop+0xfe7c037c>
 104:	84000002 	strhi	r0, [r0], #-2
 108:	17000002 	strne	r0, [r0, -r2]
 10c:	01f33800 	mvnseq	r3, r0, lsl #16
 110:	5101f351 	tstpl	r1, r1, asr r3	; <UNPREDICTABLE>
 114:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 118:	0000080c 	andeq	r0, r0, ip, lsl #16
 11c:	01282d80 	smlawbeq	r8, r0, sp, r2
 120:	9f131600 	svcls	0x00131600
 124:	00000284 	andeq	r0, r0, r4, lsl #5
 128:	00000298 	muleq	r0, r8, r2
 12c:	98510001 	ldmdals	r1, {r0}^
 130:	a4000002 	strge	r0, [r0], #-2
 134:	04000002 	streq	r0, [r0], #-2
 138:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 13c:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
 140:	0002a700 	andeq	sl, r2, r0, lsl #14
 144:	51000100 	mrspl	r0, (UNDEF: 16)
 148:	000002a7 	andeq	r0, r0, r7, lsr #5
 14c:	000002c8 	andeq	r0, r0, r8, asr #5
 150:	01f30004 	mvnseq	r0, r4
 154:	02c89f51 	sbceq	r9, r8, #324	; 0x144
 158:	02dc0000 	sbcseq	r0, ip, #0, 0
 15c:	00010000 	andeq	r0, r1, r0
 160:	0002dc51 	andeq	sp, r2, r1, asr ip
 164:	00033800 	andeq	r3, r3, r0, lsl #16
 168:	38001700 	stmdacc	r0, {r8, r9, sl, ip}
 16c:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 170:	4b405101 	blmi	101457c <kfree_pop+0x101422c>
 174:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 178:	2d800000 	stccs	0, cr0, [r0]
 17c:	16000128 	strne	r0, [r0], -r8, lsr #2
 180:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
 194:	024c0000 	subeq	r0, ip, #0, 0
 198:	025c0000 	subseq	r0, ip, #0, 0
 19c:	00010000 	andeq	r0, r1, r0
 1a0:	00025c52 	andeq	r5, r2, r2, asr ip
 1a4:	00026400 	andeq	r6, r2, r0, lsl #8
 1a8:	03000500 	movweq	r0, #1280	; 0x500
 1ac:	00000008 	andeq	r0, r0, r8
 1b0:	00000264 	andeq	r0, r0, r4, ror #4
 1b4:	0000027b 	andeq	r0, r0, fp, ror r2
 1b8:	c8530001 	ldmdagt	r3, {r0}^
 1bc:	d8000002 	stmdale	r0, {r1}
 1c0:	01000002 	tsteq	r0, r2
 1c4:	02d85200 	sbcseq	r5, r8, #0, 4
 1c8:	02e30000 	rsceq	r0, r3, #0, 0
 1cc:	00050000 	andeq	r0, r5, r0
 1d0:	00000803 	andeq	r0, r0, r3, lsl #16
 1d4:	0002e800 	andeq	lr, r2, r0, lsl #16
 1d8:	0002eb00 	andeq	lr, r2, r0, lsl #22
 1dc:	53000100 	movwpl	r0, #256	; 0x100
	...
 1e8:	02300004 	eorseq	r0, r0, #4, 0
 1ec:	02340000 	eorseq	r0, r4, #0, 0
 1f0:	00010000 	andeq	r0, r1, r0
 1f4:	00000051 	andeq	r0, r0, r1, asr r0
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	3c000200 	sfmcc	f0, 4, [r0], {-0}
 200:	44000002 	strmi	r0, [r0], #-2
 204:	02000002 	andeq	r0, r0, #2, 0
 208:	009f3800 	addseq	r3, pc, r0, lsl #16
 20c:	00000000 	andeq	r0, r0, r0
 210:	02000000 	andeq	r0, r0, #0, 0
 214:	00023c00 	andeq	r3, r2, r0, lsl #24
 218:	00024400 	andeq	r4, r2, r0, lsl #8
 21c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 228:	00000001 	andeq	r0, r0, r1
 22c:	024c0000 	subeq	r0, ip, #0, 0
 230:	02640000 	rsbeq	r0, r4, #0, 0
 234:	00010000 	andeq	r0, r1, r0
 238:	0002c851 	andeq	ip, r2, r1, asr r8
 23c:	0002dc00 	andeq	sp, r2, r0, lsl #24
 240:	51000100 	mrspl	r0, (UNDEF: 16)
 244:	000002dc 	ldrdeq	r0, [r0], -ip
 248:	000002e8 	andeq	r0, r0, r8, ror #5
 24c:	f3380017 	vqadd.u64	d0, d8, d7
 250:	01f35101 	mvnseq	r5, r1, lsl #2
 254:	244b4051 	strbcs	r4, [fp], #-81	; 0xffffffaf
 258:	00080c22 	andeq	r0, r8, r2, lsr #24
 25c:	282d8000 	stmdacs	sp!, {pc}
 260:	13160001 	tstne	r6, #1, 0
 264:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 268:	00000000 	andeq	r0, r0, r0
 26c:	00000100 	andeq	r0, r0, r0, lsl #2
 270:	00000000 	andeq	r0, r0, r0
 274:	00024c00 	andeq	r4, r2, r0, lsl #24
 278:	00025c00 	andeq	r5, r2, r0, lsl #24
 27c:	52000100 	andpl	r0, r0, #0
 280:	0000025c 	andeq	r0, r0, ip, asr r2
 284:	00000264 	andeq	r0, r0, r4, ror #4
 288:	08030005 	stmdaeq	r3, {r0, r2}
 28c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 290:	d8000002 	stmdale	r0, {r1}
 294:	01000002 	tsteq	r0, r2
 298:	02d85200 	sbcseq	r5, r8, #0, 4
 29c:	02e30000 	rsceq	r0, r3, #0, 0
 2a0:	00050000 	andeq	r0, r5, r0
 2a4:	00000803 	andeq	r0, r0, r3, lsl #16
	...
 2b0:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
 2b4:	50000002 	andpl	r0, r0, r2
 2b8:	01000002 	tsteq	r0, r2
 2bc:	00005100 	andeq	r5, r0, r0, lsl #2
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	00030000 	andeq	r0, r3, r0
 2c8:	00000264 	andeq	r0, r0, r4, ror #4
 2cc:	00000268 	andeq	r0, r0, r8, ror #4
 2d0:	00510001 	subseq	r0, r1, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	03000000 	movweq	r0, #0
 2dc:	00026400 	andeq	r6, r2, r0, lsl #8
 2e0:	00026800 	andeq	r6, r2, r0, lsl #16
 2e4:	53000100 	movwpl	r0, #256	; 0x100
	...
 2f8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 2fc:	000001d3 	ldrdeq	r0, [r0], -r3
 300:	d3500001 	cmple	r0, #1, 0
 304:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 308:	01000001 	tsteq	r0, r1
 30c:	01f05400 	mvnseq	r5, r0, lsl #8
 310:	02080000 	andeq	r0, r8, #0, 0
 314:	00010000 	andeq	r0, r1, r0
 318:	00020850 	andeq	r0, r2, r0, asr r8
 31c:	00022000 	andeq	r2, r2, r0
 320:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 330:	000001d8 	ldrdeq	r0, [r0], -r8
 334:	000001e3 	andeq	r0, r0, r3, ror #3
 338:	e3500001 	cmp	r0, #1, 0
 33c:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 340:	01000001 	tsteq	r0, r1
 344:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 35c:	01240000 			; <UNDEFINED> instruction: 0x01240000
 360:	01380000 	teqeq	r8, r0
 364:	00010000 	andeq	r0, r1, r0
 368:	00013850 	andeq	r3, r1, r0, asr r8
 36c:	00013c00 	andeq	r3, r1, r0, lsl #24
 370:	70000300 	andvc	r0, r0, r0, lsl #6
 374:	013c9f79 	teqeq	ip, r9, ror pc
 378:	01600000 	cmneq	r0, r0
 37c:	00010000 	andeq	r0, r1, r0
 380:	00016053 	andeq	r6, r1, r3, asr r0
 384:	00017800 	andeq	r7, r1, r0, lsl #16
 388:	50000100 	andpl	r0, r0, r0, lsl #2
 38c:	00000178 	andeq	r0, r0, r8, ror r1
 390:	00000180 	andeq	r0, r0, r0, lsl #3
 394:	01f30004 	mvnseq	r0, r4
 398:	01809f50 	orreq	r9, r0, r0, asr pc
 39c:	01900000 	orrseq	r0, r0, r0
 3a0:	00010000 	andeq	r0, r1, r0
 3a4:	00019053 	andeq	r9, r1, r3, asr r0
 3a8:	00019f00 	andeq	r9, r1, r0, lsl #30
 3ac:	91000200 	mrsls	r0, R8_usr
 3b0:	00019f68 	andeq	r9, r1, r8, ror #30
 3b4:	0001bc00 	andeq	fp, r1, r0, lsl #24
 3b8:	f3000900 	vmls.i8	d0, d0, d0
 3bc:	07235001 	streq	r5, [r3, -r1]!
 3c0:	9f1af809 	svcls	0x001af809
	...
 3d0:	01440000 	mrseq	r0, (UNDEF: 68)
 3d4:	01600000 	cmneq	r0, r0
 3d8:	00010000 	andeq	r0, r1, r0
 3dc:	00018050 	andeq	r8, r1, r0, asr r0
 3e0:	00019c00 	andeq	r9, r1, r0, lsl #24
 3e4:	50000100 	andpl	r0, r0, r0, lsl #2
 3e8:	0000019c 	muleq	r0, ip, r1
 3ec:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
 3f0:	08030005 	stmdaeq	r3, {r0, r2}
	...
 3fc:	03000000 	movweq	r0, #0
 400:	00013400 	andeq	r3, r1, r0, lsl #8
 404:	00013c00 	andeq	r3, r1, r0, lsl #24
 408:	38000200 	stmdacc	r0, {r9}
 40c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 410:	00000000 	andeq	r0, r0, r0
 414:	00000300 	andeq	r0, r0, r0, lsl #6
 418:	00013400 	andeq	r3, r1, r0, lsl #8
 41c:	00013800 	andeq	r3, r1, r0, lsl #16
 420:	50000100 	andpl	r0, r0, r0, lsl #2
 424:	00000138 	andeq	r0, r0, r8, lsr r1
 428:	0000013c 	andeq	r0, r0, ip, lsr r1
 42c:	79700003 	ldmdbvc	r0!, {r0, r1}^
 430:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 444:	30000000 	andcc	r0, r0, r0
 448:	60000000 	andvs	r0, r0, r0
 44c:	01000000 	mrseq	r0, (UNDEF: 0)
 450:	00605000 	rsbeq	r5, r0, r0
 454:	006c0000 	rsbeq	r0, ip, r0
 458:	00050000 	andeq	r0, r5, r0
 45c:	00000803 	andeq	r0, r0, r3, lsl #16
 460:	00006c00 	andeq	r6, r0, r0, lsl #24
 464:	00008400 	andeq	r8, r0, r0, lsl #8
 468:	50000100 	andpl	r0, r0, r0, lsl #2
 46c:	00000084 	andeq	r0, r0, r4, lsl #1
 470:	0000008c 	andeq	r0, r0, ip, lsl #1
 474:	01f30004 	mvnseq	r0, r4
 478:	008c9f50 	addeq	r9, ip, r0, asr pc
 47c:	00ac0000 	adceq	r0, ip, r0
 480:	00010000 	andeq	r0, r1, r0
 484:	0000ac50 	andeq	sl, r0, r0, asr ip
 488:	0000af00 	andeq	sl, r0, r0, lsl #30
 48c:	91000200 	mrsls	r0, R8_usr
 490:	0000af68 	andeq	sl, r0, r8, ror #30
 494:	0000cc00 	andeq	ip, r0, r0, lsl #24
 498:	f3000400 	vshl.u8	d0, d0, d0
 49c:	009f5001 	addseq	r5, pc, r1
	...
 4ac:	30000000 	andcc	r0, r0, r0
 4b0:	80000000 	andhi	r0, r0, r0
 4b4:	01000000 	mrseq	r0, (UNDEF: 0)
 4b8:	00805100 	addeq	r5, r0, r0, lsl #2
 4bc:	008c0000 	addeq	r0, ip, r0
 4c0:	00040000 	andeq	r0, r4, r0
 4c4:	9f5101f3 	svcls	0x005101f3
 4c8:	0000008c 	andeq	r0, r0, ip, lsl #1
 4cc:	000000a8 	andeq	r0, r0, r8, lsr #1
 4d0:	a8510001 	ldmdage	r1, {r0}^
 4d4:	cc000000 	stcgt	0, cr0, [r0], {-0}
 4d8:	04000000 	streq	r0, [r0], #-0
 4dc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 4e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4e4:	00000000 	andeq	r0, r0, r0
 4e8:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 4f4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 4f8:	60000000 	andvs	r0, r0, r0
 4fc:	01000000 	mrseq	r0, (UNDEF: 0)
 500:	00605000 	rsbeq	r5, r0, r0
 504:	006c0000 	rsbeq	r0, ip, r0
 508:	00050000 	andeq	r0, r5, r0
 50c:	00000803 	andeq	r0, r0, r3, lsl #16
 510:	00006c00 	andeq	r6, r0, r0, lsl #24
 514:	00008400 	andeq	r8, r0, r0, lsl #8
 518:	50000100 	andpl	r0, r0, r0, lsl #2
 51c:	00000084 	andeq	r0, r0, r4, lsl #1
 520:	0000008c 	andeq	r0, r0, ip, lsl #1
 524:	01f30004 	mvnseq	r0, r4
 528:	008c9f50 	addeq	r9, ip, r0, asr pc
 52c:	00ac0000 	adceq	r0, ip, r0
 530:	00010000 	andeq	r0, r1, r0
 534:	0000ac50 	andeq	sl, r0, r0, asr ip
 538:	0000af00 	andeq	sl, r0, r0, lsl #30
 53c:	91000200 	mrsls	r0, R8_usr
 540:	0000af68 	andeq	sl, r0, r8, ror #30
 544:	0000cc00 	andeq	ip, r0, r0, lsl #24
 548:	f3000400 	vshl.u8	d0, d0, d0
 54c:	009f5001 	addseq	r5, pc, r1
 550:	00000000 	andeq	r0, r0, r0
 554:	Address 0x0000000000000554 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000134 	andeq	r0, r0, r4, lsr r1
   4:	00000134 	andeq	r0, r0, r4, lsr r1
   8:	00000134 	andeq	r0, r0, r4, lsr r1
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  18:	0000024c 	andeq	r0, r0, ip, asr #4
  1c:	00000264 	andeq	r0, r0, r4, ror #4
  20:	000002c8 	andeq	r0, r0, r8, asr #5
  24:	000002e8 	andeq	r0, r0, r8, ror #5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000393 	muleq	r0, r3, r3
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	6b000065 	blvs	234 <.debug_line+0x234>
  9c:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
  a0:	632e636f 			; <UNDEFINED> instruction: 0x632e636f
  a4:	00000000 	andeq	r0, r0, r0
  a8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  ac:	00010068 	andeq	r0, r1, r8, rrx
  b0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b4:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  b8:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  bc:	00020068 	andeq	r0, r2, r8, rrx
  c0:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	03000000 	movweq	r0, #0
  cc:	20050127 	andcs	r0, r5, r7, lsr #2
  d0:	06310501 	ldrteq	r0, [r1], -r1, lsl #10
  d4:	06200501 	strteq	r0, [r0], -r1, lsl #10
  d8:	01220583 	smlawbeq	r2, r3, r5, r0
  dc:	01063505 	tsteq	r6, r5, lsl #10
  e0:	83061e05 	movwhi	r1, #28165	; 0x6e05
  e4:	05012005 	streq	r2, [r1, #-5]
  e8:	0501062d 	streq	r0, [r1, #-1581]	; 0xfffff9d3
  ec:	06850642 	streq	r0, [r5], r2, asr #12
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	0601144b 	streq	r1, [r1], -fp, asr #8
  f8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  fc:	002e0602 	eoreq	r0, lr, r2, lsl #12
 100:	01020402 	tsteq	r2, r2, lsl #8
 104:	02040200 	andeq	r0, r4, #0, 4
 108:	000d0515 	andeq	r0, sp, r5, lsl r5
 10c:	06020402 	streq	r0, [r2], -r2, lsl #8
 110:	00070501 	andeq	r0, r7, r1, lsl #10
 114:	4a020402 	bmi	81124 <kfree_pop+0x80dd4>
 118:	4b060905 	blmi	182534 <kfree_pop+0x1821e4>
 11c:	05150505 	ldreq	r0, [r5, #-1285]	; 0xfffffafb
 120:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
 124:	05054a10 	streq	r4, [r5, #-2576]	; 0xfffff5f0
 128:	1b052f06 	blne	14bd48 <kfree_pop+0x14b9f8>
 12c:	0e050106 	adfeqs	f0, f5, f6
 130:	2f01052e 	svccs	0x0001052e
 134:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 138:	03060104 	movweq	r0, #24836	; 0x6104
 13c:	02004a77 	andeq	r4, r0, #487424	; 0x77000
 140:	00010104 	andeq	r0, r1, r4, lsl #2
 144:	06010402 	streq	r0, [r1], -r2, lsl #8
 148:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 14c:	02002e01 	andeq	r2, r0, #1, 28
 150:	2e060104 	adfcss	f0, f6, f4
 154:	01320905 	teqeq	r2, r5, lsl #18
 158:	062ed606 	strteq	sp, [lr], -r6, lsl #12
 15c:	de19052e 	cfmul64le	mvdx0, mvdx9, mvdx14
 160:	142f0505 	strtne	r0, [pc], #-1285	; 168 <.debug_line+0x168>
 164:	01060805 	tsteq	r6, r5, lsl #16
 168:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 16c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 170:	0c051305 	stceq	3, cr1, [r5], {5}
 174:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 178:	05136706 	ldreq	r6, [r3, #-1798]	; 0xfffff8fa
 17c:	05670601 	strbeq	r0, [r7, #-1537]!	; 0xfffff9ff
 180:	012a0609 			; <UNDEFINED> instruction: 0x012a0609
 184:	a528059e 	strge	r0, [r8, #-1438]!	; 0xfffffa62
 188:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 18c:	06014b06 	streq	r4, [r1], -r6, lsl #22
 190:	012e062e 			; <UNDEFINED> instruction: 0x012e062e
 194:	03180513 	tsteq	r8, #79691776	; 0x4c00000
 198:	05050147 	streq	r0, [r5, #-327]	; 0xfffffeb9
 19c:	01060113 	tsteq	r6, r3, lsl r1
 1a0:	01150f06 	tsteq	r5, r6, lsl #30
 1a4:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 1a8:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 1ac:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1b0:	05013903 	streq	r3, [r1, #-2307]	; 0xfffff6fd
 1b4:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 1b8:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 1bc:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1c0:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 1c4:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 1c8:	01052e07 	tsteq	r5, r7, lsl #28
 1cc:	0005054d 	andeq	r0, r5, sp, asr #10
 1d0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1d4:	004a7803 	subeq	r7, sl, r3, lsl #16
 1d8:	01010402 	tsteq	r1, r2, lsl #8
 1dc:	01040200 	mrseq	r0, R12_usr
 1e0:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 1e4:	2e060104 	adfcss	f0, f6, f4
 1e8:	01340905 	teqeq	r4, r5, lsl #18
 1ec:	06668206 	strbteq	r8, [r6], -r6, lsl #4
 1f0:	db20052e 	blle	8016b0 <kfree_pop+0x801360>
 1f4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1f8:	00014b06 	andeq	r4, r1, r6, lsl #22
 1fc:	4a020402 	bmi	8120c <kfree_pop+0x80ebc>
 200:	02040200 	andeq	r0, r4, #0, 4
 204:	04020001 	streq	r0, [r2], #-1
 208:	12051302 	andne	r1, r5, #134217728	; 0x8000000
 20c:	02040200 	andeq	r0, r4, #0, 4
 210:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 214:	002e0204 	eoreq	r0, lr, r4, lsl #4
 218:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 21c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 220:	2f060204 	svccs	0x00060204
 224:	02040200 	andeq	r0, r4, #0, 4
 228:	00010567 	andeq	r0, r1, r7, ror #10
 22c:	06020402 	streq	r0, [r2], -r2, lsl #8
 230:	00050513 	andeq	r0, r5, r3, lsl r5
 234:	06010402 	streq	r0, [r1], -r2, lsl #8
 238:	04020062 	streq	r0, [r2], #-98	; 0xffffff9e
 23c:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 240:	ba060104 	blt	180658 <kfree_pop+0x180308>
 244:	01040200 	mrseq	r0, R12_usr
 248:	3c052e06 	stccc	14, cr2, [r5], {6}
 24c:	069e0a03 	ldreq	r0, [lr], r3, lsl #20
 250:	06050501 	streq	r0, [r5], -r1, lsl #10
 254:	2e06014b 	adfcssm	f0, f6, #3.0
 258:	13012e06 	movwne	r2, #7686	; 0x1e06
 25c:	03180501 	tsteq	r8, #4194304	; 0x400000
 260:	05017fad 	streq	r7, [r1, #-4013]	; 0xfffff053
 264:	11051305 	tstne	r5, r5, lsl #6
 268:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 26c:	00d20305 	sbcseq	r0, r2, r5, lsl #6
 270:	134a0601 	movtne	r0, #42497	; 0xa601
 274:	a3031805 	movwge	r1, #14341	; 0x3805
 278:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 27c:	06160513 			; <UNDEFINED> instruction: 0x06160513
 280:	05054a01 	streq	r4, [r5, #-2561]	; 0xfffff5ff
 284:	00e10306 	rsceq	r0, r1, r6, lsl #6
 288:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 28c:	06050501 	streq	r0, [r5], -r1, lsl #10
 290:	0318054b 	tsteq	r8, #314572800	; 0x12c00000
 294:	05017fa9 	streq	r7, [r1, #-4009]	; 0xfffff057
 298:	05011305 	streq	r1, [r1, #-773]	; 0xfffffcfb
 29c:	05050e18 	streq	r0, [r5, #-3608]	; 0xfffff1e8
 2a0:	06110513 			; <UNDEFINED> instruction: 0x06110513
 2a4:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 2a8:	014a0615 	cmpeq	sl, r5, lsl r6
 2ac:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 2b0:	16052e01 	strne	r2, [r5], -r1, lsl #28
 2b4:	05052e2e 	streq	r2, [r5, #-3630]	; 0xfffff1d2
 2b8:	00d60306 	sbcseq	r0, r6, r6, lsl #6
 2bc:	18050101 	stmdane	r5, {r0, r8}
 2c0:	017f9f03 	cmneq	pc, r3, lsl #30
 2c4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 2c8:	2e010619 	mcrcs	6, 0, r0, cr1, cr9, {0}
 2cc:	e0030505 	and	r0, r3, r5, lsl #10
 2d0:	02000100 	andeq	r0, r0, #0
 2d4:	4a060204 	bmi	180aec <kfree_pop+0x18079c>
 2d8:	02040200 	andeq	r0, r4, #0, 4
 2dc:	000a0514 	andeq	r0, sl, r4, lsl r5
 2e0:	06020402 	streq	r0, [r2], -r2, lsl #8
 2e4:	00050501 	andeq	r0, r5, r1, lsl #10
 2e8:	06020402 	streq	r0, [r2], -r2, lsl #8
 2ec:	000c054b 	andeq	r0, ip, fp, asr #10
 2f0:	06020402 	streq	r0, [r2], -r2, lsl #8
 2f4:	00010501 	andeq	r0, r1, r1, lsl #10
 2f8:	2f020402 	svccs	0x00020402
 2fc:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 300:	03060104 	movweq	r0, #24836	; 0x6104
 304:	02004a73 	andeq	r4, r0, #471040	; 0x73000
 308:	00010104 	andeq	r0, r1, r4, lsl #2
 30c:	06010402 	streq	r0, [r1], -r2, lsl #8
 310:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 314:	02002e01 	andeq	r2, r0, #1, 28
 318:	2e060104 	adfcss	f0, f6, f4
 31c:	01040200 	mrseq	r0, R12_usr
 320:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 324:	02002e01 	andeq	r2, r0, #1, 28
 328:	03d60104 	bicseq	r0, r6, #1
 32c:	012e7fb1 			; <UNDEFINED> instruction: 0x012e7fb1
 330:	2e2e8206 	cdpcs	2, 2, cr8, cr14, cr6, {0}
 334:	2e062e06 	cdpcs	14, 0, cr2, cr6, cr6, {0}
 338:	01040200 	mrseq	r0, R12_usr
 33c:	00d70306 	sbcseq	r0, r7, r6, lsl #6
 340:	04020001 	streq	r0, [r2], #-1
 344:	02002e01 	andeq	r2, r0, #1, 28
 348:	05d60104 	ldrbeq	r0, [r6, #260]	; 0x104
 34c:	057b0815 	ldrbeq	r0, [fp, #-2069]!	; 0xfffff7eb
 350:	16050117 			; <UNDEFINED> instruction: 0x16050117
 354:	01180531 	tsteq	r8, r1, lsr r5
 358:	01061d05 	tsteq	r6, r5, lsl #26
 35c:	05662b05 	strbeq	r2, [r6, #-2821]!	; 0xfffff4fb
 360:	054d0619 	strbeq	r0, [sp, #-1561]	; 0xfffff9e7
 364:	0c051305 	stceq	3, cr1, [r5], {5}
 368:	07050106 	streq	r0, [r5, -r6, lsl #2]
 36c:	0025054a 	eoreq	r0, r5, sl, asr #10
 370:	4a010402 	bmi	41380 <kfree_pop+0x41030>
 374:	02001e05 	andeq	r1, r0, #80	; 0x50
 378:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 37c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 380:	0a051305 	beq	144f9c <kfree_pop+0x144c4c>
 384:	19050106 	stmdbne	r5, {r1, r2, r8}
 388:	06090563 	streq	r0, [r9], -r3, ror #10
 38c:	9e06014c 	adflssm	f0, f6, #4.0
 390:	0a022e06 	beq	8bbb0 <kfree_pop+0x8b860>
 394:	Address 0x0000000000000394 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	70616568 	rsbvc	r6, r1, r8, ror #10
   c:	6174735f 	cmnvs	r4, pc, asr r3
  10:	6d007472 	cfstrsvs	mvf7, [r0, #-456]	; 0xfffffe38
  14:	6e5f7861 	cdpvs	8, 5, cr7, cr15, cr1, {3}
  18:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
  1c:	615f0073 	cmpvs	pc, r3, ror r0	; <UNPREDICTABLE>
  20:	00726464 	rsbseq	r6, r2, r4, ror #8
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	65680074 	strbvs	r0, [r8, #-116]!	; 0xffffff8c
  30:	735f7061 	cmpvc	pc, #97, 0	; 0x61
  34:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  38:	72666b00 	rsbvc	r6, r6, #0, 22
  3c:	68006565 	stmdavs	r0, {r0, r2, r5, r6, r8, sl, sp, lr}
  40:	5f706165 	svcpl	0x00706165
  44:	0078616d 	rsbseq	r6, r8, sp, ror #2
  48:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  4c:	6c615f65 	stclvs	15, cr5, [r1], #-404	; 0xfffffe6c
  50:	6f72006c 	svcvs	0x0072006c
  54:	75646e75 	strbvc	r6, [r4, #-3701]!	; 0xfffff18b
  58:	65680070 	strbvs	r0, [r8, #-112]!	; 0xffffff90
  5c:	69007061 	stmdbvs	r0, {r0, r5, r6, ip, sp, lr}
  60:	5f74696e 	svcpl	0x0074696e
  64:	666b0070 			; <UNDEFINED> instruction: 0x666b0070
  68:	5f656572 	svcpl	0x00656572
  6c:	00706f70 	rsbseq	r6, r0, r0, ror pc
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  78:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  7c:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  80:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  84:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  88:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  8c:	64610074 	strbtvs	r0, [r1], #-116	; 0xffffff8c
  90:	5f007264 	svcpl	0x00007264
  94:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  98:	4f495443 	svcmi	0x00495443
  9c:	005f5f4e 	subseq	r5, pc, lr, asr #30
  a0:	61656c63 	cmnvs	r5, r3, ror #24
  a4:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  a8:	746f6f62 	strbtvc	r6, [pc], #-3938	; b0 <.debug_str+0xb0>
  ac:	696c6100 	stmdbvs	ip!, {r8, sp, lr}^
  b0:	656d6e67 	strbvs	r6, [sp, #-3687]!	; 0xfffff199
  b4:	6d00746e 	cfstrsvs	mvf7, [r0, #-440]	; 0xfffffe48
  b8:	755f7861 	ldrbvc	r7, [pc, #-2145]	; fffff85f <kfree_pop+0xfffff50f>
  bc:	4f003233 	svcmi	0x00003233
  c0:	424d656e 	submi	r6, sp, #461373440	; 0x1b800000
  c4:	616d6b00 	cmnvs	sp, r0, lsl #22
  c8:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  cc:	6165685f 	cmnvs	r5, pc, asr r8
  d0:	6e655f70 	mcrvs	15, 3, r5, cr5, cr0, {3}
  d4:	6e750064 	cdpvs	0, 7, cr0, cr5, cr4, {3}
  d8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  dc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  e0:	00726168 	rsbseq	r6, r2, r8, ror #2
  e4:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
  e8:	735f7061 	cmpvc	pc, #97, 0	; 0x61
  ec:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  f0:	6b005f5f 	blvs	17e74 <kfree_pop+0x17b24>
  f4:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
  f8:	6e5f636f 	cdpvs	3, 5, cr6, cr15, cr15, {3}
  fc:	657a746f 	ldrbvs	r7, [sl, #-1135]!	; 0xfffffb91
 100:	73006f72 	movwvc	r6, #3954	; 0xf72
 104:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 108:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 10c:	68007261 	stmdavs	r0, {r0, r5, r6, r9, ip, sp, lr}
 110:	5f706165 	svcpl	0x00706165
 114:	00646e65 	rsbeq	r6, r4, r5, ror #28
 118:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 11c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 120:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 124:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 128:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 12c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 130:	33746e69 	cmncc	r4, #1680	; 0x690
 134:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 140:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 144:	6f687300 	svcvs	0x00687300
 148:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 14c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 15c:	6f682f00 	svcvs	0x00682f00
 160:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffbfb <kfree_pop+0xfffff8ab>
 164:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
 168:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
 16c:	2f737361 	svccs	0x00737361
 170:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 174:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
 178:	70733232 	rsbsvc	r3, r3, r2, lsr r2
 17c:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 180:	2f697062 	svccs	0x00697062
 184:	66617473 			; <UNDEFINED> instruction: 0x66617473
 188:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 18c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 190:	73690065 	cmnvc	r9, #101, 0	; 0x65
 194:	776f705f 			; <UNDEFINED> instruction: 0x776f705f
 198:	6d6b0032 	stclvs	0, cr0, [fp, #-200]!	; 0xffffff38
 19c:	6f6c6c61 	svcvs	0x006c6c61
 1a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
 1a4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1a8:	6b006b74 	blvs	1af80 <kfree_pop+0x1ac30>
 1ac:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 1b0:	695f636f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 1b4:	0074696e 	rsbseq	r6, r4, lr, ror #18
 1b8:	615f7369 	cmpvs	pc, r9, ror #6
 1bc:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 1c0:	6c006465 	cfstrsvs	mvf6, [r0], {101}	; 0x65
 1c4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d4:	756f6400 	strbvc	r6, [pc, #-1024]!	; fffffddc <kfree_pop+0xfffffa8c>
 1d8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1dc:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 1e0:	6b007365 	blvs	1cf7c <kfree_pop+0x1cc2c>
 1e4:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 1e8:	685f636f 	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 1ec:	5f706165 	svcpl	0x00706165
 1f0:	00727470 	rsbseq	r7, r2, r0, ror r4
 1f4:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 1f8:	00636f6c 	rsbeq	r6, r3, ip, ror #30
 1fc:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 200:	5f636f6c 	svcpl	0x00636f6c
 204:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 208:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 20c:	6174735f 	cmnvs	r4, pc, asr r3
 210:	72007472 	andvc	r7, r0, #1912602624	; 0x72000000
 214:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
 218:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 21c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 220:	6d6b0063 	stclvs	0, cr0, [fp, #-396]!	; 0xfffffe74
 224:	6f6c6c61 	svcvs	0x006c6c61
 228:	6c615f63 	stclvs	15, cr5, [r1], #-396	; 0xfffffe74
 22c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 230:	4e470064 	cdpmi	0, 4, cr0, cr7, cr4, {3}
 234:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 238:	30312039 	eorscc	r2, r1, r9, lsr r0
 23c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 240:	32303220 	eorscc	r3, r0, #32, 4
 244:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 248:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 24c:	61656c65 	cmnvs	r5, r5, ror #24
 250:	20296573 	eorcs	r6, r9, r3, ror r5
 254:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 258:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 25c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 260:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 264:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 268:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 26c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 270:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 274:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 278:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 27c:	6f6c666d 	svcvs	0x006c666d
 280:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 284:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 288:	20647261 	rsbcs	r7, r4, r1, ror #4
 28c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 290:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 294:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 298:	206d7261 	rsbcs	r7, sp, r1, ror #4
 29c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 2a0:	613d6863 	teqvs	sp, r3, ror #16
 2a4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 2a8:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 2ac:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 2b0:	20626467 	rsbcs	r6, r2, r7, ror #8
 2b4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 2b8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 2bc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 2c0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 2c4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 2c8:	61747365 	cmnvs	r4, r5, ror #6
 2cc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 2d0:	Address 0x00000000000002d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <kfree_pop+0xfffffb80>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	0000009c 	muleq	r0, ip, r0
  50:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  54:	100e4201 	andne	r4, lr, r1, lsl #4
  58:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  5c:	00000b42 	andeq	r0, r0, r2, asr #22
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000cc 	andeq	r0, r0, ip, asr #1
  6c:	00000058 	andeq	r0, r0, r8, asr r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	0000001c 	andeq	r0, r0, ip, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000124 	andeq	r0, r0, r4, lsr #2
  84:	00000098 	muleq	r0, r8, r0
  88:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  8c:	100e4201 	andne	r4, lr, r1, lsl #4
  90:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  94:	00000b42 	andeq	r0, r0, r2, asr #22
  98:	00000020 	andeq	r0, r0, r0, lsr #32
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	00000064 	andeq	r0, r0, r4, rrx
  a8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  ac:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  b0:	180e4201 	stmdane	lr, {r0, r9, lr}
  b4:	0c0e0a54 			; <UNDEFINED> instruction: 0x0c0e0a54
  b8:	00000b42 	andeq	r0, r0, r2, asr #22
  bc:	0000001c 	andeq	r0, r0, ip, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000220 	andeq	r0, r0, r0, lsr #4
  c8:	00000118 	andeq	r0, r0, r8, lsl r1
  cc:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  d0:	100e4201 	andne	r4, lr, r1, lsl #4
  d4:	040e0a6c 	streq	r0, [lr], #-2668	; 0xfffff594
  d8:	00000b42 	andeq	r0, r0, r2, asr #22
  dc:	0000000c 	andeq	r0, r0, ip
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000338 	andeq	r0, r0, r8, lsr r3
  e8:	00000004 	andeq	r0, r0, r4
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000033c 	andeq	r0, r0, ip, lsr r3
  f8:	00000014 	andeq	r0, r0, r4, lsl r0
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	00000000 	andeq	r0, r0, r0
 104:	00000350 	andeq	r0, r0, r0, asr r3
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	8e040e58 	mcrhi	14, 0, r0, cr4, cr8, {2}
 110:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kfree_pop+0x12cd4dc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <kfree_pop+0x420d4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_interrupt_table>:
   0:	e59ff030 	ldr	pc, [pc, #48]	; 38 <_interrupt_table_data>
   4:	e59ff030 	ldr	pc, [pc, #48]	; 3c <_undefined_instruction_asm>
   8:	e59ff030 	ldr	pc, [pc, #48]	; 40 <_software_interrupt_asm>
   c:	e59ff030 	ldr	pc, [pc, #48]	; 44 <_prefetch_abort_asm>
  10:	e59ff030 	ldr	pc, [pc, #48]	; 48 <_data_abort_asm>
  14:	e59ff01c 	ldr	pc, [pc, #28]	; 38 <_interrupt_table_data>
  18:	e59ff02c 	ldr	pc, [pc, #44]	; 4c <_interrupt_asm>

0000001c <fast_interrupt_asm>:
  1c:	e24ee004 	sub	lr, lr, #4, 0
  20:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  24:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  30:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  34:	e8fd8000 	ldm	sp!, {pc}^

00000038 <_interrupt_table_data>:
  38:	00000000 	andeq	r0, r0, r0

0000003c <_undefined_instruction_asm>:
  3c:	00000000 	andeq	r0, r0, r0

00000040 <_software_interrupt_asm>:
  40:	00000000 	andeq	r0, r0, r0

00000044 <_prefetch_abort_asm>:
  44:	00000000 	andeq	r0, r0, r0

00000048 <_data_abort_asm>:
  48:	00000000 	andeq	r0, r0, r0

0000004c <_interrupt_asm>:
  4c:	00000000 	andeq	r0, r0, r0

00000050 <_interrupt_table_end>:
  50:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  54:	e24ee004 	sub	lr, lr, #4, 0
  58:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  5c:	e1a0000e 	mov	r0, lr
  60:	ebfffffe 	bl	0 <interrupt_vector>
  64:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  68:	e1b0f00e 	movs	pc, lr

0000006c <reset_asm>:
  6c:	e24ee004 	sub	lr, lr, #4, 0
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  78:	e1a0000e 	mov	r0, lr
  7c:	ebfffffe 	bl	0 <reset_vector>
  80:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  84:	e1b0f00e 	movs	pc, lr

00000088 <undefined_instruction_asm>:
  88:	e24ee004 	sub	lr, lr, #4, 0
  8c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  90:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  94:	e1a0000e 	mov	r0, lr
  98:	ebfffffe 	bl	0 <undefined_instruction_vector>
  9c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a0:	e1b0f00e 	movs	pc, lr

000000a4 <prefetch_abort_asm>:
  a4:	e24ee004 	sub	lr, lr, #4, 0
  a8:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  ac:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  b0:	e1a0000e 	mov	r0, lr
  b4:	ebfffffe 	bl	0 <prefetch_abort_vector>
  b8:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  bc:	e1b0f00e 	movs	pc, lr

000000c0 <data_abort_asm>:
  c0:	e24ee008 	sub	lr, lr, #8, 0
  c4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  c8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  cc:	e1a0000e 	mov	r0, lr
  d0:	ebfffffe 	bl	0 <data_abort_vector>
  d4:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  d8:	e1b0f00e 	movs	pc, lr

000000dc <software_interrupt_asm>:
  dc:	e24ee004 	sub	lr, lr, #4, 0
  e0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  e4:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  e8:	e1a0000e 	mov	r0, lr
  ec:	ebfffffe 	bl	0 <syscall_vector>
  f0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  f4:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <software_interrupt_asm+0x168d750>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <software_interrupt_asm+0x42348>
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-vec-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset>:
   0:	e24ee004 	sub	lr, lr, #4, 0
   4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
   8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
   c:	e1a0000e 	mov	r0, lr
  10:	ebfffffe 	bl	0 <reset_vector>
  14:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  18:	e1b0f00e 	movs	pc, lr

0000001c <undef>:
  1c:	e24ee004 	sub	lr, lr, #4, 0
  20:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  24:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <undefined_instruction_vector>
  30:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  34:	e1b0f00e 	movs	pc, lr

00000038 <prefetch_abort>:
  38:	e24ee004 	sub	lr, lr, #4, 0
  3c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  40:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  44:	e1a0000e 	mov	r0, lr
  48:	ebfffffe 	bl	0 <prefetch_abort_vector>
  4c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  50:	e1b0f00e 	movs	pc, lr

00000054 <data_abort>:
  54:	e24ee008 	sub	lr, lr, #8, 0
  58:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  5c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  60:	e1a0000e 	mov	r0, lr
  64:	ebfffffe 	bl	0 <data_abort_vector>
  68:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  6c:	e1b0f00e 	movs	pc, lr

00000070 <interrupt>:
  70:	e24ee004 	sub	lr, lr, #4, 0
  74:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <int_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <syscall>:
  8c:	e24ee004 	sub	lr, lr, #4, 0
  90:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  94:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  98:	e1a0000e 	mov	r0, lr
  9c:	ebfffffe 	bl	0 <syscall_vector>
  a0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a4:	e1b0f00e 	movs	pc, lr
  a8:	e320f000 	nop	{0}
  ac:	e320f000 	nop	{0}
  b0:	e320f000 	nop	{0}
  b4:	e320f000 	nop	{0}
  b8:	e320f000 	nop	{0}
  bc:	e320f000 	nop	{0}

000000c0 <default_vec_ints>:
  c0:	eaffffce 	b	0 <reset>
  c4:	eaffffd4 	b	1c <undef>
  c8:	eaffffef 	b	8c <syscall>
  cc:	eaffffd9 	b	38 <prefetch_abort>
  d0:	eaffffdf 	b	54 <data_abort>
  d4:	eaffffc9 	b	0 <reset>
  d8:	eaffffe4 	b	70 <interrupt>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <default_vec_ints+0x168d76c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <default_vec_ints+0x42364>
  1c:	Address 0x000000000000001c is out of bounds.

