DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i5_5_raster"
duLibraryName "NSK600_lib"
duName "raster_frame"
elements [
]
mwi 0
uid 265,0
)
(Instance
name "i5_6_watch_s"
duLibraryName "NSK600_lib"
duName "watch_sport"
elements [
]
mwi 0
uid 3077,0
)
(Instance
name "i5_1_codec"
duLibraryName "NSK600_lib"
duName "codecoder"
elements [
]
mwi 0
uid 3185,0
)
(Instance
name "i5_2_codec"
duLibraryName "NSK600_lib"
duName "codecoder"
elements [
]
mwi 0
uid 3238,0
)
(Instance
name "i5_3_codec"
duLibraryName "NSK600_lib"
duName "codecoder"
elements [
]
mwi 0
uid 3291,0
)
(Instance
name "i5_4_codec"
duLibraryName "NSK600_lib"
duName "codecoder"
elements [
]
mwi 0
uid 3344,0
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "23.1"
appVersion "2004.1 (Build 41)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\code_position\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\code_position\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\code_position"
)
(vvPair
variable "d_logical"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\code_position"
)
(vvPair
variable "date"
value "25.04.2005"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "code_position"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-W-2350"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "D:/Project_ETL600/hds_projects/NSK600/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "D:/Project_ETL600/hds_projects/NSK600/NSK600_lib/implementation/"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "code_position"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\code_position\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\code_position\\struct.bd"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "13:51:02"
)
(vvPair
variable "unit"
value "code_position"
)
(vvPair
variable "user"
value "chmaglo1"
)
(vvPair
variable "version"
value "2004.1 (Build 41)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2005"
)
(vvPair
variable "yy"
value "05"
)
]
)
uid 253,0
optionalChildren [
*1 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "-8000,17625,-6500,18375"
)
(Line
uid 68,0
sl 0
ro 90
xt "-6500,18000,-6000,18000"
pts [
"-6000,18000"
"-6500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-12300,17500,-9000,18500"
st "rx_nsk_1"
ju 2
blo "-9000,18300"
tm "WireNameMgr"
)
)
)
*2 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "-8000,26625,-6500,27375"
)
(Line
uid 82,0
sl 0
ro 90
xt "-6500,27000,-6000,27000"
pts [
"-6000,27000"
"-6500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-12300,26500,-9000,27500"
st "rx_nsk_2"
ju 2
blo "-9000,27300"
tm "WireNameMgr"
)
)
)
*3 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 90
xt "-8000,35625,-6500,36375"
)
(Line
uid 96,0
sl 0
ro 90
xt "-6500,36000,-6000,36000"
pts [
"-6000,36000"
"-6500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "-12300,35500,-9000,36500"
st "rx_nsk_3"
ju 2
blo "-9000,36300"
tm "WireNameMgr"
)
)
)
*4 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 90
xt "-8000,44625,-6500,45375"
)
(Line
uid 110,0
sl 0
ro 90
xt "-6500,45000,-6000,45000"
pts [
"-6000,45000"
"-6500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "-12300,44500,-9000,45500"
st "rx_nsk_4"
ju 2
blo "-9000,45300"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-8000,18625,-6500,19375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-6500,19000,-6000,19000"
pts [
"-6500,19000"
"-6000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "-12200,18500,-9000,19500"
st "tx_nsk_1"
ju 2
blo "-9000,19300"
tm "WireNameMgr"
)
)
)
*6 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-8000,27625,-6500,28375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-6500,28000,-6000,28000"
pts [
"-6500,28000"
"-6000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "-12200,27500,-9000,28500"
st "tx_nsk_2"
ju 2
blo "-9000,28300"
tm "WireNameMgr"
)
)
)
*7 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-8000,36625,-6500,37375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-6500,37000,-6000,37000"
pts [
"-6500,37000"
"-6000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "-12200,36500,-9000,37500"
st "tx_nsk_3"
ju 2
blo "-9000,37300"
tm "WireNameMgr"
)
)
)
*8 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-8000,45625,-6500,46375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-6500,46000,-6000,46000"
pts [
"-6500,46000"
"-6000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "-12200,45500,-9000,46500"
st "tx_nsk_4"
ju 2
blo "-9000,46300"
tm "WireNameMgr"
)
)
)
*9 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 90
xt "54500,5625,56000,6375"
)
(Line
uid 180,0
sl 0
ro 90
xt "54000,6000,54500,6000"
pts [
"54500,6000"
"54000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "57000,5500,62700,6500"
st "sport_interrupt"
blo "57000,6300"
tm "WireNameMgr"
)
)
)
*10 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "-8000,625,-6500,1375"
)
(Line
uid 194,0
sl 0
ro 270
xt "-6500,1000,-6000,1000"
pts [
"-6500,1000"
"-6000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "-10300,500,-9000,1500"
st "clk"
ju 2
blo "-9000,1300"
tm "WireNameMgr"
)
)
)
*11 (GlobalConnector
uid 197,0
shape (Circle
uid 198,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-3000,0,-1000,2000"
radius 1000
)
name (Text
uid 199,0
va (VaSet
font "Arial,8,1"
)
xt "-2500,500,-1500,1500"
st "G"
blo "-2500,1300"
)
)
*12 (Net
uid 204,0
decl (Decl
n "clk"
t "std_logic"
o 14
)
declText (MLText
uid 205,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,2000,33000,2800"
st "clk             : std_logic"
)
)
*13 (PortIoIn
uid 206,0
shape (CompositeShape
uid 207,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 208,0
sl 0
ro 270
xt "-8000,2625,-6500,3375"
)
(Line
uid 209,0
sl 0
ro 270
xt "-6500,3000,-6000,3000"
pts [
"-6500,3000"
"-6000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 210,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 211,0
va (VaSet
)
xt "-11900,2500,-9000,3500"
st "reset_n"
ju 2
blo "-9000,3300"
tm "WireNameMgr"
)
)
)
*14 (GlobalConnector
uid 212,0
shape (Circle
uid 213,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-3000,2000,-1000,4000"
radius 1000
)
name (Text
uid 214,0
va (VaSet
font "Arial,8,1"
)
xt "-2500,2500,-1500,3500"
st "G"
blo "-2500,3300"
)
)
*15 (Net
uid 219,0
decl (Decl
n "reset_n"
t "std_logic"
o 15
)
declText (MLText
uid 220,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,6800,33000,7600"
st "reset_n         : std_logic"
)
)
*16 (Blk
uid 265,0
shape (Rectangle
uid 266,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-7000,9000,1000,14000"
)
oxt "11000,7000,19000,17000"
ttg (MlTextGroup
uid 267,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 268,0
va (VaSet
font "Arial,8,1"
)
xt "-5500,10500,-500,11500"
st "NSK600_lib"
blo "-5500,11300"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 269,0
va (VaSet
font "Arial,8,1"
)
xt "-5500,11500,-100,12500"
st "raster_frame"
blo "-5500,12300"
tm "BlkNameMgr"
)
*19 (Text
uid 270,0
va (VaSet
font "Arial,8,1"
)
xt "-5500,12500,-800,13500"
st "i5_5_raster"
blo "-5500,13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 271,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 272,0
text (MLText
uid 273,0
va (VaSet
font "Courier New,8,0"
)
xt "-5500,22500,-5500,22500"
)
header ""
)
elements [
]
)
gi *20 (BdGenericInterface
uid 274,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 275,0
text (MLText
uid 276,0
va (VaSet
font "Courier New,8,0"
)
xt "1000,9000,1000,9000"
)
header "Generic Declarations"
)
elements [
]
)
)
*21 (PortIoIn
uid 341,0
shape (CompositeShape
uid 342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343,0
sl 0
ro 90
xt "54500,13625,56000,14375"
)
(Line
uid 344,0
sl 0
ro 90
xt "54000,14000,54500,14000"
pts [
"54500,14000"
"54000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 345,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "57000,13500,60400,14500"
st "rx_pos_1"
blo "57000,14300"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 355,0
shape (CompositeShape
uid 356,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 357,0
sl 0
ro 90
xt "54500,22625,56000,23375"
)
(Line
uid 358,0
sl 0
ro 90
xt "54000,23000,54500,23000"
pts [
"54500,23000"
"54000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 359,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "57000,22500,60400,23500"
st "rx_pos_2"
blo "57000,23300"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 369,0
shape (CompositeShape
uid 370,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 371,0
sl 0
ro 90
xt "54500,31625,56000,32375"
)
(Line
uid 372,0
sl 0
ro 90
xt "54000,32000,54500,32000"
pts [
"54500,32000"
"54000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 373,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 374,0
va (VaSet
)
xt "57000,31500,60400,32500"
st "rx_pos_3"
blo "57000,32300"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 383,0
shape (CompositeShape
uid 384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 385,0
sl 0
ro 90
xt "54500,40625,56000,41375"
)
(Line
uid 386,0
sl 0
ro 90
xt "54000,41000,54500,41000"
pts [
"54500,41000"
"54000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "57000,40500,60400,41500"
st "rx_pos_4"
blo "57000,41300"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 397,0
shape (CompositeShape
uid 398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 399,0
sl 0
ro 270
xt "54500,14625,56000,15375"
)
(Line
uid 400,0
sl 0
ro 270
xt "54000,15000,54500,15000"
pts [
"54000,15000"
"54500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
)
xt "57000,14500,60300,15500"
st "tx_pos_1"
blo "57000,15300"
tm "WireNameMgr"
)
)
)
*26 (PortIoOut
uid 411,0
shape (CompositeShape
uid 412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 413,0
sl 0
ro 270
xt "54500,23625,56000,24375"
)
(Line
uid 414,0
sl 0
ro 270
xt "54000,24000,54500,24000"
pts [
"54000,24000"
"54500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 415,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "57000,23500,60300,24500"
st "tx_pos_2"
blo "57000,24300"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 425,0
shape (CompositeShape
uid 426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 427,0
sl 0
ro 270
xt "54500,32625,56000,33375"
)
(Line
uid 428,0
sl 0
ro 270
xt "54000,33000,54500,33000"
pts [
"54000,33000"
"54500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
)
xt "57000,32500,60300,33500"
st "tx_pos_3"
blo "57000,33300"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 439,0
shape (CompositeShape
uid 440,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 441,0
sl 0
ro 270
xt "54500,41625,56000,42375"
)
(Line
uid 442,0
sl 0
ro 270
xt "54000,42000,54500,42000"
pts [
"54000,42000"
"54500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 443,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
va (VaSet
)
xt "57000,41500,60300,42500"
st "tx_pos_4"
blo "57000,42300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 543,0
decl (Decl
n "cnt_96"
t "integer"
b "RANGE 0 TO 127"
o 27
)
declText (MLText
uid 544,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL cnt_96          : integer RANGE 0 TO 127"
)
)
*30 (Net
uid 1825,0
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
declText (MLText
uid 1826,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_nsk_1        : std_logic_vector(3 DOWNTO 0)"
)
)
*31 (Net
uid 1827,0
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
)
declText (MLText
uid 1828,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_nsk_1        : std_logic_vector(2 DOWNTO 0)"
)
)
*32 (Net
uid 1829,0
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
declText (MLText
uid 1830,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_nsk_2        : std_logic_vector(3 DOWNTO 0)"
)
)
*33 (Net
uid 1831,0
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 10
)
declText (MLText
uid 1832,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_nsk_2        : std_logic_vector(2 DOWNTO 0)"
)
)
*34 (Net
uid 1833,0
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
)
declText (MLText
uid 1834,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_nsk_3        : std_logic_vector(3 DOWNTO 0)"
)
)
*35 (Net
uid 1835,0
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 11
)
declText (MLText
uid 1836,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_nsk_3        : std_logic_vector(2 DOWNTO 0)"
)
)
*36 (Net
uid 1837,0
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
)
declText (MLText
uid 1838,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_nsk_4        : std_logic_vector(3 DOWNTO 0)"
)
)
*37 (Net
uid 1839,0
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 12
)
declText (MLText
uid 1840,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_nsk_4        : std_logic_vector(2 DOWNTO 0)"
)
)
*38 (Net
uid 1841,0
decl (Decl
n "rx_pos_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
)
declText (MLText
uid 1842,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_pos_1        : std_logic_vector(7 DOWNTO 0)"
)
)
*39 (Net
uid 1843,0
decl (Decl
n "tx_pos_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
)
declText (MLText
uid 1844,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_pos_1        : std_logic_vector(7 DOWNTO 0)"
)
)
*40 (Net
uid 1845,0
decl (Decl
n "rx_pos_2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 18
)
declText (MLText
uid 1846,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_pos_2        : std_logic_vector(7 DOWNTO 0)"
)
)
*41 (Net
uid 1847,0
decl (Decl
n "tx_pos_2"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
)
declText (MLText
uid 1848,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_pos_2        : std_logic_vector(7 DOWNTO 0)"
)
)
*42 (Net
uid 1849,0
decl (Decl
n "rx_pos_3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 19
)
declText (MLText
uid 1850,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_pos_3        : std_logic_vector(7 DOWNTO 0)"
)
)
*43 (Net
uid 1851,0
decl (Decl
n "tx_pos_3"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
)
declText (MLText
uid 1852,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_pos_3        : std_logic_vector(7 DOWNTO 0)"
)
)
*44 (Net
uid 1853,0
decl (Decl
n "rx_pos_4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
)
declText (MLText
uid 1854,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "rx_pos_4        : std_logic_vector(7 DOWNTO 0)"
)
)
*45 (Net
uid 1855,0
decl (Decl
n "tx_pos_4"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
)
declText (MLText
uid 1856,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25000,800"
st "tx_pos_4        : std_logic_vector(7 DOWNTO 0)"
)
)
*46 (Net
uid 2442,0
decl (Decl
n "enp_1024k"
t "std_logic"
o 26
)
declText (MLText
uid 2443,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,18500,800"
st "SIGNAL enp_1024k       : std_logic"
)
)
*47 (Net
uid 2570,0
decl (Decl
n "sport_interrupt"
t "std_logic"
o 23
)
declText (MLText
uid 2571,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,15000,800"
st "sport_interrupt : std_logic"
)
)
*48 (PortIoIn
uid 2731,0
shape (CompositeShape
uid 2732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2733,0
sl 0
ro 90
xt "54500,17625,56000,18375"
)
(Line
uid 2734,0
sl 0
ro 90
xt "54000,18000,54500,18000"
pts [
"54500,18000"
"54000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2735,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2736,0
va (VaSet
)
xt "57000,17500,62400,18500"
st "control_nsk_1"
blo "57000,18300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 2743,0
decl (Decl
n "control_nsk_1"
t "t_control_nsk"
o 22
)
declText (MLText
uid 2744,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "control_nsk_1   : t_control_nsk"
)
)
*50 (PortIoIn
uid 2745,0
shape (CompositeShape
uid 2746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2747,0
sl 0
ro 90
xt "54500,26625,56000,27375"
)
(Line
uid 2748,0
sl 0
ro 90
xt "54000,27000,54500,27000"
pts [
"54500,27000"
"54000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2750,0
va (VaSet
)
xt "57000,26500,62400,27500"
st "control_nsk_2"
blo "57000,27300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 2757,0
decl (Decl
n "control_nsk_2"
t "t_control_nsk"
o 23
)
declText (MLText
uid 2758,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "control_nsk_2   : t_control_nsk"
)
)
*52 (PortIoIn
uid 2759,0
shape (CompositeShape
uid 2760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2761,0
sl 0
ro 90
xt "54500,35625,56000,36375"
)
(Line
uid 2762,0
sl 0
ro 90
xt "54000,36000,54500,36000"
pts [
"54500,36000"
"54000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2763,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2764,0
va (VaSet
)
xt "57000,35500,62400,36500"
st "control_nsk_3"
blo "57000,36300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 2771,0
decl (Decl
n "control_nsk_3"
t "t_control_nsk"
o 24
)
declText (MLText
uid 2772,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "control_nsk_3   : t_control_nsk"
)
)
*54 (PortIoIn
uid 2773,0
shape (CompositeShape
uid 2774,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2775,0
sl 0
ro 90
xt "54500,44625,56000,45375"
)
(Line
uid 2776,0
sl 0
ro 90
xt "54000,45000,54500,45000"
pts [
"54500,45000"
"54000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2777,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2778,0
va (VaSet
)
xt "57000,44500,62400,45500"
st "control_nsk_4"
blo "57000,45300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 2785,0
decl (Decl
n "control_nsk_4"
t "t_control_nsk"
o 25
)
declText (MLText
uid 2786,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "control_nsk_4   : t_control_nsk"
)
)
*56 (PortIoOut
uid 2787,0
shape (CompositeShape
uid 2788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2789,0
sl 0
ro 270
xt "54500,18625,56000,19375"
)
(Line
uid 2790,0
sl 0
ro 270
xt "54000,19000,54500,19000"
pts [
"54000,19000"
"54500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2792,0
va (VaSet
)
xt "57000,18500,62100,19500"
st "status_nsk_1"
blo "57000,19300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 2799,0
decl (Decl
n "status_nsk_1"
t "t_status_nsk"
o 26
)
declText (MLText
uid 2800,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,16500,800"
st "status_nsk_1    : t_status_nsk"
)
)
*58 (PortIoOut
uid 2801,0
shape (CompositeShape
uid 2802,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2803,0
sl 0
ro 270
xt "54500,27625,56000,28375"
)
(Line
uid 2804,0
sl 0
ro 270
xt "54000,28000,54500,28000"
pts [
"54000,28000"
"54500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2805,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2806,0
va (VaSet
)
xt "57000,27500,62100,28500"
st "status_nsk_2"
blo "57000,28300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 2813,0
decl (Decl
n "status_nsk_2"
t "t_status_nsk"
o 27
)
declText (MLText
uid 2814,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,16500,800"
st "status_nsk_2    : t_status_nsk"
)
)
*60 (PortIoOut
uid 2815,0
shape (CompositeShape
uid 2816,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2817,0
sl 0
ro 270
xt "54500,36625,56000,37375"
)
(Line
uid 2818,0
sl 0
ro 270
xt "54000,37000,54500,37000"
pts [
"54000,37000"
"54500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2819,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2820,0
va (VaSet
)
xt "57000,36500,62100,37500"
st "status_nsk_3"
blo "57000,37300"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 2827,0
decl (Decl
n "status_nsk_3"
t "t_status_nsk"
o 28
)
declText (MLText
uid 2828,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,16500,800"
st "status_nsk_3    : t_status_nsk"
)
)
*62 (PortIoOut
uid 2829,0
shape (CompositeShape
uid 2830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2831,0
sl 0
ro 270
xt "54500,45625,56000,46375"
)
(Line
uid 2832,0
sl 0
ro 270
xt "54000,46000,54500,46000"
pts [
"54000,46000"
"54500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2834,0
va (VaSet
)
xt "57000,45500,62100,46500"
st "status_nsk_4"
blo "57000,46300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 2841,0
decl (Decl
n "status_nsk_4"
t "t_status_nsk"
o 29
)
declText (MLText
uid 2842,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,16500,800"
st "status_nsk_4    : t_status_nsk"
)
)
*64 (Blk
uid 3077,0
shape (Rectangle
uid 3078,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,4000,51000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3079,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 3080,0
va (VaSet
font "Arial,8,1"
)
xt "45500,4500,50500,5500"
st "NSK600_lib"
blo "45500,5300"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 3081,0
va (VaSet
font "Arial,8,1"
)
xt "45500,5500,50800,6500"
st "watch_sport"
blo "45500,6300"
tm "BlkNameMgr"
)
*67 (Text
uid 3082,0
va (VaSet
font "Arial,8,1"
)
xt "45500,6500,51000,7500"
st "i5_6_watch_s"
blo "45500,7300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3083,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3084,0
text (MLText
uid 3085,0
va (VaSet
font "Courier New,8,0"
)
xt "45500,14500,45500,14500"
)
header ""
)
elements [
]
)
gi *68 (BdGenericInterface
uid 3086,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3087,0
text (MLText
uid 3088,0
va (VaSet
font "Courier New,8,0"
)
xt "52000,1000,52000,1000"
)
header "Generic Declarations"
)
elements [
]
)
)
*69 (Net
uid 3123,0
decl (Decl
n "enp_sport"
t "std_logic"
o 30
suid 27,0
)
declText (MLText
uid 3124,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,18500,800"
st "SIGNAL enp_sport       : std_logic"
)
)
*70 (SaComponent
uid 3185,0
optionalChildren [
*71 (CptPort
uid 3141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,15625,16000,16375"
)
tg (CPTG
uid 3143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3144,0
va (VaSet
)
xt "17000,15500,19600,16500"
st "cnt_96"
blo "17000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "cnt_96"
t "integer"
b "RANGE 0 TO 127"
o 1
suid 9,0
)
)
)
*72 (CptPort
uid 3145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3146,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,20000,30375,20750"
)
tg (CPTG
uid 3147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3148,0
ro 270
va (VaSet
)
xt "29500,17700,30500,19000"
st "clk"
blo "30300,19000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 16,0
)
)
)
*73 (CptPort
uid 3149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3150,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,20000,31375,20750"
)
tg (CPTG
uid 3151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3152,0
ro 270
va (VaSet
)
xt "30500,16100,31500,19000"
st "reset_n"
blo "31300,19000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
suid 17,0
)
)
)
*74 (CptPort
uid 3153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,17625,16000,18375"
)
tg (CPTG
uid 3155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3156,0
va (VaSet
)
xt "17000,17500,19500,18500"
st "rx_nsk"
blo "17000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 22,0
)
)
)
*75 (CptPort
uid 3157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3158,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,13625,40750,14375"
)
tg (CPTG
uid 3159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3160,0
va (VaSet
)
xt "36400,13500,39000,14500"
st "rx_pos"
ju 2
blo "39000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 23,0
)
)
)
*76 (CptPort
uid 3161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,18625,16000,19375"
)
tg (CPTG
uid 3163,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3164,0
va (VaSet
)
xt "17000,18500,19400,19500"
st "tx_nsk"
blo "17000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_nsk"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 24,0
)
)
)
*77 (CptPort
uid 3165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,14625,40750,15375"
)
tg (CPTG
uid 3167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3168,0
va (VaSet
)
xt "36500,14500,39000,15500"
st "tx_pos"
ju 2
blo "39000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 25,0
)
)
)
*78 (CptPort
uid 3169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,14625,16000,15375"
)
tg (CPTG
uid 3171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3172,0
va (VaSet
)
xt "17000,14500,20900,15500"
st "enp_1024k"
blo "17000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_1024k"
t "std_logic"
o 2
suid 26,0
)
)
)
*79 (CptPort
uid 3173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3174,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,17625,40750,18375"
)
tg (CPTG
uid 3175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3176,0
va (VaSet
)
xt "34400,17500,39000,18500"
st "control_nsk"
ju 2
blo "39000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "control_nsk"
t "t_control_nsk"
o 17
suid 28,0
)
)
)
*80 (CptPort
uid 3177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,18625,40750,19375"
)
tg (CPTG
uid 3179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3180,0
va (VaSet
)
xt "34700,18500,39000,19500"
st "status_nsk"
ju 2
blo "39000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_nsk"
t "t_status_nsk"
o 16
suid 29,0
)
)
)
*81 (CptPort
uid 3181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,15625,40750,16375"
)
tg (CPTG
uid 3183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3184,0
va (VaSet
)
xt "35300,15500,39000,16500"
st "enp_sport"
ju 2
blo "39000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_sport"
t "std_logic"
o 11
suid 30,0
)
)
)
]
shape (Rectangle
uid 3186,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,13000,40000,20000"
)
oxt "15000,7000,39000,14000"
ttg (MlTextGroup
uid 3187,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 3188,0
va (VaSet
font "Arial,8,1"
)
xt "24500,14500,29500,15500"
st "NSK600_lib"
blo "24500,15300"
)
*83 (Text
uid 3189,0
va (VaSet
font "Arial,8,1"
)
xt "24500,15500,28800,16500"
st "codecoder"
blo "24500,16300"
)
*84 (Text
uid 3190,0
va (VaSet
font "Arial,8,1"
)
xt "24500,16500,29300,17500"
st "i5_1_codec"
blo "24500,17300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3191,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3192,0
text (MLText
uid 3193,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,22000,10000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*85 (SaComponent
uid 3238,0
optionalChildren [
*86 (CptPort
uid 3194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,24625,16000,25375"
)
tg (CPTG
uid 3196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3197,0
va (VaSet
)
xt "17000,24500,19600,25500"
st "cnt_96"
blo "17000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "cnt_96"
t "integer"
b "RANGE 0 TO 127"
o 1
suid 9,0
)
)
)
*87 (CptPort
uid 3198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3199,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,29000,30375,29750"
)
tg (CPTG
uid 3200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3201,0
ro 270
va (VaSet
)
xt "29500,26700,30500,28000"
st "clk"
blo "30300,28000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 16,0
)
)
)
*88 (CptPort
uid 3202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3203,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,29000,31375,29750"
)
tg (CPTG
uid 3204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3205,0
ro 270
va (VaSet
)
xt "30500,25100,31500,28000"
st "reset_n"
blo "31300,28000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
suid 17,0
)
)
)
*89 (CptPort
uid 3206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3207,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,26625,16000,27375"
)
tg (CPTG
uid 3208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3209,0
va (VaSet
)
xt "17000,26500,19500,27500"
st "rx_nsk"
blo "17000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 22,0
)
)
)
*90 (CptPort
uid 3210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,22625,40750,23375"
)
tg (CPTG
uid 3212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3213,0
va (VaSet
)
xt "36400,22500,39000,23500"
st "rx_pos"
ju 2
blo "39000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 23,0
)
)
)
*91 (CptPort
uid 3214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,27625,16000,28375"
)
tg (CPTG
uid 3216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3217,0
va (VaSet
)
xt "17000,27500,19400,28500"
st "tx_nsk"
blo "17000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_nsk"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 24,0
)
)
)
*92 (CptPort
uid 3218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,23625,40750,24375"
)
tg (CPTG
uid 3220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3221,0
va (VaSet
)
xt "36500,23500,39000,24500"
st "tx_pos"
ju 2
blo "39000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 25,0
)
)
)
*93 (CptPort
uid 3222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,23625,16000,24375"
)
tg (CPTG
uid 3224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3225,0
va (VaSet
)
xt "17000,23500,20900,24500"
st "enp_1024k"
blo "17000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_1024k"
t "std_logic"
o 2
suid 26,0
)
)
)
*94 (CptPort
uid 3226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,26625,40750,27375"
)
tg (CPTG
uid 3228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3229,0
va (VaSet
)
xt "34400,26500,39000,27500"
st "control_nsk"
ju 2
blo "39000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "control_nsk"
t "t_control_nsk"
o 17
suid 28,0
)
)
)
*95 (CptPort
uid 3230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,27625,40750,28375"
)
tg (CPTG
uid 3232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3233,0
va (VaSet
)
xt "34700,27500,39000,28500"
st "status_nsk"
ju 2
blo "39000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_nsk"
t "t_status_nsk"
o 16
suid 29,0
)
)
)
*96 (CptPort
uid 3234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,24625,40750,25375"
)
tg (CPTG
uid 3236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3237,0
va (VaSet
)
xt "35300,24500,39000,25500"
st "enp_sport"
ju 2
blo "39000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_sport"
t "std_logic"
o 11
suid 30,0
)
)
)
]
shape (Rectangle
uid 3239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,22000,40000,29000"
)
oxt "15000,7000,39000,14000"
ttg (MlTextGroup
uid 3240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 3241,0
va (VaSet
font "Arial,8,1"
)
xt "24500,23500,29500,24500"
st "NSK600_lib"
blo "24500,24300"
)
*98 (Text
uid 3242,0
va (VaSet
font "Arial,8,1"
)
xt "24500,24500,28800,25500"
st "codecoder"
blo "24500,25300"
)
*99 (Text
uid 3243,0
va (VaSet
font "Arial,8,1"
)
xt "24500,25500,29300,26500"
st "i5_2_codec"
blo "24500,26300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3245,0
text (MLText
uid 3246,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,22000,19000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*100 (SaComponent
uid 3291,0
optionalChildren [
*101 (CptPort
uid 3247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,33625,16000,34375"
)
tg (CPTG
uid 3249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3250,0
va (VaSet
)
xt "17000,33500,19600,34500"
st "cnt_96"
blo "17000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "cnt_96"
t "integer"
b "RANGE 0 TO 127"
o 1
suid 9,0
)
)
)
*102 (CptPort
uid 3251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3252,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,38000,30375,38750"
)
tg (CPTG
uid 3253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3254,0
ro 270
va (VaSet
)
xt "29500,35700,30500,37000"
st "clk"
blo "30300,37000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 16,0
)
)
)
*103 (CptPort
uid 3255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3256,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,38000,31375,38750"
)
tg (CPTG
uid 3257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3258,0
ro 270
va (VaSet
)
xt "30500,34100,31500,37000"
st "reset_n"
blo "31300,37000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
suid 17,0
)
)
)
*104 (CptPort
uid 3259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3260,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,35625,16000,36375"
)
tg (CPTG
uid 3261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3262,0
va (VaSet
)
xt "17000,35500,19500,36500"
st "rx_nsk"
blo "17000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 22,0
)
)
)
*105 (CptPort
uid 3263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3264,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,31625,40750,32375"
)
tg (CPTG
uid 3265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3266,0
va (VaSet
)
xt "36400,31500,39000,32500"
st "rx_pos"
ju 2
blo "39000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 23,0
)
)
)
*106 (CptPort
uid 3267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,36625,16000,37375"
)
tg (CPTG
uid 3269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3270,0
va (VaSet
)
xt "17000,36500,19400,37500"
st "tx_nsk"
blo "17000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_nsk"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 24,0
)
)
)
*107 (CptPort
uid 3271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,32625,40750,33375"
)
tg (CPTG
uid 3273,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3274,0
va (VaSet
)
xt "36500,32500,39000,33500"
st "tx_pos"
ju 2
blo "39000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 25,0
)
)
)
*108 (CptPort
uid 3275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,32625,16000,33375"
)
tg (CPTG
uid 3277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "17000,32500,20900,33500"
st "enp_1024k"
blo "17000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_1024k"
t "std_logic"
o 2
suid 26,0
)
)
)
*109 (CptPort
uid 3279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3280,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,35625,40750,36375"
)
tg (CPTG
uid 3281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3282,0
va (VaSet
)
xt "34400,35500,39000,36500"
st "control_nsk"
ju 2
blo "39000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "control_nsk"
t "t_control_nsk"
o 17
suid 28,0
)
)
)
*110 (CptPort
uid 3283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,36625,40750,37375"
)
tg (CPTG
uid 3285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3286,0
va (VaSet
)
xt "34700,36500,39000,37500"
st "status_nsk"
ju 2
blo "39000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_nsk"
t "t_status_nsk"
o 16
suid 29,0
)
)
)
*111 (CptPort
uid 3287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3288,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,33625,40750,34375"
)
tg (CPTG
uid 3289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3290,0
va (VaSet
)
xt "35300,33500,39000,34500"
st "enp_sport"
ju 2
blo "39000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_sport"
t "std_logic"
o 11
suid 30,0
)
)
)
]
shape (Rectangle
uid 3292,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,31000,40000,38000"
)
oxt "15000,7000,39000,14000"
ttg (MlTextGroup
uid 3293,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 3294,0
va (VaSet
font "Arial,8,1"
)
xt "24500,32500,29500,33500"
st "NSK600_lib"
blo "24500,33300"
)
*113 (Text
uid 3295,0
va (VaSet
font "Arial,8,1"
)
xt "24500,33500,28800,34500"
st "codecoder"
blo "24500,34300"
)
*114 (Text
uid 3296,0
va (VaSet
font "Arial,8,1"
)
xt "24500,34500,29300,35500"
st "i5_3_codec"
blo "24500,35300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3297,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3298,0
text (MLText
uid 3299,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28000,22000,28000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*115 (SaComponent
uid 3344,0
optionalChildren [
*116 (CptPort
uid 3300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,42625,16000,43375"
)
tg (CPTG
uid 3302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3303,0
va (VaSet
)
xt "17000,42500,19600,43500"
st "cnt_96"
blo "17000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "cnt_96"
t "integer"
b "RANGE 0 TO 127"
o 1
suid 9,0
)
)
)
*117 (CptPort
uid 3304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3305,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,47000,30375,47750"
)
tg (CPTG
uid 3306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3307,0
ro 270
va (VaSet
)
xt "29500,44700,30500,46000"
st "clk"
blo "30300,46000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 16,0
)
)
)
*118 (CptPort
uid 3308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3309,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,47000,31375,47750"
)
tg (CPTG
uid 3310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3311,0
ro 270
va (VaSet
)
xt "30500,43100,31500,46000"
st "reset_n"
blo "31300,46000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
suid 17,0
)
)
)
*119 (CptPort
uid 3312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3313,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,44625,16000,45375"
)
tg (CPTG
uid 3314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3315,0
va (VaSet
)
xt "17000,44500,19500,45500"
st "rx_nsk"
blo "17000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_nsk"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
suid 22,0
)
)
)
*120 (CptPort
uid 3316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3317,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,40625,40750,41375"
)
tg (CPTG
uid 3318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3319,0
va (VaSet
)
xt "36400,40500,39000,41500"
st "rx_pos"
ju 2
blo "39000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 23,0
)
)
)
*121 (CptPort
uid 3320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,45625,16000,46375"
)
tg (CPTG
uid 3322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
)
xt "17000,45500,19400,46500"
st "tx_nsk"
blo "17000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_nsk"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 24,0
)
)
)
*122 (CptPort
uid 3324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,41625,40750,42375"
)
tg (CPTG
uid 3326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3327,0
va (VaSet
)
xt "36500,41500,39000,42500"
st "tx_pos"
ju 2
blo "39000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_pos"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 25,0
)
)
)
*123 (CptPort
uid 3328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,41625,16000,42375"
)
tg (CPTG
uid 3330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3331,0
va (VaSet
)
xt "17000,41500,20900,42500"
st "enp_1024k"
blo "17000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_1024k"
t "std_logic"
o 2
suid 26,0
)
)
)
*124 (CptPort
uid 3332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3333,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,44625,40750,45375"
)
tg (CPTG
uid 3334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3335,0
va (VaSet
)
xt "34400,44500,39000,45500"
st "control_nsk"
ju 2
blo "39000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "control_nsk"
t "t_control_nsk"
o 17
suid 28,0
)
)
)
*125 (CptPort
uid 3336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,45625,40750,46375"
)
tg (CPTG
uid 3338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3339,0
va (VaSet
)
xt "34700,45500,39000,46500"
st "status_nsk"
ju 2
blo "39000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_nsk"
t "t_status_nsk"
o 16
suid 29,0
)
)
)
*126 (CptPort
uid 3340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3341,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,42625,40750,43375"
)
tg (CPTG
uid 3342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3343,0
va (VaSet
)
xt "35300,42500,39000,43500"
st "enp_sport"
ju 2
blo "39000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_sport"
t "std_logic"
o 11
suid 30,0
)
)
)
]
shape (Rectangle
uid 3345,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,40000,40000,47000"
)
oxt "15000,7000,39000,14000"
ttg (MlTextGroup
uid 3346,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 3347,0
va (VaSet
font "Arial,8,1"
)
xt "24500,41500,29500,42500"
st "NSK600_lib"
blo "24500,42300"
)
*128 (Text
uid 3348,0
va (VaSet
font "Arial,8,1"
)
xt "24500,42500,28800,43500"
st "codecoder"
blo "24500,43300"
)
*129 (Text
uid 3349,0
va (VaSet
font "Arial,8,1"
)
xt "24500,43500,29300,44500"
st "i5_4_codec"
blo "24500,44300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3350,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3351,0
text (MLText
uid 3352,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,37000,22000,37000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*130 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,18000,15250,18000"
pts [
"-6000,18000"
"15250,18000"
]
)
start &1
end &74
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "19000,17000,24900,18000"
st "rx_nsk_1 : (3:0)"
blo "19000,17800"
tm "WireNameMgr"
)
)
on &30
)
*131 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,27000,15250,27000"
pts [
"-6000,27000"
"15250,27000"
]
)
start &2
end &89
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "21000,26000,26900,27000"
st "rx_nsk_2 : (3:0)"
blo "21000,26800"
tm "WireNameMgr"
)
)
on &32
)
*132 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,36000,15250,36000"
pts [
"-6000,36000"
"15250,36000"
]
)
start &3
end &104
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "21000,35000,26900,36000"
st "rx_nsk_3 : (3:0)"
blo "21000,35800"
tm "WireNameMgr"
)
)
on &34
)
*133 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,45000,15250,45000"
pts [
"-6000,45000"
"15250,45000"
]
)
start &4
end &119
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "21000,44000,26900,45000"
st "rx_nsk_4 : (3:0)"
blo "21000,44800"
tm "WireNameMgr"
)
)
on &36
)
*134 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,19000,15250,19000"
pts [
"-6000,19000"
"15250,19000"
]
)
start &5
end &76
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "-4000,18000,1800,19000"
st "tx_nsk_1 : (2:0)"
blo "-4000,18800"
tm "WireNameMgr"
)
)
on &31
)
*135 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,28000,15250,28000"
pts [
"-6000,28000"
"15250,28000"
]
)
start &6
end &91
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "8000,26000,13800,27000"
st "tx_nsk_2 : (2:0)"
blo "8000,26800"
tm "WireNameMgr"
)
)
on &33
)
*136 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,37000,15250,37000"
pts [
"-6000,37000"
"15250,37000"
]
)
start &7
end &106
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "8000,34000,13800,35000"
st "tx_nsk_3 : (2:0)"
blo "8000,34800"
tm "WireNameMgr"
)
)
on &35
)
*137 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,46000,15250,46000"
pts [
"-6000,46000"
"15250,46000"
]
)
start &8
end &121
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "8000,45000,13800,46000"
st "tx_nsk_4 : (2:0)"
blo "8000,45800"
tm "WireNameMgr"
)
)
on &37
)
*138 (Wire
uid 200,0
shape (OrthoPolyLine
uid 201,0
va (VaSet
vasetType 3
)
xt "-6000,1000,-3000,1000"
pts [
"-6000,1000"
"-3000,1000"
]
)
start &10
end &11
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 203,0
va (VaSet
isHidden 1
)
xt "-4000,0,-2700,1000"
st "clk"
blo "-4000,800"
tm "WireNameMgr"
)
)
on &12
)
*139 (Wire
uid 215,0
shape (OrthoPolyLine
uid 216,0
va (VaSet
vasetType 3
)
xt "-6000,3000,-3000,3000"
pts [
"-6000,3000"
"-3000,3000"
]
)
start &13
end &14
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
isHidden 1
)
xt "-4000,2000,-1100,3000"
st "reset_n"
blo "-4000,2800"
tm "WireNameMgr"
)
)
on &15
)
*140 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,14000,54000,14000"
pts [
"54000,14000"
"40750,14000"
]
)
start &21
end &75
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
isHidden 1
)
xt "53000,13000,59000,14000"
st "rx_pos_1 : (7:0)"
blo "53000,13800"
tm "WireNameMgr"
)
)
on &38
)
*141 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,23000,54000,23000"
pts [
"54000,23000"
"40750,23000"
]
)
start &22
end &90
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
isHidden 1
)
xt "53000,22000,59000,23000"
st "rx_pos_2 : (7:0)"
blo "53000,22800"
tm "WireNameMgr"
)
)
on &40
)
*142 (Wire
uid 375,0
shape (OrthoPolyLine
uid 376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,32000,54000,32000"
pts [
"54000,32000"
"40750,32000"
]
)
start &23
end &105
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 380,0
va (VaSet
isHidden 1
)
xt "53000,31000,59000,32000"
st "rx_pos_3 : (7:0)"
blo "53000,31800"
tm "WireNameMgr"
)
)
on &42
)
*143 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,41000,54000,41000"
pts [
"54000,41000"
"40750,41000"
]
)
start &24
end &120
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
)
xt "53000,40000,59000,41000"
st "rx_pos_4 : (7:0)"
blo "53000,40800"
tm "WireNameMgr"
)
)
on &44
)
*144 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,15000,54000,15000"
pts [
"40750,15000"
"44000,15000"
"54000,15000"
]
)
start &77
end &25
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
)
xt "55750,15000,61650,16000"
st "tx_pos_1 : (7:0)"
blo "55750,15800"
tm "WireNameMgr"
)
)
on &39
)
*145 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,24000,54000,24000"
pts [
"40750,24000"
"54000,24000"
]
)
start &92
end &26
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
isHidden 1
)
xt "43000,23000,48900,24000"
st "tx_pos_2 : (7:0)"
blo "43000,23800"
tm "WireNameMgr"
)
)
on &41
)
*146 (Wire
uid 431,0
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,33000,54000,33000"
pts [
"40750,33000"
"54000,33000"
]
)
start &107
end &27
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
)
xt "43000,32000,48900,33000"
st "tx_pos_3 : (7:0)"
blo "43000,32800"
tm "WireNameMgr"
)
)
on &43
)
*147 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,42000,54000,42000"
pts [
"40750,42000"
"54000,42000"
]
)
start &122
end &28
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 450,0
va (VaSet
isHidden 1
)
xt "43000,41000,48900,42000"
st "tx_pos_4 : (7:0)"
blo "43000,41800"
tm "WireNameMgr"
)
)
on &45
)
*148 (Wire
uid 523,0
optionalChildren [
*149 (BdJunction
uid 1461,0
ps "OnConnectorStrategy"
shape (Circle
uid 1462,0
va (VaSet
vasetType 1
)
xt "7600,32600,8400,33400"
radius 400
)
)
*150 (BdJunction
uid 1467,0
ps "OnConnectorStrategy"
shape (Circle
uid 1468,0
va (VaSet
vasetType 1
)
xt "7600,23600,8400,24400"
radius 400
)
)
*151 (BdJunction
uid 1473,0
ps "OnConnectorStrategy"
shape (Circle
uid 1474,0
va (VaSet
vasetType 1
)
xt "7600,14600,8400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 524,0
va (VaSet
vasetType 3
)
xt "1000,12000,15250,42000"
pts [
"1000,12000"
"8000,12000"
"8000,42000"
"15250,42000"
]
)
start &16
end &123
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 530,0
va (VaSet
)
xt "2000,11000,5900,12000"
st "enp_1024k"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &46
)
*152 (Wire
uid 533,0
optionalChildren [
*153 (BdJunction
uid 1497,0
ps "OnConnectorStrategy"
shape (Circle
uid 1498,0
va (VaSet
vasetType 1
)
xt "6600,15600,7400,16400"
radius 400
)
)
*154 (BdJunction
uid 1503,0
ps "OnConnectorStrategy"
shape (Circle
uid 1504,0
va (VaSet
vasetType 1
)
xt "6600,24600,7400,25400"
radius 400
)
)
*155 (BdJunction
uid 1509,0
ps "OnConnectorStrategy"
shape (Circle
uid 1510,0
va (VaSet
vasetType 1
)
xt "6600,33600,7400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,13000,15250,43000"
pts [
"1000,13000"
"7000,13000"
"7000,43000"
"15250,43000"
]
)
start &16
end &116
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
)
xt "2000,12000,12100,13000"
st "cnt_96 : RANGE 0 TO 127"
blo "2000,12800"
tm "WireNameMgr"
)
)
on &29
)
*156 (Wire
uid 824,0
shape (OrthoPolyLine
uid 825,0
va (VaSet
vasetType 3
)
xt "51000,6000,54000,6000"
pts [
"54000,6000"
"51000,6000"
]
)
start &9
end &64
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
isHidden 1
)
xt "101000,5000,106700,6000"
st "sport_interrupt"
blo "101000,5800"
tm "WireNameMgr"
)
)
on &47
)
*157 (Wire
uid 1457,0
shape (OrthoPolyLine
uid 1458,0
va (VaSet
vasetType 3
)
xt "8000,33000,15250,33000"
pts [
"8000,33000"
"15250,33000"
]
)
start &149
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1460,0
va (VaSet
)
xt "9000,32000,12900,33000"
st "enp_1024k"
blo "9000,32800"
tm "WireNameMgr"
)
)
on &46
)
*158 (Wire
uid 1463,0
shape (OrthoPolyLine
uid 1464,0
va (VaSet
vasetType 3
)
xt "8000,24000,15250,24000"
pts [
"8000,24000"
"15250,24000"
]
)
start &150
end &93
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1466,0
va (VaSet
)
xt "9000,23000,12900,24000"
st "enp_1024k"
blo "9000,23800"
tm "WireNameMgr"
)
)
on &46
)
*159 (Wire
uid 1469,0
shape (OrthoPolyLine
uid 1470,0
va (VaSet
vasetType 3
)
xt "8000,15000,15250,15000"
pts [
"8000,15000"
"15250,15000"
]
)
start &151
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1472,0
va (VaSet
)
xt "9000,14000,12900,15000"
st "enp_1024k"
blo "9000,14800"
tm "WireNameMgr"
)
)
on &46
)
*160 (Wire
uid 1493,0
shape (OrthoPolyLine
uid 1494,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,16000,15250,16000"
pts [
"7000,16000"
"15250,16000"
]
)
start &153
end &71
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1496,0
va (VaSet
)
xt "9000,15000,11600,16000"
st "cnt_96"
blo "9000,15800"
tm "WireNameMgr"
)
)
on &29
)
*161 (Wire
uid 1499,0
shape (OrthoPolyLine
uid 1500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,25000,15250,25000"
pts [
"7000,25000"
"15250,25000"
]
)
start &154
end &86
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1502,0
va (VaSet
)
xt "9000,24000,11600,25000"
st "cnt_96"
blo "9000,24800"
tm "WireNameMgr"
)
)
on &29
)
*162 (Wire
uid 1505,0
shape (OrthoPolyLine
uid 1506,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,34000,15250,34000"
pts [
"7000,34000"
"15250,34000"
]
)
start &155
end &101
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "9000,33000,11600,34000"
st "cnt_96"
blo "9000,33800"
tm "WireNameMgr"
)
)
on &29
)
*163 (Wire
uid 1513,0
shape (OrthoPolyLine
uid 1514,0
va (VaSet
vasetType 3
)
xt "30000,20750,30000,21000"
pts [
"30000,21000"
"30000,20750"
]
)
end &72
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1518,0
ro 270
va (VaSet
isHidden 1
)
xt "29000,20700,30000,22000"
st "clk"
blo "29800,22000"
tm "WireNameMgr"
)
)
on &12
)
*164 (Wire
uid 1521,0
shape (OrthoPolyLine
uid 1522,0
va (VaSet
vasetType 3
)
xt "31000,20750,31000,21000"
pts [
"31000,21000"
"31000,20750"
]
)
end &73
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1526,0
ro 270
va (VaSet
isHidden 1
)
xt "30000,19100,31000,22000"
st "reset_n"
blo "30800,22000"
tm "WireNameMgr"
)
)
on &15
)
*165 (Wire
uid 1529,0
shape (OrthoPolyLine
uid 1530,0
va (VaSet
vasetType 3
)
xt "30000,29750,30000,30000"
pts [
"30000,29750"
"30000,30000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
ro 270
va (VaSet
isHidden 1
)
xt "31000,32150,32000,33450"
st "clk"
blo "31800,33450"
tm "WireNameMgr"
)
)
on &12
)
*166 (Wire
uid 1537,0
shape (OrthoPolyLine
uid 1538,0
va (VaSet
vasetType 3
)
xt "31000,29750,31000,30000"
pts [
"31000,29750"
"31000,30000"
]
)
start &88
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1542,0
ro 270
va (VaSet
isHidden 1
)
xt "30000,32150,31000,35050"
st "reset_n"
blo "30800,35050"
tm "WireNameMgr"
)
)
on &15
)
*167 (Wire
uid 1545,0
shape (OrthoPolyLine
uid 1546,0
va (VaSet
vasetType 3
)
xt "30000,38750,30000,39000"
pts [
"30000,38750"
"30000,39000"
]
)
start &102
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1550,0
ro 270
va (VaSet
isHidden 1
)
xt "31000,40150,32000,41450"
st "clk"
blo "31800,41450"
tm "WireNameMgr"
)
)
on &12
)
*168 (Wire
uid 1553,0
shape (OrthoPolyLine
uid 1554,0
va (VaSet
vasetType 3
)
xt "31000,38750,31000,39000"
pts [
"31000,38750"
"31000,39000"
]
)
start &103
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1558,0
ro 270
va (VaSet
isHidden 1
)
xt "30000,40100,31000,43000"
st "reset_n"
blo "30800,43000"
tm "WireNameMgr"
)
)
on &15
)
*169 (Wire
uid 1561,0
shape (OrthoPolyLine
uid 1562,0
va (VaSet
vasetType 3
)
xt "30000,47750,30000,48000"
pts [
"30000,47750"
"30000,48000"
]
)
start &117
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1566,0
ro 270
va (VaSet
isHidden 1
)
xt "29000,50150,30000,51450"
st "clk"
blo "29800,51450"
tm "WireNameMgr"
)
)
on &12
)
*170 (Wire
uid 1569,0
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
)
xt "31000,47750,31000,48000"
pts [
"31000,47750"
"31000,48000"
]
)
start &118
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1574,0
ro 270
va (VaSet
isHidden 1
)
xt "30000,50150,31000,53050"
st "reset_n"
blo "30800,53050"
tm "WireNameMgr"
)
)
on &15
)
*171 (Wire
uid 2737,0
shape (OrthoPolyLine
uid 2738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,18000,54000,18000"
pts [
"54000,18000"
"40750,18000"
]
)
start &48
end &79
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2742,0
va (VaSet
isHidden 1
)
xt "53000,17000,58400,18000"
st "control_nsk_1"
blo "53000,17800"
tm "WireNameMgr"
)
)
on &49
)
*172 (Wire
uid 2751,0
shape (OrthoPolyLine
uid 2752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,27000,54000,27000"
pts [
"54000,27000"
"40750,27000"
]
)
start &50
end &94
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2756,0
va (VaSet
isHidden 1
)
xt "53000,26000,58400,27000"
st "control_nsk_2"
blo "53000,26800"
tm "WireNameMgr"
)
)
on &51
)
*173 (Wire
uid 2765,0
shape (OrthoPolyLine
uid 2766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,36000,54000,36000"
pts [
"54000,36000"
"40750,36000"
]
)
start &52
end &109
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2770,0
va (VaSet
isHidden 1
)
xt "53000,35000,58400,36000"
st "control_nsk_3"
blo "53000,35800"
tm "WireNameMgr"
)
)
on &53
)
*174 (Wire
uid 2779,0
shape (OrthoPolyLine
uid 2780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,45000,54000,45000"
pts [
"54000,45000"
"40750,45000"
]
)
start &54
end &124
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2784,0
va (VaSet
isHidden 1
)
xt "53000,44000,58400,45000"
st "control_nsk_4"
blo "53000,44800"
tm "WireNameMgr"
)
)
on &55
)
*175 (Wire
uid 2793,0
shape (OrthoPolyLine
uid 2794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,19000,54000,19000"
pts [
"40750,19000"
"54000,19000"
]
)
start &80
end &56
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2798,0
va (VaSet
isHidden 1
)
xt "43000,18000,48100,19000"
st "status_nsk_1"
blo "43000,18800"
tm "WireNameMgr"
)
)
on &57
)
*176 (Wire
uid 2807,0
shape (OrthoPolyLine
uid 2808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,28000,54000,28000"
pts [
"40750,28000"
"54000,28000"
]
)
start &95
end &58
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2812,0
va (VaSet
isHidden 1
)
xt "43000,27000,48100,28000"
st "status_nsk_2"
blo "43000,27800"
tm "WireNameMgr"
)
)
on &59
)
*177 (Wire
uid 2821,0
shape (OrthoPolyLine
uid 2822,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,37000,54000,37000"
pts [
"40750,37000"
"54000,37000"
]
)
start &110
end &60
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2826,0
va (VaSet
isHidden 1
)
xt "43000,36000,48100,37000"
st "status_nsk_3"
blo "43000,36800"
tm "WireNameMgr"
)
)
on &61
)
*178 (Wire
uid 2835,0
shape (OrthoPolyLine
uid 2836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,46000,54000,46000"
pts [
"40750,46000"
"54000,46000"
]
)
start &125
end &62
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2840,0
va (VaSet
isHidden 1
)
xt "43000,45000,48100,46000"
st "status_nsk_4"
blo "43000,45800"
tm "WireNameMgr"
)
)
on &63
)
*179 (Wire
uid 3091,0
optionalChildren [
*180 (BdJunction
uid 3101,0
ps "OnConnectorStrategy"
shape (Circle
uid 3102,0
va (VaSet
vasetType 1
)
xt "47600,33600,48400,34400"
radius 400
)
)
*181 (BdJunction
uid 3107,0
ps "OnConnectorStrategy"
shape (Circle
uid 3108,0
va (VaSet
vasetType 1
)
xt "47600,24600,48400,25400"
radius 400
)
)
*182 (BdJunction
uid 3113,0
ps "OnConnectorStrategy"
shape (Circle
uid 3114,0
va (VaSet
vasetType 1
)
xt "47600,15600,48400,16400"
radius 400
)
)
*183 (BdJunction
uid 3121,0
ps "OnConnectorStrategy"
shape (Circle
uid 3122,0
va (VaSet
vasetType 1
)
xt "47600,9600,48400,10400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3092,0
va (VaSet
vasetType 3
)
xt "40750,8000,48000,43000"
pts [
"48000,8000"
"48000,43000"
"40750,43000"
]
)
start &64
end &126
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3096,0
ro 270
va (VaSet
)
xt "47000,9600,48000,13300"
st "enp_sport"
blo "47800,13300"
tm "WireNameMgr"
)
)
on &69
)
*184 (Wire
uid 3097,0
shape (OrthoPolyLine
uid 3098,0
va (VaSet
vasetType 3
)
xt "40750,34000,48000,34000"
pts [
"48000,34000"
"40750,34000"
]
)
start &180
end &111
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3100,0
va (VaSet
isHidden 1
)
xt "42750,33000,46450,34000"
st "enp_sport"
blo "42750,33800"
tm "WireNameMgr"
)
)
on &69
)
*185 (Wire
uid 3103,0
shape (OrthoPolyLine
uid 3104,0
va (VaSet
vasetType 3
)
xt "40750,25000,48000,25000"
pts [
"48000,25000"
"40750,25000"
]
)
start &181
end &96
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3106,0
va (VaSet
isHidden 1
)
xt "42750,24000,46450,25000"
st "enp_sport"
blo "42750,24800"
tm "WireNameMgr"
)
)
on &69
)
*186 (Wire
uid 3109,0
shape (OrthoPolyLine
uid 3110,0
va (VaSet
vasetType 3
)
xt "40750,16000,48000,16000"
pts [
"48000,16000"
"40750,16000"
]
)
start &182
end &81
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3112,0
va (VaSet
isHidden 1
)
xt "42750,15000,46450,16000"
st "enp_sport"
blo "42750,15800"
tm "WireNameMgr"
)
)
on &69
)
*187 (Wire
uid 3115,0
shape (OrthoPolyLine
uid 3116,0
va (VaSet
vasetType 3
)
xt "1000,10000,48000,10000"
pts [
"48000,10000"
"1000,10000"
]
)
start &183
end &16
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3120,0
va (VaSet
)
xt "2000,9000,5700,10000"
st "enp_sport"
blo "2000,9800"
tm "WireNameMgr"
)
)
on &69
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *188 (PackageList
uid 254,0
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
uid 255,0
va (VaSet
font "arial,8,1"
)
xt "8000,0,13400,1000"
st "Package List"
blo "8000,800"
)
*190 (MLText
uid 256,0
va (VaSet
)
xt "8000,1000,20400,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_unsigned.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 257,0
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
uid 258,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*192 (Text
uid 259,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*193 (MLText
uid 260,0
va (VaSet
isHidden 1
)
xt "20000,2000,27100,3000"
st "`timescale 1ns/1ps"
tm "BdCompilerDirectivesTextMgr"
)
*194 (Text
uid 261,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,3000,30100,4000"
st "Post-module directives:"
blo "20000,3800"
)
*195 (MLText
uid 262,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*196 (Text
uid 263,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,29900,5000"
st "End-module directives:"
blo "20000,4800"
)
*197 (MLText
uid 264,0
va (VaSet
isHidden 1
)
xt "20000,5000,20000,5000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1277,1000"
viewArea "-13410,-1214,64841,50301"
cachedDiagramExtent "-12300,0,106700,53050"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\CH-F-BAPRN00001\\P1197,winspool,"
fileName "CH-P-BAP1197"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
useAdjustTo 0
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-82000,0"
lastUid 3514,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*199 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*200 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
gi *201 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*203 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*204 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
)
*206 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
)
*207 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*209 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*210 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*212 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*213 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*215 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*217 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*219 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "16000,0,21400,1000"
st "Declarations"
blo "16000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "16000,1000,18700,2000"
st "Ports:"
blo "16000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "16000,0,19800,1000"
st "Pre User:"
blo "16000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,0,16000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "16000,1000,23100,2000"
st "Diagram Signals:"
blo "16000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "16000,0,20700,1000"
st "Post User:"
blo "16000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,0,16000,0"
tm "BdDeclarativeTextMgr"
)
)
)
