--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab10_demo.twx lab10_demo.ncd -o lab10_demo.twr
lab10_demo.pcf -ucf constraints.ucf

Design file:              lab10_demo.ncd
Physical constraint file: lab10_demo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3202 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.581ns.
--------------------------------------------------------------------------------

Paths for end point uart_print/state_reg_2 (SLICE_X18Y27.SR), 233 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          uart_print/state_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.525ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.416 - 0.437)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_0 to uart_print/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X14Y41.A2      net (fanout=3)        0.630   btn_debounce_uart/q_reg<0>
    SLICE_X14Y41.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/q_reg<0>_rt
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y42.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.442   uart_print/state_reg<3>
                                                       uart_print/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.525ns (2.419ns logic, 4.106ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_5 (FF)
  Destination:          uart_print/state_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.416 - 0.444)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_5 to uart_print/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_5
    SLICE_X14Y42.B1      net (fanout=3)        0.637   btn_debounce_uart/q_reg<5>
    SLICE_X14Y42.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_lut<5>_INV_0
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.442   uart_print/state_reg<3>
                                                       uart_print/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (2.344ns logic, 4.110ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_4 (FF)
  Destination:          uart_print/state_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.416 - 0.444)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_4 to uart_print/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_4
    SLICE_X14Y42.A2      net (fanout=3)        0.608   btn_debounce_uart/q_reg<4>
    SLICE_X14Y42.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_lut<4>_INV_0
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.442   uart_print/state_reg<3>
                                                       uart_print/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (2.343ns logic, 4.081ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/state_reg_3 (SLICE_X18Y27.SR), 233 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          uart_print/state_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.514ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.416 - 0.437)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_0 to uart_print/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X14Y41.A2      net (fanout=3)        0.630   btn_debounce_uart/q_reg<0>
    SLICE_X14Y41.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/q_reg<0>_rt
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y42.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.431   uart_print/state_reg<3>
                                                       uart_print/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (2.408ns logic, 4.106ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_5 (FF)
  Destination:          uart_print/state_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.416 - 0.444)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_5 to uart_print/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_5
    SLICE_X14Y42.B1      net (fanout=3)        0.637   btn_debounce_uart/q_reg<5>
    SLICE_X14Y42.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_lut<5>_INV_0
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.431   uart_print/state_reg<3>
                                                       uart_print/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (2.333ns logic, 4.110ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_4 (FF)
  Destination:          uart_print/state_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.416 - 0.444)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_4 to uart_print/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_4
    SLICE_X14Y42.A2      net (fanout=3)        0.608   btn_debounce_uart/q_reg<4>
    SLICE_X14Y42.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_lut<4>_INV_0
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.431   uart_print/state_reg<3>
                                                       uart_print/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.332ns logic, 4.081ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/state_reg_1 (SLICE_X18Y27.SR), 233 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.508ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.416 - 0.437)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_0 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X14Y41.A2      net (fanout=3)        0.630   btn_debounce_uart/q_reg<0>
    SLICE_X14Y41.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/q_reg<0>_rt
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y42.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.425   uart_print/state_reg<3>
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (2.402ns logic, 4.106ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_5 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.437ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.416 - 0.444)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_5 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.BQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_5
    SLICE_X14Y42.B1      net (fanout=3)        0.637   btn_debounce_uart/q_reg<5>
    SLICE_X14Y42.COUT    Topcyb                0.380   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_lut<5>_INV_0
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.425   uart_print/state_reg<3>
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (2.327ns logic, 4.110ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_4 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.407ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.416 - 0.444)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_4 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.391   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_4
    SLICE_X14Y42.A2      net (fanout=3)        0.608   btn_debounce_uart/q_reg<4>
    SLICE_X14Y42.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_lut<4>_INV_0
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y45.AMUX    Tcina                 0.202   btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_30_o_GND_30_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X17Y42.C2      net (fanout=2)        1.059   btn_debounce_uart/GND_30_o_GND_30_o_sub_5_OUT<16>
    SLICE_X17Y42.C       Tilo                  0.259   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>31
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A4      net (fanout=1)        0.434   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>32
    SLICE_X17Y43.A       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>34
    SLICE_X17Y43.B5      net (fanout=2)        0.366   btn_debounce_uart/q_next[20]_GND_30_o_equal_6_o<20>3
    SLICE_X17Y43.B       Tilo                  0.259   select_debounced
                                                       btn_debounce_uart/Mmux_db_tick11
    SLICE_X18Y27.SR      net (fanout=1)        1.605   select_debounced
    SLICE_X18Y27.CLK     Tsrck                 0.425   uart_print/state_reg<3>
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.407ns (2.326ns logic, 4.081ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_12 (SLICE_X16Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_12 (FF)
  Destination:          btn_debounce_uart/q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_12 to btn_debounce_uart/q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.200   btn_debounce_uart/q_reg<15>
                                                       btn_debounce_uart/q_reg_12
    SLICE_X16Y44.A6      net (fanout=3)        0.023   btn_debounce_uart/q_reg<12>
    SLICE_X16Y44.CLK     Tah         (-Th)    -0.190   btn_debounce_uart/q_reg<15>
                                                       btn_debounce_uart/Mmux_q_next41
                                                       btn_debounce_uart/q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_16 (SLICE_X17Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_16 (FF)
  Destination:          btn_debounce_uart/q_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_16 to btn_debounce_uart/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.AQ      Tcko                  0.198   btn_debounce_uart/q_reg<19>
                                                       btn_debounce_uart/q_reg_16
    SLICE_X17Y44.A6      net (fanout=3)        0.022   btn_debounce_uart/q_reg<16>
    SLICE_X17Y44.CLK     Tah         (-Th)    -0.215   btn_debounce_uart/q_reg<19>
                                                       btn_debounce_uart/Mmux_q_next81
                                                       btn_debounce_uart/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_3 (SLICE_X17Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_3 (FF)
  Destination:          btn_debounce_uart/q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_3 to btn_debounce_uart/q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.DQ      Tcko                  0.198   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_3
    SLICE_X17Y41.D6      net (fanout=3)        0.023   btn_debounce_uart/q_reg<3>
    SLICE_X17Y41.CLK     Tah         (-Th)    -0.215   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/Mmux_q_next151
                                                       btn_debounce_uart/q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mclk_BUFGP/BUFG/I0
  Logical resource: mclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: mclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uart_print/Imp_UART_tx_chr/bitTmr<3>/CLK
  Logical resource: uart_print/Imp_UART_tx_chr/bitTmr_0/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uart_print/Imp_UART_tx_chr/bitTmr<3>/CLK
  Logical resource: uart_print/Imp_UART_tx_chr/bitTmr_1/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    6.581|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3202 paths, 0 nets, and 554 connections

Design statistics:
   Minimum period:   6.581ns{1}   (Maximum frequency: 151.953MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 12 15:07:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



