# Introduction to Verilog RTL Design & Synthesis ⌨️


### Working of a Simulator:
1. The simulator looks for the changes in the input signals
2. Upon a change to the input, the output is evaluated.
3. The simulator is looking for a change in the values of the input. 
