Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Mon Apr 19 17:32:54 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file ./report/myproject_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.569        0.000                      0                71341        0.066        0.000                      0                71341        1.958        0.000                       0                 34268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.569        0.000                      0                71341        0.066        0.000                      0                71341        1.958        0.000                       0                 34268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom_U/q0_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 2.595ns (75.855%)  route 0.826ns (24.145%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34605, unset)        0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom_U/q0_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[15])
                                                      0.876     0.876 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom_U/q0_reg_5/DOUTADOUT[15]
                         net (fo=11, unplaced)        0.338     1.214    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/B[10]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[10]_B2_DATA[10])
                                                      0.151     1.365 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_A_B_DATA_INST/B2_DATA[10]
                         net (fo=1, unplaced)         0.000     1.365    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_A_B_DATA.B2_DATA<10>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[10]_B2B1[10])
                                                      0.073     1.438 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_PREADD_DATA_INST/B2B1[10]
                         net (fo=1, unplaced)         0.000     1.438    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_PREADD_DATA.B2B1<10>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[10]_V[23])
                                                      0.609     2.047 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, unplaced)         0.000     2.047    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_MULTIPLIER.V<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[23]_V_DATA[23])
                                                      0.046     2.093 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, unplaced)         0.000     2.093    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_M_DATA.V_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[23]_ALU_OUT[23])
                                                      0.571     2.664 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.664    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     2.773 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/myproject_mul_mul_16s_8s_24_1_1_U36/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p/DSP_OUTPUT_INST/P[23]
                         net (fo=4, unplaced)         0.257     3.030    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/sext_ln708_fu_1639_p1[13]
                         LUT1 (Prop_LUT1_I0_O)        0.068     3.098 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075[15]_i_2/O
                         net (fo=1, unplaced)         0.205     3.303    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.092     3.395 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     3.421    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_fu_1643_p2[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=34605, unset)        0.000     5.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075_reg[15]/C
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         FDRE (Setup_FDRE_C_D)        0.025     4.990    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_27_reg_2075_reg[15]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  1.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/acc_0_V_reg_2006_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.037ns (33.333%)  route 0.074ns (66.667%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34605, unset)        0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/acc_0_V_reg_2006_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.037 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_16u_config11_U0/acc_0_V_reg_2006_reg[13]/Q
                         net (fo=1, unplaced)         0.074     0.111    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/in[13]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34605, unset)        0.000     0.000    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/CLK
                         clock pessimism              0.000     0.000    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.045     0.045    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKARDCLK



