
---------- Begin Simulation Statistics ----------
final_tick                               120508117771000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792456                       # Number of bytes of host memory used
host_op_rate                                    79344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   202.44                       # Real time elapsed on the host
host_tick_rate                               13226813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002678                       # Number of seconds simulated
sim_ticks                                  2677694750                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       634996                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20510                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       872408                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       503055                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       634996                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       131941                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          955936                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41060                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2963                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14102974                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7125606                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20533                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1285419                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1257413                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5177105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.102648                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.138479                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       918301     17.74%     17.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1875718     36.23%     53.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       424747      8.20%     62.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       194162      3.75%     65.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       158296      3.06%     68.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       134459      2.60%     71.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       135814      2.62%     74.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50189      0.97%     75.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1285419     24.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5177105                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.535537                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.535537                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2429777                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17674557                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           563002                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1570338                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20763                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        761816                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3685604                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    63                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407645                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    69                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              955936                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            853185                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4457039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10974305                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41526                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.178500                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       867732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       544115                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.049215                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5345701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.352202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2526855     47.27%     47.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138689      2.59%     49.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           107309      2.01%     51.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148424      2.78%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181569      3.40%     58.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           339223      6.35%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           168871      3.16%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192417      3.60%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1542344     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5345701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2767736                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378164                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34677                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           790229                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.138506                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5087629                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407645                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          152934                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3713267                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          458                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423751                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17320195                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3679984                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33561                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16807857                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            181                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         47082                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20763                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         47300                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          172                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383738                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       117713                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        30189                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29720                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27006699                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16790437                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498399                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13460118                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.135253                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16797494                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29031780                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13110874                       # number of integer regfile writes
system.switch_cpus.ipc                       1.867285                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.867285                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100224      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10440589     61.99%     62.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88231      0.52%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35155      0.21%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343208      2.04%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129504      0.77%     66.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163007      0.97%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63001      0.37%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142425      0.85%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           49      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180466      1.07%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23612      0.14%     69.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13172      0.08%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3404650     20.22%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408956      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283716      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          469      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16841420                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1601251                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3178964                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560044                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1914416                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              201666                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011974                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          120747     59.87%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             91      0.05%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3444      1.71%     61.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            21      0.01%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3017      1.50%     63.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10034      4.98%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56512     28.02%     96.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           464      0.23%     96.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7336      3.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15341611                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36128853                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15230393                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16663434                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17320180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16841420                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1257390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77612                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1785667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5345701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.150461                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.266727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       802133     15.01%     15.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       621950     11.63%     26.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       880970     16.48%     43.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       835868     15.64%     58.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       724547     13.55%     72.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       613607     11.48%     83.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       349321      6.53%     90.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       250663      4.69%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       266642      4.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5345701                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.144773                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              853209                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    41                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       397079                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       336294                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3713267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6741037                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5355369                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          244918                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141952                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           863574                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         568147                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2481                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      55020808                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17556603                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22530187                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2020372                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1252230                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20763                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2196069                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1777869                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3040177                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30057857                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4000501                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21211835                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34809609                       # The number of ROB writes
system.switch_cpus.timesIdled                     140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1761                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          974                       # Transaction distribution
system.membus.trans_dist::CleanEvict              652                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2670                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2670                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       316288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       316288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  316288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3968                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10676000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21033500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2677694750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          261                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           391                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2835968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2877696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2793                       # Total snoops (count)
system.tol2bus.snoopTraffic                     62336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061722                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26770     93.83%     93.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1761      6.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44383000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38011500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            583500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          253                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21517                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21770                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          253                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21517                       # number of overall hits
system.l2.overall_hits::total                   21770                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          136                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3824                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          136                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3824                       # number of overall misses
system.l2.overall_misses::total                  3968                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    297755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        309112000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11356500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    297755500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       309112000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.349614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.150902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154169                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.349614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.150902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154169                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83503.676471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77864.932008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77901.209677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83503.676471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77864.932008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77901.209677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 974                       # number of writebacks
system.l2.writebacks::total                       974                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3960                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    259515500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    269512000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    259515500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    269512000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.349614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.150902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.153858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.349614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.150902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153858                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73503.676471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67864.932008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68058.585859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73503.676471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67864.932008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68058.585859                       # average overall mshr miss latency
system.l2.replacements                           2793                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18965                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18965                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          261                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              261                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          261                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          594                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           594                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2670                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    198954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.138859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.138903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74542.712626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74514.794007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    172264500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    172264500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.138859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.138851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64542.712626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64542.712626                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          253                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                253                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11356500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11356500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.349614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.352941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83503.676471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82293.478261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.349614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.347826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73503.676471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73503.676471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     98801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     98801000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.188725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85541.991342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85173.275862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     87251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     87251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.188725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75541.991342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75541.991342                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2053.428666                       # Cycle average of tags in use
system.l2.tags.total_refs                        7884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.822771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     127.202611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.147595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    79.799697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1840.278772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.449287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.501325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1994                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.549316                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    105687                       # Number of tag accesses
system.l2.tags.data_accesses                   105687                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       244736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             253952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        62336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          974                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             47802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            143407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3250557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     91398021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94839787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3250557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3298360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23279726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23279726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23279726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           143407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3250557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     91398021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            118119513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548865750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           52                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           52                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                883                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        974                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     39565750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               109128250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10664.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29414.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2650                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     780                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3960                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  974                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.796036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.255748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.260254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          408     33.69%     33.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          394     32.54%     66.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153     12.63%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          113      9.33%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      1.98%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      2.31%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.98%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.24%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           52                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.288462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.239028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.329397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            51     98.08%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            52                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           52                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.942308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.933955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.539188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      5.77%      5.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     88.46%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      5.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            52                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 237440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  253440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        88.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2677330000                       # Total gap between requests
system.mem_ctrls.avgGap                     542628.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       228736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3250557.219040744007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 85422731.623908966780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22299778.568860396743                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          974                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4393000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    104735250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58185446000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32301.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27388.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59738650.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5276460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     210821520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        210791130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        850574880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1280988300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.392207                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2209661750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    378842750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6390300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3388935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21212940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4823280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210821520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        778806960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        372370080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1397814015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.021420                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    960415000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1628089500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2677684500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       852754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           852767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       852754                       # number of overall hits
system.cpu.icache.overall_hits::total          852767                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          431                       # number of overall misses
system.cpu.icache.overall_misses::total           433                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16455500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16455500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16455500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16455500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       853185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       853200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       853185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       853200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38179.814385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38003.464203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38179.814385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38003.464203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          261                       # number of writebacks
system.cpu.icache.writebacks::total               261                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14619500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14619500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000456                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37582.262211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37582.262211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37582.262211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37582.262211                       # average overall mshr miss latency
system.cpu.icache.replacements                    261                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       852754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          852767                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16455500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16455500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       853185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       853200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38179.814385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38003.464203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14619500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14619500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37582.262211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37582.262211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               261                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            160.084291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1706791                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1706791                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4668894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4668896                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4668894                       # number of overall hits
system.cpu.dcache.overall_hits::total         4668896                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26441                       # number of overall misses
system.cpu.dcache.overall_misses::total         26447                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    611323997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    611323997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    611323997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    611323997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4695335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4695343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4695335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4695343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005633                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005633                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23120.305473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23115.060196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23120.305473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23115.060196                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3674                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.495238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18965                       # number of writebacks
system.cpu.dcache.writebacks::total             18965                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25341                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    563018497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    563018497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    563018497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    563018497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22217.690580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22217.690580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22217.690580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22217.690580                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3294584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3294585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    190488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    190488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3301804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3301810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26383.448753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26365.190311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    161404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    161404000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26373.202614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26373.202614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    420835497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    420835497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21894.568285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21893.429248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    401614497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    401614497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20894.568285                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20894.568285                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508117771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022138                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2242549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.198701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9416033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9416033                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120515810743000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793508                       # Number of bytes of host memory used
host_op_rate                                   106703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   601.00                       # Real time elapsed on the host
host_tick_rate                               12800369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007693                       # Number of seconds simulated
sim_ticks                                  7692972000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12088                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1818524                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        53988                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2565871                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1482632                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1818524                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       335892                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2797801                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          114864                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4788                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42268971                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21349863                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        53988                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3787836                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3515220                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14917556                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.222071                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.129211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2183189     14.64%     14.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5635096     37.77%     52.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1179876      7.91%     60.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       586619      3.93%     64.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       437834      2.94%     67.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       521343      3.49%     70.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       450356      3.02%     73.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       135407      0.91%     74.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3787836     25.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14917556                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.512865                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.512865                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6794367                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52535906                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1629516                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4519181                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          54606                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2386741                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11076980                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    86                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4234442                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   166                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2797801                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2526410                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12775930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32689546                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          109212                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.181841                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2553875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1597496                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.124637                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15384411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.457656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7008029     45.55%     45.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           399713      2.60%     48.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           326396      2.12%     50.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           442604      2.88%     53.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           550776      3.58%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1020514      6.63%     63.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           503430      3.27%     66.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           576159      3.75%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4556790     29.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15384411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8165897                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4066956                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        94746                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2325032                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.259011                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15295231                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4234442                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          429810                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11149432                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4274745                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51580656                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11060789                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        83827                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50142955                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         28054                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          54606                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         28904                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          553                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1195045                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       314680                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        73403                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        81443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80842236                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50097001                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497384                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40209616                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.256024                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50116190                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86963265                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39164090                       # number of integer regfile writes
system.switch_cpus.ipc                       1.949832                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.949832                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298054      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31071276     61.86%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       256914      0.51%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       102636      0.20%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1019193      2.03%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383081      0.76%     66.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475482      0.95%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190501      0.38%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       414466      0.83%     68.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          148      0.00%     68.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       524163      1.04%     69.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68637      0.14%     69.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38153      0.08%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10251861     20.41%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4237061      8.44%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       830437      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1236      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50226787                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4716629                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9363227                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596739                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5618116                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              591584                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011778                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          350888     59.31%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            175      0.03%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9878      1.67%     61.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            50      0.01%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        10590      1.79%     62.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29987      5.07%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         168690     28.51%     96.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1234      0.21%     96.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        20090      3.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45803688                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107298890                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45500262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49478435                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51580635                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50226787                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           21                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3515176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       232553                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5050871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15384411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.264785                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.231676                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1947125     12.66%     12.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1743678     11.33%     23.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2543134     16.53%     40.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2559543     16.64%     57.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2155659     14.01%     71.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1828909     11.89%     83.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1062653      6.91%     89.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       774567      5.03%     95.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       769143      5.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15384411                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.264459                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2526410                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       882100                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       663016                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11149432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4274745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20149404                       # number of misc regfile reads
system.switch_cpus.numCycles                 15385944                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          532902                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         366395                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2616780                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1113229                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8560                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164210543                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52221231                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67129457                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5887916                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3958954                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          54606                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6292205                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4975492                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8943795                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89762359                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            2                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13122854                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62710369                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103629650                       # The number of ROB writes
system.switch_cpus.timesIdled                     190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4915                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4915                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3848                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1955                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4077                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       648512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       648512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  648512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6285                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29640000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33375750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7692972000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          662                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18503                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9105472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9190400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8949                       # Total snoops (count)
system.tol2bus.snoopTraffic                    246272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89253                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.228115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84338     94.49%     94.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4915      5.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89253                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143598500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119458500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            998498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          648                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        73371                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74019                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          648                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        73371                       # number of overall hits
system.l2.overall_hits::total                   74019                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6268                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6285                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6268                       # number of overall misses
system.l2.overall_misses::total                  6285                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    481368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        482800500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1432000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    481368500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       482800500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80304                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80304                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.025564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.078705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078265                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.025564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.078705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078265                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84235.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76797.782387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76817.899761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84235.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76797.782387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76817.899761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3848                       # number of writebacks
system.l2.writebacks::total                      3848                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    418688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    419950500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    418688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    419950500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.025564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.078705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078265                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.025564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.078705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078265                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74235.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66797.782387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66817.899761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74235.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66797.782387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66817.899761                       # average overall mshr miss latency
system.l2.replacements                           8949                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              662                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          662                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          662                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        57059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57059                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4077                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    298975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     298975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.066687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.066687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73332.106941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73332.106941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    258205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    258205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.066687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.066687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63332.106941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63332.106941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1432000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1432000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.025564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.025564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74235.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74235.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    182393500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182393500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.118413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83246.691009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83246.691009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    160483500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    160483500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.118413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73246.691009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73246.691009                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2557.573816                       # Cycle average of tags in use
system.l2.tags.total_refs                      200680                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11667                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.200651                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     256.433609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.190865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    79.304348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2218.644995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.062606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.541661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.624408                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.663574                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    330627                       # Number of tag accesses
system.l2.tags.data_accesses                   330627                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7692972000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       401152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             402240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       246272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          246272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       141428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     52145257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52286685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       141428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           141428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32012595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32012595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32012595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       141428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     52145257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             84299280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000771211250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          208                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          208                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3848                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    785                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   121                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66363000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               169488000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12066.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30816.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3618                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.892456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.752966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.038239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          791     31.74%     31.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          796     31.94%     63.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          408     16.37%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          203      8.15%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          101      4.05%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      2.61%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      1.65%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.77%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.399038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.194848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.242876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              23     11.06%     11.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             42     20.19%     31.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            62     29.81%     61.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            32     15.38%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             7      3.37%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            14      6.73%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      5.77%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      2.88%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      0.48%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.48%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      1.92%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.96%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           208                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.850962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.834684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23     11.06%     11.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              175     84.13%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      3.37%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.96%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           208                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 352000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  237632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  402240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               246272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7684106000                       # Total gap between requests
system.mem_ctrls.avgGap                     758324.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       350912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       237632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 141427.786296375445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 45614620.721354499459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30889492.383437763900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       552500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    168935500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 180802231500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26952.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46986026.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1549380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               823515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2613240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             522000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     607264320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        297518340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2703559680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3613850475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.759993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7025677000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    256880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    410415000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16229220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8633625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            36656760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18859860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     607264320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1862843220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1385391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3935878365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.620004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3580647750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    256880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3855444250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10370656500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3378464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3378477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3378464                       # number of overall hits
system.cpu.icache.overall_hits::total         3378477                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1131                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1131                       # number of overall misses
system.cpu.icache.overall_misses::total          1133                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26819500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26819500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26819500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26819500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3379595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3379610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3379595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3379610                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23713.085765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23671.226831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23713.085765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23671.226831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          923                       # number of writebacks
system.cpu.icache.writebacks::total               923                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23902500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23902500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22677.893738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22677.893738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22677.893738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22677.893738                       # average overall mshr miss latency
system.cpu.icache.replacements                    923                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3378464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3378477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1131                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1133                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26819500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26819500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3379595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3379610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23713.085765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23671.226831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22677.893738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22677.893738                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3379533                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1056                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3200.315341                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6760276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6760276                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18669733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18669735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18669733                       # number of overall hits
system.cpu.dcache.overall_hits::total        18669735                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108819                       # number of overall misses
system.cpu.dcache.overall_misses::total        108825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2118154494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2118154494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2118154494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2118154494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18778552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18778560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18778552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18778560                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005795                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19464.932539                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19463.859352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19464.932539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19463.859352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14098                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               862                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.354988                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81599                       # number of writebacks
system.cpu.dcache.writebacks::total             81599                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3839                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104980                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1938489494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1938489494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1938489494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1938489494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18465.321909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18465.321909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18465.321909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18465.321909                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13155186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13155187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    646294500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    646294500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13183648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13183654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22707.276368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22703.288018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    546986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    546986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22214.453966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22214.453966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514547                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1471859994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1471859994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18316.512488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18316.284552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1391502994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1391502994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17316.512488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17316.512488                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120515810743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.087502                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18774721                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.830711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.087221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37662106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37662106                       # Number of data accesses

---------- End Simulation Statistics   ----------
