<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/modules/java.desktop/lib/Awt2dLibraries.gmk.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="aarch64_ad.m4.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 3690 //         the control of the AD file.  Doubles can be sorted and packed to
 3691 //         avoid holes.  Holes in the outgoing arguments may be nessecary for
 3692 //         varargs C calling conventions.
 3693 // Note 3: Region 0-3 is even aligned, with pad2 as needed.  Region 3-5 is
 3694 //         even aligned with pad0 as needed.
 3695 //         Region 6 is even aligned.  Region 6-7 is NOT even aligned;
 3696 //           (the latter is true on Intel but is it false on AArch64?)
 3697 //         region 6-11 is even aligned; it may be padded out more so that
 3698 //         the region from SP to FP meets the minimum stack alignment.
 3699 // Note 4: For I2C adapters, the incoming FP may not meet the minimum stack
 3700 //         alignment.  Region 11, pad1, may be dynamically extended so that
 3701 //         SP meets the minimum alignment.
 3702 
 3703 frame %{
 3704   // What direction does stack grow in (assumed to be same for C &amp; Java)
 3705   stack_direction(TOWARDS_LOW);
 3706 
 3707   // These three registers define part of the calling convention
 3708   // between compiled code and the interpreter.
 3709 
<span class="line-modified"> 3710   // Inline Cache Register or methodOop for I2C.</span>
 3711   inline_cache_reg(R12);
 3712 
 3713   // Method Oop Register when calling interpreter.
 3714   interpreter_method_oop_reg(R12);
 3715 
 3716   // Number of stack slots consumed by locking an object
 3717   sync_stack_slots(2);
 3718 
 3719   // Compiled code&#39;s Frame Pointer
 3720   frame_pointer(R31);
 3721 
 3722   // Interpreter stores its frame pointer in a register which is
 3723   // stored to the stack by I2CAdaptors.
 3724   // I2CAdaptors convert from interpreted java to compiled java.
 3725   interpreter_frame_pointer(R29);
 3726 
 3727   // Stack alignment requirement
 3728   stack_alignment(StackAlignmentInBytes); // Alignment size in bytes (128-bit -&gt; 16 bytes)
 3729 
 3730   // Number of stack slots between incoming argument block and the start of
</pre>
<hr />
<pre>
 4041             &amp;&amp; is_power_of_2(n-&gt;get_long() + 1));
 4042   match(ConL);
 4043 
 4044   op_cost(0);
 4045   format %{ %}
 4046   interface(CONST_INTER);
 4047 %}
 4048 
 4049 operand immI_bitmask()
 4050 %{
 4051   predicate((n-&gt;get_int() != 0)
 4052             &amp;&amp; ((n-&gt;get_int() &amp; 0xc0000000) == 0)
 4053             &amp;&amp; is_power_of_2(n-&gt;get_int() + 1));
 4054   match(ConI);
 4055 
 4056   op_cost(0);
 4057   format %{ %}
 4058   interface(CONST_INTER);
 4059 %}
 4060 












 4061 // Scale values for scaled offset addressing modes (up to long but not quad)
 4062 operand immIScale()
 4063 %{
 4064   predicate(0 &lt;= n-&gt;get_int() &amp;&amp; (n-&gt;get_int() &lt;= 3));
 4065   match(ConI);
 4066 
 4067   op_cost(0);
 4068   format %{ %}
 4069   interface(CONST_INTER);
 4070 %}
 4071 
 4072 // 26 bit signed offset -- for pc-relative branches
 4073 operand immI26()
 4074 %{
 4075   predicate(((-(1 &lt;&lt; 25)) &lt;= n-&gt;get_int()) &amp;&amp; (n-&gt;get_int() &lt; (1 &lt;&lt; 25)));
 4076   match(ConI);
 4077 
 4078   op_cost(0);
 4079   format %{ %}
 4080   interface(CONST_INTER);
</pre>
<hr />
<pre>
12137 
12138 // We can use ubfiz when masking by a positive number and then left shifting the result.
12139 // We know that the mask is positive because immL_bitmask guarantees it.
12140 instruct ubfizL(iRegLNoSp dst, iRegL src, immI lshift, immL_bitmask mask)
12141 %{
12142   match(Set dst (LShiftL (AndL src mask) lshift));
12143   predicate((exact_log2_long(n-&gt;in(1)-&gt;in(2)-&gt;get_long() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= (63 + 1));
12144 
12145   ins_cost(INSN_COST);
12146   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
12147   ins_encode %{
12148     int lshift = $lshift$$constant &amp; 63;
12149     intptr_t mask = $mask$$constant;
12150     int width = exact_log2_long(mask+1);
12151     __ ubfiz(as_Register($dst$$reg),
12152           as_Register($src$$reg), lshift, width);
12153   %}
12154   ins_pipe(ialu_reg_shift);
12155 %}
12156 












































12157 
12158 // This pattern is automatically generated from aarch64_ad.m4
12159 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
12160 
12161 // If there is a convert I to L block between and AndI and a LShiftL, we can also match ubfiz
12162 instruct ubfizIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI lshift, immI_bitmask mask)
12163 %{
12164   match(Set dst (LShiftL (ConvI2L (AndI src mask)) lshift));
12165   predicate((exact_log2(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= (63 + 1));
12166 
12167   ins_cost(INSN_COST);
12168   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
12169   ins_encode %{
12170     int lshift = $lshift$$constant &amp; 63;
12171     intptr_t mask = $mask$$constant;
12172     int width = exact_log2(mask+1);
12173     __ ubfiz(as_Register($dst$$reg),
12174              as_Register($src$$reg), lshift, width);
12175   %}
12176   ins_pipe(ialu_reg_shift);
12177 %}
12178 




































12179 
12180 // Rotations 
12181 // This pattern is automatically generated from aarch64_ad.m4
12182 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
12183 instruct extrOrL(iRegLNoSp dst, iRegL src1, iRegL src2, immI lshift, immI rshift, rFlagsReg cr)
12184 %{
12185   match(Set dst (OrL (LShiftL src1 lshift) (URShiftL src2 rshift)));
12186   predicate(0 == (((n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 63) + (n-&gt;in(2)-&gt;in(2)-&gt;get_int() &amp; 63)) &amp; 63));
12187 
12188   ins_cost(INSN_COST);
12189   format %{ &quot;extr $dst, $src1, $src2, #$rshift&quot; %}
12190 
12191   ins_encode %{
12192     __ extr(as_Register($dst$$reg), as_Register($src1$$reg), as_Register($src2$$reg),
12193             $rshift$$constant &amp; 63);
12194   %}
12195   ins_pipe(ialu_reg_reg_extr);
12196 %}
12197 
12198 
</pre>
<hr />
<pre>
15466 
15467 instruct CallLeafNoFPDirect(method meth)
15468 %{
15469   match(CallLeafNoFP);
15470 
15471   effect(USE meth);
15472 
15473   ins_cost(CALL_COST);
15474 
15475   format %{ &quot;CALL, runtime leaf nofp $meth&quot; %}
15476 
15477   ins_encode( aarch64_enc_java_to_runtime(meth) );
15478 
15479   ins_pipe(pipe_class_call);
15480 %}
15481 
15482 // Tail Call; Jump from runtime stub to Java code.
15483 // Also known as an &#39;interprocedural jump&#39;.
15484 // Target of jump will eventually return to caller.
15485 // TailJump below removes the return address.
<span class="line-modified">15486 instruct TailCalljmpInd(iRegPNoSp jump_target, inline_cache_RegP method_oop)</span>
15487 %{
<span class="line-modified">15488   match(TailCall jump_target method_oop);</span>
15489 
15490   ins_cost(CALL_COST);
15491 
<span class="line-modified">15492   format %{ &quot;br $jump_target\t# $method_oop holds method oop&quot; %}</span>
15493 
15494   ins_encode(aarch64_enc_tail_call(jump_target));
15495 
15496   ins_pipe(pipe_class_call);
15497 %}
15498 
15499 instruct TailjmpInd(iRegPNoSp jump_target, iRegP_R0 ex_oop)
15500 %{
15501   match(TailJump jump_target ex_oop);
15502 
15503   ins_cost(CALL_COST);
15504 
15505   format %{ &quot;br $jump_target\t# $ex_oop holds exception oop&quot; %}
15506 
15507   ins_encode(aarch64_enc_tail_jmp(jump_target));
15508 
15509   ins_pipe(pipe_class_call);
15510 %}
15511 
15512 // Create exception oop: created by stack-crawling runtime code.
</pre>
</td>
<td>
<hr />
<pre>
 3690 //         the control of the AD file.  Doubles can be sorted and packed to
 3691 //         avoid holes.  Holes in the outgoing arguments may be nessecary for
 3692 //         varargs C calling conventions.
 3693 // Note 3: Region 0-3 is even aligned, with pad2 as needed.  Region 3-5 is
 3694 //         even aligned with pad0 as needed.
 3695 //         Region 6 is even aligned.  Region 6-7 is NOT even aligned;
 3696 //           (the latter is true on Intel but is it false on AArch64?)
 3697 //         region 6-11 is even aligned; it may be padded out more so that
 3698 //         the region from SP to FP meets the minimum stack alignment.
 3699 // Note 4: For I2C adapters, the incoming FP may not meet the minimum stack
 3700 //         alignment.  Region 11, pad1, may be dynamically extended so that
 3701 //         SP meets the minimum alignment.
 3702 
 3703 frame %{
 3704   // What direction does stack grow in (assumed to be same for C &amp; Java)
 3705   stack_direction(TOWARDS_LOW);
 3706 
 3707   // These three registers define part of the calling convention
 3708   // between compiled code and the interpreter.
 3709 
<span class="line-modified"> 3710   // Inline Cache Register or Method for I2C.</span>
 3711   inline_cache_reg(R12);
 3712 
 3713   // Method Oop Register when calling interpreter.
 3714   interpreter_method_oop_reg(R12);
 3715 
 3716   // Number of stack slots consumed by locking an object
 3717   sync_stack_slots(2);
 3718 
 3719   // Compiled code&#39;s Frame Pointer
 3720   frame_pointer(R31);
 3721 
 3722   // Interpreter stores its frame pointer in a register which is
 3723   // stored to the stack by I2CAdaptors.
 3724   // I2CAdaptors convert from interpreted java to compiled java.
 3725   interpreter_frame_pointer(R29);
 3726 
 3727   // Stack alignment requirement
 3728   stack_alignment(StackAlignmentInBytes); // Alignment size in bytes (128-bit -&gt; 16 bytes)
 3729 
 3730   // Number of stack slots between incoming argument block and the start of
</pre>
<hr />
<pre>
 4041             &amp;&amp; is_power_of_2(n-&gt;get_long() + 1));
 4042   match(ConL);
 4043 
 4044   op_cost(0);
 4045   format %{ %}
 4046   interface(CONST_INTER);
 4047 %}
 4048 
 4049 operand immI_bitmask()
 4050 %{
 4051   predicate((n-&gt;get_int() != 0)
 4052             &amp;&amp; ((n-&gt;get_int() &amp; 0xc0000000) == 0)
 4053             &amp;&amp; is_power_of_2(n-&gt;get_int() + 1));
 4054   match(ConI);
 4055 
 4056   op_cost(0);
 4057   format %{ %}
 4058   interface(CONST_INTER);
 4059 %}
 4060 
<span class="line-added"> 4061 operand immL_positive_bitmaskI()</span>
<span class="line-added"> 4062 %{</span>
<span class="line-added"> 4063   predicate((n-&gt;get_long() != 0)</span>
<span class="line-added"> 4064             &amp;&amp; ((julong)n-&gt;get_long() &lt; 0x80000000ULL)</span>
<span class="line-added"> 4065             &amp;&amp; is_power_of_2(n-&gt;get_long() + 1));</span>
<span class="line-added"> 4066   match(ConL);</span>
<span class="line-added"> 4067 </span>
<span class="line-added"> 4068   op_cost(0);</span>
<span class="line-added"> 4069   format %{ %}</span>
<span class="line-added"> 4070   interface(CONST_INTER);</span>
<span class="line-added"> 4071 %}</span>
<span class="line-added"> 4072 </span>
 4073 // Scale values for scaled offset addressing modes (up to long but not quad)
 4074 operand immIScale()
 4075 %{
 4076   predicate(0 &lt;= n-&gt;get_int() &amp;&amp; (n-&gt;get_int() &lt;= 3));
 4077   match(ConI);
 4078 
 4079   op_cost(0);
 4080   format %{ %}
 4081   interface(CONST_INTER);
 4082 %}
 4083 
 4084 // 26 bit signed offset -- for pc-relative branches
 4085 operand immI26()
 4086 %{
 4087   predicate(((-(1 &lt;&lt; 25)) &lt;= n-&gt;get_int()) &amp;&amp; (n-&gt;get_int() &lt; (1 &lt;&lt; 25)));
 4088   match(ConI);
 4089 
 4090   op_cost(0);
 4091   format %{ %}
 4092   interface(CONST_INTER);
</pre>
<hr />
<pre>
12149 
12150 // We can use ubfiz when masking by a positive number and then left shifting the result.
12151 // We know that the mask is positive because immL_bitmask guarantees it.
12152 instruct ubfizL(iRegLNoSp dst, iRegL src, immI lshift, immL_bitmask mask)
12153 %{
12154   match(Set dst (LShiftL (AndL src mask) lshift));
12155   predicate((exact_log2_long(n-&gt;in(1)-&gt;in(2)-&gt;get_long() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= (63 + 1));
12156 
12157   ins_cost(INSN_COST);
12158   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
12159   ins_encode %{
12160     int lshift = $lshift$$constant &amp; 63;
12161     intptr_t mask = $mask$$constant;
12162     int width = exact_log2_long(mask+1);
12163     __ ubfiz(as_Register($dst$$reg),
12164           as_Register($src$$reg), lshift, width);
12165   %}
12166   ins_pipe(ialu_reg_shift);
12167 %}
12168 
<span class="line-added">12169 // This pattern is automatically generated from aarch64_ad.m4</span>
<span class="line-added">12170 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">12171 </span>
<span class="line-added">12172 // We can use ubfiz when masking by a positive number and then left shifting the result.</span>
<span class="line-added">12173 // We know that the mask is positive because immI_bitmask guarantees it.</span>
<span class="line-added">12174 instruct ubfizwIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI lshift, immI_bitmask mask)</span>
<span class="line-added">12175 %{</span>
<span class="line-added">12176   match(Set dst (ConvI2L (LShiftI (AndI src mask) lshift)));</span>
<span class="line-added">12177   predicate((exact_log2(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 31)) &lt;= 31);</span>
<span class="line-added">12178 </span>
<span class="line-added">12179   ins_cost(INSN_COST);</span>
<span class="line-added">12180   format %{ &quot;ubfizw $dst, $src, $lshift, $mask&quot; %}</span>
<span class="line-added">12181   ins_encode %{</span>
<span class="line-added">12182     int lshift = $lshift$$constant &amp; 31;</span>
<span class="line-added">12183     intptr_t mask = $mask$$constant;</span>
<span class="line-added">12184     int width = exact_log2(mask+1);</span>
<span class="line-added">12185     __ ubfizw(as_Register($dst$$reg),</span>
<span class="line-added">12186           as_Register($src$$reg), lshift, width);</span>
<span class="line-added">12187   %}</span>
<span class="line-added">12188   ins_pipe(ialu_reg_shift);</span>
<span class="line-added">12189 %}</span>
<span class="line-added">12190 </span>
<span class="line-added">12191 // This pattern is automatically generated from aarch64_ad.m4</span>
<span class="line-added">12192 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">12193 </span>
<span class="line-added">12194 // We can use ubfiz when masking by a positive number and then left shifting the result.</span>
<span class="line-added">12195 // We know that the mask is positive because immL_bitmask guarantees it.</span>
<span class="line-added">12196 instruct ubfizLConvL2I(iRegINoSp dst, iRegL src, immI lshift, immL_positive_bitmaskI mask)</span>
<span class="line-added">12197 %{</span>
<span class="line-added">12198   match(Set dst (ConvL2I (LShiftL (AndL src mask) lshift)));</span>
<span class="line-added">12199   predicate((exact_log2_long(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_long() + 1) + (n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= 31);</span>
<span class="line-added">12200 </span>
<span class="line-added">12201   ins_cost(INSN_COST);</span>
<span class="line-added">12202   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}</span>
<span class="line-added">12203   ins_encode %{</span>
<span class="line-added">12204     int lshift = $lshift$$constant &amp; 63;</span>
<span class="line-added">12205     intptr_t mask = $mask$$constant;</span>
<span class="line-added">12206     int width = exact_log2_long(mask+1);</span>
<span class="line-added">12207     __ ubfiz(as_Register($dst$$reg),</span>
<span class="line-added">12208           as_Register($src$$reg), lshift, width);</span>
<span class="line-added">12209   %}</span>
<span class="line-added">12210   ins_pipe(ialu_reg_shift);</span>
<span class="line-added">12211 %}</span>
<span class="line-added">12212 </span>
12213 
12214 // This pattern is automatically generated from aarch64_ad.m4
12215 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
12216 
12217 // If there is a convert I to L block between and AndI and a LShiftL, we can also match ubfiz
12218 instruct ubfizIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI lshift, immI_bitmask mask)
12219 %{
12220   match(Set dst (LShiftL (ConvI2L (AndI src mask)) lshift));
12221   predicate((exact_log2(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= (63 + 1));
12222 
12223   ins_cost(INSN_COST);
12224   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
12225   ins_encode %{
12226     int lshift = $lshift$$constant &amp; 63;
12227     intptr_t mask = $mask$$constant;
12228     int width = exact_log2(mask+1);
12229     __ ubfiz(as_Register($dst$$reg),
12230              as_Register($src$$reg), lshift, width);
12231   %}
12232   ins_pipe(ialu_reg_shift);
12233 %}
12234 
<span class="line-added">12235 // This pattern is automatically generated from aarch64_ad.m4</span>
<span class="line-added">12236 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">12237 </span>
<span class="line-added">12238 // If there is a convert L to I block between and AndL and a LShiftI, we can also match ubfiz</span>
<span class="line-added">12239 instruct ubfizLConvL2Ix(iRegINoSp dst, iRegL src, immI lshift, immL_positive_bitmaskI mask)</span>
<span class="line-added">12240 %{</span>
<span class="line-added">12241   match(Set dst (LShiftI (ConvL2I (AndL src mask)) lshift));</span>
<span class="line-added">12242   predicate((exact_log2_long(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_long() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 31)) &lt;= 31);</span>
<span class="line-added">12243 </span>
<span class="line-added">12244   ins_cost(INSN_COST);</span>
<span class="line-added">12245   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}</span>
<span class="line-added">12246   ins_encode %{</span>
<span class="line-added">12247     int lshift = $lshift$$constant &amp; 31;</span>
<span class="line-added">12248     intptr_t mask = $mask$$constant;</span>
<span class="line-added">12249     int width = exact_log2(mask+1);</span>
<span class="line-added">12250     __ ubfiz(as_Register($dst$$reg),</span>
<span class="line-added">12251              as_Register($src$$reg), lshift, width);</span>
<span class="line-added">12252   %}</span>
<span class="line-added">12253   ins_pipe(ialu_reg_shift);</span>
<span class="line-added">12254 %}</span>
<span class="line-added">12255 </span>
<span class="line-added">12256 // This pattern is automatically generated from aarch64_ad.m4</span>
<span class="line-added">12257 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">12258 </span>
<span class="line-added">12259 // Can skip int2long conversions after AND with small bitmask</span>
<span class="line-added">12260 instruct ubfizIConvI2LAndI(iRegLNoSp dst, iRegI src, immI_bitmask msk)</span>
<span class="line-added">12261 %{</span>
<span class="line-added">12262   match(Set dst (ConvI2L (AndI src msk)));</span>
<span class="line-added">12263   ins_cost(INSN_COST);</span>
<span class="line-added">12264   format %{ &quot;ubfiz $dst, $src, 0, exact_log2($msk + 1) &quot; %}</span>
<span class="line-added">12265   ins_encode %{</span>
<span class="line-added">12266     __ ubfiz(as_Register($dst$$reg), as_Register($src$$reg), 0, exact_log2($msk$$constant + 1));</span>
<span class="line-added">12267   %}</span>
<span class="line-added">12268   ins_pipe(ialu_reg_shift);</span>
<span class="line-added">12269 %}</span>
<span class="line-added">12270 </span>
12271 
12272 // Rotations 
12273 // This pattern is automatically generated from aarch64_ad.m4
12274 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
12275 instruct extrOrL(iRegLNoSp dst, iRegL src1, iRegL src2, immI lshift, immI rshift, rFlagsReg cr)
12276 %{
12277   match(Set dst (OrL (LShiftL src1 lshift) (URShiftL src2 rshift)));
12278   predicate(0 == (((n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 63) + (n-&gt;in(2)-&gt;in(2)-&gt;get_int() &amp; 63)) &amp; 63));
12279 
12280   ins_cost(INSN_COST);
12281   format %{ &quot;extr $dst, $src1, $src2, #$rshift&quot; %}
12282 
12283   ins_encode %{
12284     __ extr(as_Register($dst$$reg), as_Register($src1$$reg), as_Register($src2$$reg),
12285             $rshift$$constant &amp; 63);
12286   %}
12287   ins_pipe(ialu_reg_reg_extr);
12288 %}
12289 
12290 
</pre>
<hr />
<pre>
15558 
15559 instruct CallLeafNoFPDirect(method meth)
15560 %{
15561   match(CallLeafNoFP);
15562 
15563   effect(USE meth);
15564 
15565   ins_cost(CALL_COST);
15566 
15567   format %{ &quot;CALL, runtime leaf nofp $meth&quot; %}
15568 
15569   ins_encode( aarch64_enc_java_to_runtime(meth) );
15570 
15571   ins_pipe(pipe_class_call);
15572 %}
15573 
15574 // Tail Call; Jump from runtime stub to Java code.
15575 // Also known as an &#39;interprocedural jump&#39;.
15576 // Target of jump will eventually return to caller.
15577 // TailJump below removes the return address.
<span class="line-modified">15578 instruct TailCalljmpInd(iRegPNoSp jump_target, inline_cache_RegP method_ptr)</span>
15579 %{
<span class="line-modified">15580   match(TailCall jump_target method_ptr);</span>
15581 
15582   ins_cost(CALL_COST);
15583 
<span class="line-modified">15584   format %{ &quot;br $jump_target\t# $method_ptr holds method&quot; %}</span>
15585 
15586   ins_encode(aarch64_enc_tail_call(jump_target));
15587 
15588   ins_pipe(pipe_class_call);
15589 %}
15590 
15591 instruct TailjmpInd(iRegPNoSp jump_target, iRegP_R0 ex_oop)
15592 %{
15593   match(TailJump jump_target ex_oop);
15594 
15595   ins_cost(CALL_COST);
15596 
15597   format %{ &quot;br $jump_target\t# $ex_oop holds exception oop&quot; %}
15598 
15599   ins_encode(aarch64_enc_tail_jmp(jump_target));
15600 
15601   ins_pipe(pipe_class_call);
15602 %}
15603 
15604 // Create exception oop: created by stack-crawling runtime code.
</pre>
</td>
</tr>
</table>
<center><a href="../../../../make/modules/java.desktop/lib/Awt2dLibraries.gmk.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="aarch64_ad.m4.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>