{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511750307545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511750307551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 00:38:27 2017 " "Processing started: Mon Nov 27 00:38:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511750307551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750307551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750307551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511750308044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511750308045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jogo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jogo-circuito " "Found design unit 1: jogo-circuito" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jogo " "Found entity 1: Jogo" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQ-circuito " "Found design unit 1: DIV_FREQ-circuito" {  } { { "DIV_FREQ.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DIV_FREQ.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325572 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQ " "Found entity 1: DIV_FREQ" {  } { { "DIV_FREQ.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DIV_FREQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_DIV-circuito " "Found design unit 1: MUX_DIV-circuito" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325574 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_DIV " "Found entity 1: MUX_DIV" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT-circuito " "Found design unit 1: CONT-circuito" {  } { { "CONT.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325575 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT " "Found entity 1: CONT" {  } { { "CONT.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-circuito " "Found design unit 1: MUX_8-circuito" {  } { { "MUX_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325577 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_P-circuito " "Found design unit 1: MUX_P-circuito" {  } { { "MUX_P.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_P.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325579 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_P " "Found entity 1: MUX_P" {  } { { "MUX_P.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-circuito " "Found design unit 1: COMP-circuito" {  } { { "COMP.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/COMP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325580 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "COMP.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/COMP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_8-circuito " "Found design unit 1: REG_8-circuito" {  } { { "REG_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325582 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_8 " "Found entity 1: REG_8" {  } { { "REG_8.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_2-circuito " "Found design unit 1: REG_2-circuito" {  } { { "REG_2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325584 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_2 " "Found entity 1: REG_2" {  } { { "REG_2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/REG_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOD-circuito " "Found design unit 1: DECOD-circuito" {  } { { "DECOD.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325585 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOD " "Found entity 1: DECOD" {  } { { "DECOD.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOD_LED-circuito " "Found design unit 1: DECOD_LED-circuito" {  } { { "DECOD_LED.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LED.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325587 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOD_LED " "Found entity 1: DECOD_LED" {  } { { "DECOD_LED.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_lvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_lvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOD_LVL-circuito " "Found design unit 1: DECOD_LVL-circuito" {  } { { "DECOD_LVL.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LVL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325588 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOD_LVL " "Found entity 1: DECOD_LVL" {  } { { "DECOD_LVL.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DECOD_LVL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM1-behavioral " "Found design unit 1: ROM1-behavioral" {  } { { "ROM1.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325590 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM2-behavioral " "Found design unit 1: ROM2-behavioral" {  } { { "ROM2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325591 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM3-behavioral " "Found design unit 1: ROM3-behavioral" {  } { { "ROM3.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM3 " "Found entity 1: ROM3" {  } { { "ROM3.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM4-behavioral " "Found design unit 1: ROM4-behavioral" {  } { { "ROM4.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM4 " "Found entity 1: ROM4" {  } { { "ROM4.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ROM4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-circuito " "Found design unit 1: DATAPATH-circuito" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325596 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLE-circuito " "Found design unit 1: CONTROLE-circuito" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325597 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLE " "Found entity 1: CONTROLE" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511750325597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Jogo " "Elaborating entity \"Jogo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511750325645 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt2 Jogo.vhd(16) " "Verilog HDL or VHDL warning at Jogo.vhd(16): object \"bt2\" assigned a value but never read" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511750325646 "|Jogo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt3 Jogo.vhd(16) " "Verilog HDL or VHDL warning at Jogo.vhd(16): object \"bt3\" assigned a value but never read" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511750325646 "|Jogo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:bs " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:bs\"" {  } { { "Jogo.vhd" "bs" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLE CONTROLE:c " "Elaborating entity \"CONTROLE\" for hierarchy \"CONTROLE:c\"" {  } { { "Jogo.vhd" "c" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(30) " "VHDL Process Statement warning at CONTROLE.vhd(30): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325650 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(36) " "VHDL Process Statement warning at CONTROLE.vhd(36): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325650 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(45) " "VHDL Process Statement warning at CONTROLE.vhd(45): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325650 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(51) " "VHDL Process Statement warning at CONTROLE.vhd(51): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325650 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc CONTROLE.vhd(60) " "VHDL Process Statement warning at CONTROLE.vhd(60): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325650 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc CONTROLE.vhd(66) " "VHDL Process Statement warning at CONTROLE.vhd(66): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 CONTROLE.vhd(75) " "VHDL Process Statement warning at CONTROLE.vhd(75): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc CONTROLE.vhd(81) " "VHDL Process Statement warning at CONTROLE.vhd(81): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximoEstado CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"proximoEstado\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"RESET\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ena_resto CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"ena_resto\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ena_reg_2 CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"ena_reg_2\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ena_pts CONTROLE.vhd(26) " "VHDL Process Statement warning at CONTROLE.vhd(26): inferring latch(es) for signal or variable \"ena_pts\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_pts CONTROLE.vhd(26) " "Inferred latch for \"ena_pts\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_reg_2 CONTROLE.vhd(26) " "Inferred latch for \"ena_reg_2\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_resto CONTROLE.vhd(26) " "Inferred latch for \"ena_resto\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325651 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET CONTROLE.vhd(26) " "Inferred latch for \"RESET\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325652 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Result CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Result\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325652 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Game CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Game\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325652 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Setup CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Setup\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325652 "|Jogo|CONTROLE:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoEstado.Init CONTROLE.vhd(26) " "Inferred latch for \"proximoEstado.Init\" at CONTROLE.vhd(26)" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750325652 "|Jogo|CONTROLE:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:d " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:d\"" {  } { { "Jogo.vhd" "d" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tc_fantasma DATAPATH.vhd(21) " "Verilog HDL or VHDL warning at DATAPATH.vhd(21): object \"tc_fantasma\" assigned a value but never read" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511750325655 "|Jogo|DATAPATH:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQ DATAPATH:d\|DIV_FREQ:div " "Elaborating entity \"DIV_FREQ\" for hierarchy \"DATAPATH:d\|DIV_FREQ:div\"" {  } { { "DATAPATH.vhd" "div" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_DIV DATAPATH:d\|MUX_DIV:mux_d " "Elaborating entity \"MUX_DIV\" for hierarchy \"DATAPATH:d\|MUX_DIV:mux_d\"" {  } { { "DATAPATH.vhd" "mux_d" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_LVL DATAPATH:d\|DECOD_LVL:decod_l " "Elaborating entity \"DECOD_LVL\" for hierarchy \"DATAPATH:d\|DECOD_LVL:decod_l\"" {  } { { "DATAPATH.vhd" "decod_l" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT DATAPATH:d\|CONT:c1 " "Elaborating entity \"CONT\" for hierarchy \"DATAPATH:d\|CONT:c1\"" {  } { { "DATAPATH.vhd" "c1" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 DATAPATH:d\|ROM1:r1 " "Elaborating entity \"ROM1\" for hierarchy \"DATAPATH:d\|ROM1:r1\"" {  } { { "DATAPATH.vhd" "r1" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2 DATAPATH:d\|ROM2:r2 " "Elaborating entity \"ROM2\" for hierarchy \"DATAPATH:d\|ROM2:r2\"" {  } { { "DATAPATH.vhd" "r2" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM3 DATAPATH:d\|ROM3:r3 " "Elaborating entity \"ROM3\" for hierarchy \"DATAPATH:d\|ROM3:r3\"" {  } { { "DATAPATH.vhd" "r3" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM4 DATAPATH:d\|ROM4:r4 " "Elaborating entity \"ROM4\" for hierarchy \"DATAPATH:d\|ROM4:r4\"" {  } { { "DATAPATH.vhd" "r4" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_2 DATAPATH:d\|REG_2:re_2 " "Elaborating entity \"REG_2\" for hierarchy \"DATAPATH:d\|REG_2:re_2\"" {  } { { "DATAPATH.vhd" "re_2" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8 DATAPATH:d\|MUX_8:mux_r " "Elaborating entity \"MUX_8\" for hierarchy \"DATAPATH:d\|MUX_8:mux_r\"" {  } { { "DATAPATH.vhd" "mux_r" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD DATAPATH:d\|DECOD:decod_hex1 " "Elaborating entity \"DECOD\" for hierarchy \"DATAPATH:d\|DECOD:decod_hex1\"" {  } { { "DATAPATH.vhd" "decod_hex1" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_8 DATAPATH:d\|REG_8:re_u " "Elaborating entity \"REG_8\" for hierarchy \"DATAPATH:d\|REG_8:re_u\"" {  } { { "DATAPATH.vhd" "re_u" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP DATAPATH:d\|COMP:com " "Elaborating entity \"COMP\" for hierarchy \"DATAPATH:d\|COMP:com\"" {  } { { "DATAPATH.vhd" "com" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_LED DATAPATH:d\|DECOD_LED:decod_leds " "Elaborating entity \"DECOD_LED\" for hierarchy \"DATAPATH:d\|DECOD_LED:decod_leds\"" {  } { { "DATAPATH.vhd" "decod_leds" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_P DATAPATH:d\|MUX_P:mux_pts " "Elaborating entity \"MUX_P\" for hierarchy \"DATAPATH:d\|MUX_P:mux_pts\"" {  } { { "DATAPATH.vhd" "mux_pts" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/DATAPATH.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750325678 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DATAPATH:d\|MUX_DIV:mux_d\|saida " "Found clock multiplexer DATAPATH:d\|MUX_DIV:mux_d\|saida" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1511750327758 "|Jogo|DATAPATH:d|MUX_DIV:mux_d|saida"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DATAPATH:d\|MUX_DIV:mux_d\|saida~0 " "Found clock multiplexer DATAPATH:d\|MUX_DIV:mux_d\|saida~0" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1511750327758 "|Jogo|DATAPATH:d|MUX_DIV:mux_d|saida~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DATAPATH:d\|MUX_DIV:mux_d\|saida~1 " "Found clock multiplexer DATAPATH:d\|MUX_DIV:mux_d\|saida~1" {  } { { "MUX_DIV.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/MUX_DIV.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1511750327758 "|Jogo|DATAPATH:d|MUX_DIV:mux_d|saida~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1511750327758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLE:c\|ena_pts " "Latch CONTROLE:c\|ena_pts has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLE:c\|estadoAtual.Result " "Ports D and ENA on the latch are fed by the same signal CONTROLE:c\|estadoAtual.Result" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511750330419 ""}  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511750330419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLE:c\|proximoEstado.Init_280 " "Latch CONTROLE:c\|proximoEstado.Init_280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ButtonSync:bs\|btn1state.SaidaAtiva " "Ports D and ENA on the latch are fed by the same signal ButtonSync:bs\|btn1state.SaidaAtiva" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ButtonSync.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511750330419 ""}  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511750330419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLE:c\|proximoEstado.Result_220 " "Latch CONTROLE:c\|proximoEstado.Result_220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLE:c\|estadoAtual.Result " "Ports D and ENA on the latch are fed by the same signal CONTROLE:c\|estadoAtual.Result" {  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511750330419 ""}  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511750330419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLE:c\|proximoEstado.Setup_260 " "Latch CONTROLE:c\|proximoEstado.Setup_260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ButtonSync:bs\|btn1state.SaidaAtiva " "Ports D and ENA on the latch are fed by the same signal ButtonSync:bs\|btn1state.SaidaAtiva" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/ButtonSync.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511750330419 ""}  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511750330419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLE:c\|proximoEstado.Game_240 " "Latch CONTROLE:c\|proximoEstado.Game_240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:d\|CONT:c1\|tc " "Ports D and ENA on the latch are fed by the same signal DATAPATH:d\|CONT:c1\|tc" {  } { { "CONT.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONT.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511750330419 ""}  } { { "CONTROLE.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/CONTROLE.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511750330419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511750330520 "|Jogo|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511750330520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511750330798 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511750331624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511750333267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511750333267 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511750336130 "|Jogo|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Jogo.vhd" "" { Text "C:/Users/arthu/Desktop/Trabalho Circuitos/Jogo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511750336130 "|Jogo|KEY2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511750336130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511750336155 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511750336155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511750336155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511750336155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511750336300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 00:38:56 2017 " "Processing ended: Mon Nov 27 00:38:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511750336300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511750336300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511750336300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511750336300 ""}
