// Seed: 3920032693
module module_0 ();
  assign id_1 = 1;
  static reg id_2 = 1;
  always begin : LABEL_0
    if (1) id_2 <= 1;
    else begin : LABEL_0
      assert (1);
    end
  end
  wire id_3;
  wire id_4;
  wor  id_5;
  id_6(
      id_5, 1
  );
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
program module_2 (
    input wand id_0,
    output tri1 id_1,
    input wire id_2,
    input logic id_3
    , id_19,
    input logic id_4,
    input tri1 id_5,
    input logic id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    input tri1 id_10
    , id_20, id_21, id_22,
    input wire id_11,
    input logic id_12,
    output tri1 id_13,
    output logic id_14,
    output uwire id_15,
    output wire id_16,
    output tri1 id_17
);
  wire id_23;
  wire id_24;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  initial id_14 <= id_20;
  wire id_25;
  wire id_26;
endprogram
