/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire [29:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [27:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_11z & celloutsig_0_11z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & celloutsig_0_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z & celloutsig_0_10z);
  assign celloutsig_0_24z = ~(celloutsig_0_5z & celloutsig_0_15z);
  assign celloutsig_0_35z = !(celloutsig_0_27z ? celloutsig_0_19z : celloutsig_0_30z[1]);
  assign celloutsig_0_36z = ~(in_data[36] | celloutsig_0_26z[0]);
  assign celloutsig_0_63z = ~(celloutsig_0_26z[1] | celloutsig_0_3z[6]);
  assign celloutsig_0_25z = ~(celloutsig_0_5z | celloutsig_0_18z[1]);
  assign celloutsig_1_5z = ~((in_data[101] | celloutsig_1_4z[3]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((_00_ | celloutsig_1_2z) & (celloutsig_1_3z | in_data[149]));
  assign celloutsig_0_14z = ~((celloutsig_0_0z | in_data[54]) & (celloutsig_0_13z | celloutsig_0_6z));
  assign celloutsig_0_27z = ~((celloutsig_0_25z | celloutsig_0_8z) & (celloutsig_0_8z | celloutsig_0_6z));
  assign celloutsig_0_39z = celloutsig_0_6z | ~(celloutsig_0_26z[0]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[170]);
  assign celloutsig_1_6z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_0_43z = celloutsig_0_1z | celloutsig_0_27z;
  assign celloutsig_0_4z = celloutsig_0_1z | celloutsig_0_0z;
  assign celloutsig_1_2z = celloutsig_1_0z | in_data[176];
  assign celloutsig_1_18z = celloutsig_1_7z[3] | celloutsig_1_4z[1];
  assign celloutsig_0_15z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_10z ^ celloutsig_0_15z;
  assign celloutsig_0_38z = { celloutsig_0_16z[4:1], celloutsig_0_24z } + in_data[80:76];
  assign celloutsig_0_51z = { celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_26z } + { celloutsig_0_16z[7:4], celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_41z, celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_51z[2:0], celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_47z, celloutsig_0_39z };
  reg [5:0] _28_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 6'h00;
    else _28_ <= { celloutsig_1_11z[2], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign { _02_[5:4], _00_, _02_[2:0] } = _28_;
  assign celloutsig_0_0z = in_data[35:28] == in_data[53:46];
  assign celloutsig_0_55z = _01_[10:8] == { celloutsig_0_39z, celloutsig_0_43z, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_9z[5:0] == { celloutsig_0_12z[4:0], celloutsig_0_5z };
  assign celloutsig_0_56z = celloutsig_0_21z[4:0] === { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[9], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z } === { celloutsig_0_3z[3:1], celloutsig_0_1z };
  assign celloutsig_0_10z = in_data[86:83] === { celloutsig_0_9z[7:5], celloutsig_0_5z };
  assign celloutsig_0_44z = celloutsig_0_12z[5:3] > celloutsig_0_3z[14:12];
  assign celloutsig_0_47z = { celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_45z, celloutsig_0_7z } > celloutsig_0_20z[14:1];
  assign celloutsig_0_32z = { celloutsig_0_16z[9:6], celloutsig_0_12z, celloutsig_0_1z } > { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_0z = ! in_data[110:100];
  assign celloutsig_1_9z = ! { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_45z = celloutsig_0_3z[8:2] || { celloutsig_0_16z[1], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_44z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_1_11z[2:0] = celloutsig_1_9z ? { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } : { celloutsig_1_7z[4:3], 1'h0 };
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[58:44] : { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, 1'h0, celloutsig_0_1z, 1'h0, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, 3'h0 };
  assign celloutsig_0_34z = ~ { celloutsig_0_21z[25:2], celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_29z };
  assign celloutsig_0_9z = ~ { in_data[39:34], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_6z = & { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_41z = | { in_data[13:8], celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_1_12z = | { celloutsig_1_3z, celloutsig_1_7z[6], celloutsig_1_11z[3], celloutsig_1_7z[4:3], celloutsig_1_7z[3], celloutsig_1_7z[4], celloutsig_1_11z[3] };
  assign celloutsig_0_11z = | { celloutsig_0_3z[6:1], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_29z = | celloutsig_0_21z[8:4];
  assign celloutsig_0_40z = | celloutsig_0_34z[17:9];
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, in_data[85:78], celloutsig_0_0z };
  assign celloutsig_0_1z = | in_data[85:78];
  assign celloutsig_0_26z = celloutsig_0_18z >> { celloutsig_0_9z[5:2], celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_22z[4], celloutsig_0_27z, celloutsig_0_19z } >> { celloutsig_0_12z[2:1], celloutsig_0_19z };
  assign celloutsig_0_62z = { celloutsig_0_38z[3:2], celloutsig_0_7z, celloutsig_0_32z } >>> { celloutsig_0_56z, celloutsig_0_36z, celloutsig_0_55z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_20z[9:2], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z } >>> { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_4z = in_data[163:149] - in_data[144:130];
  assign celloutsig_0_18z = in_data[38:34] ~^ { celloutsig_0_16z[2:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_16z[3:0], celloutsig_0_11z } ~^ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_12z = celloutsig_0_3z[13:8] ^ celloutsig_0_3z[6:1];
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z } ^ { celloutsig_0_9z[7:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_20z = { in_data[68:66], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z } ^ { celloutsig_0_9z[6:0], celloutsig_0_16z };
  assign { celloutsig_1_7z[3], celloutsig_1_7z[6], celloutsig_1_11z[3], celloutsig_1_7z[4] } = ~ { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign _02_[3] = _00_;
  assign { celloutsig_1_7z[5], celloutsig_1_7z[2:0] } = { celloutsig_1_11z[3], celloutsig_1_7z[3], celloutsig_1_7z[4], celloutsig_1_11z[3] };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
