<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span> <span class="n">mod_sva_checks</span><span class="p">;</span>
<a name="l-2"></a>  <span class="k">logic</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">d</span><span class="p">;</span>
<a name="l-3"></a>  <span class="k">logic</span> <span class="n">clk_a</span><span class="p">,</span> <span class="n">clk_d</span><span class="p">,</span> <span class="n">clk_e1</span><span class="p">,</span> <span class="n">clk_e2</span><span class="p">;</span>
<a name="l-4"></a>  <span class="k">logic</span> <span class="n">clk_c</span><span class="p">,</span> <span class="n">clk_p</span><span class="p">;</span>
<a name="l-5"></a>  <span class="k">clocking</span> <span class="n">cb_prog</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_p</span><span class="p">);</span> <span class="k">endclocking</span>
<a name="l-6"></a>  <span class="k">clocking</span> <span class="n">cb_checker</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_c</span><span class="p">);</span> <span class="k">endclocking</span>
<a name="l-7"></a>  <span class="k">default</span> <span class="k">clocking</span> <span class="n">cb</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_d</span><span class="p">);</span> <span class="k">endclocking</span>
<a name="l-8"></a>  <span class="k">sequence</span> <span class="n">e4</span><span class="p">;</span>
<a name="l-9"></a>    <span class="n">$rose</span><span class="p">(</span><span class="n">b</span><span class="p">)</span> <span class="p">##</span><span class="mh">1</span> <span class="n">c</span><span class="p">;</span>
<a name="l-10"></a>  <span class="k">endsequence</span>
<a name="l-11"></a>  <span class="c1">// e4 infers posedge clk_a as per clock flow rules</span>
<a name="l-12"></a>  <span class="nl">a1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_a</span><span class="p">)</span> <span class="n">a</span> <span class="o">|=&gt;</span> <span class="n">e4</span><span class="p">.</span><span class="n">triggered</span><span class="p">);</span>
<a name="l-13"></a>
<a name="l-14"></a>  <span class="k">sequence</span> <span class="n">e5</span><span class="p">;</span>
<a name="l-15"></a>    <span class="c1">// e4 will infer posedge clk_e1 as per clock flow rules</span>
<a name="l-16"></a>    <span class="c1">// wherever e5 is instantiated (with/without a method)</span>
<a name="l-17"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_e1</span><span class="p">)</span> <span class="n">a</span> <span class="p">##[</span><span class="mh">1</span><span class="o">:</span><span class="mh">3</span><span class="p">]</span> <span class="n">e4</span><span class="p">.</span><span class="n">triggered</span> <span class="p">##</span><span class="mh">1</span> <span class="n">c</span><span class="p">;</span>
<a name="l-18"></a>  <span class="k">endsequence</span>
<a name="l-19"></a>  <span class="c1">// e4, used in e5, infers posedge clk_e1 from e5</span>
<a name="l-20"></a>  <span class="nl">a2:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_a</span><span class="p">)</span> <span class="n">a</span> <span class="o">|=&gt;</span> <span class="n">e5</span><span class="p">.</span><span class="n">matched</span><span class="p">);</span>
<a name="l-21"></a>  <span class="k">sequence</span> <span class="n">e6</span><span class="p">(</span><span class="n">f</span><span class="p">);</span>
<a name="l-22"></a>   <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_e2</span><span class="p">)</span> <span class="n">f</span><span class="p">;</span>
<a name="l-23"></a>  <span class="k">endsequence</span>
<a name="l-24"></a>  <span class="c1">// e4 infers posedge clk_e2 as per clock flow rules</span>
<a name="l-25"></a>  <span class="nl">a3:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_a</span><span class="p">)</span> <span class="n">a</span> <span class="o">|=&gt;</span> <span class="n">e6</span><span class="p">(</span><span class="n">e4</span><span class="p">.</span><span class="n">triggered</span><span class="p">));</span>
<a name="l-26"></a>  <span class="k">sequence</span> <span class="n">e7</span><span class="p">;</span>
<a name="l-27"></a>    <span class="n">e4</span> <span class="p">##</span><span class="mh">1</span> <span class="n">e6</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<a name="l-28"></a>  <span class="k">endsequence</span>
<a name="l-29"></a>  <span class="c1">// Leading clock of e7 is posedge clk_a as per clock flow rules</span>
<a name="l-30"></a>  <span class="nl">a4:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_a</span><span class="p">)</span> <span class="n">a</span> <span class="o">|=&gt;</span> <span class="n">e7</span><span class="p">.</span><span class="n">triggered</span><span class="p">);</span>
<a name="l-31"></a>  
<a name="l-32"></a>  <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_a</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-33"></a>    <span class="c1">// e4 infers default clocking cb and not posedge clk_a as there is</span>
<a name="l-34"></a>    <span class="c1">// more than one event control in this procedure (16.14.6)</span>
<a name="l-35"></a>    <span class="p">@(</span><span class="n">e4</span><span class="p">);</span>
<a name="l-36"></a>    <span class="n">d</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
<a name="l-37"></a>  <span class="k">end</span>
<a name="l-38"></a>
<a name="l-39"></a>  <span class="k">program</span> <span class="n">prog_e4</span><span class="p">;</span>
<a name="l-40"></a>    <span class="k">default</span> <span class="k">clocking</span> <span class="n">cb_prog</span><span class="p">;</span>
<a name="l-41"></a>    <span class="k">initial</span> <span class="k">begin</span>
<a name="l-42"></a>      <span class="c1">// e4 infers default clocking cb_prog</span>
<a name="l-43"></a>      <span class="k">wait</span> <span class="p">(</span><span class="n">e4</span><span class="p">.</span><span class="n">triggered</span><span class="p">);</span>
<a name="l-44"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;e4 passed&quot;</span><span class="p">);</span>
<a name="l-45"></a>    <span class="k">end</span>
<a name="l-46"></a>  <span class="k">endprogram</span> <span class="o">:</span> <span class="n">prog_e4</span>
<a name="l-47"></a>
<a name="l-48"></a>  <span class="k">checker</span> <span class="n">check</span><span class="p">(</span><span class="k">input</span> <span class="n">in1</span><span class="p">,</span> <span class="k">input</span> <span class="k">sequence</span> <span class="n">s_f</span><span class="p">);</span>
<a name="l-49"></a>    <span class="k">default</span> <span class="k">clocking</span> <span class="n">cb_checker</span><span class="p">;</span>
<a name="l-50"></a>    <span class="k">always</span> <span class="p">@(</span><span class="n">s_f</span><span class="p">)</span>
<a name="l-51"></a>      <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;sequence triggered&quot;</span><span class="p">);</span>
<a name="l-52"></a>    <span class="nl">a4:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">a</span> <span class="o">|=&gt;</span> <span class="n">in1</span><span class="p">);</span>
<a name="l-53"></a>  <span class="k">endchecker</span> <span class="o">:</span> <span class="n">check</span>
<a name="l-54"></a>  
<a name="l-55"></a>  <span class="c1">// e4 infers checker&#39;s default clocking cb_checker</span>
<a name="l-56"></a>  <span class="n">check</span> <span class="n">c1</span><span class="p">(</span><span class="n">e4</span><span class="p">.</span><span class="n">triggered</span><span class="p">,</span> <span class="n">e4</span><span class="p">);</span>
<a name="l-57"></a>  <span class="c1">// e4 connected to port of a module instance infers default clocking cb</span>
<a name="l-58"></a>  <span class="n">mod_adder</span> <span class="n">ai1</span><span class="p">(</span><span class="n">e4</span><span class="p">.</span><span class="n">triggered</span><span class="p">);</span>
<a name="l-59"></a>
<a name="l-60"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">mod_sva_checks</span>
</pre></div>
</td></tr></table>
  </body>
</html>