---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

<h3 id="fccm2018"><a href="" id="fpl2018"><span class="twbs"><span class="badge badge-primary" style="border: none;">FCCM 2018</span></span></a>: “Microscope on memory: MPSoC-enabled computer memory system assessments”</h3>
<p><strong>Abhishek Kumar Jain</strong>, Scott Lloyd, and Maya Gokhale, 
“Microscope on memory: MPSoC-enabled computer memory system assessments”, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 173–180. Boulder, CO, USA, May 2018.</p>

<li><font size ="2">A. K. Jain, D. L. Maskell, and S. A. Fahmy, <a href="http://www3.ntu.edu.sg/home2012/abhishek013/files/papers/picom2016-jain.pdf">“Are Coarse-Grained Overlays Ready for General Purpose Application Acceleration on FPGAs?”</a>, in <em>Proceedings of the IEEE International Conference on Pervasive Intelligence and Computing</em>, Auckland, New Zealand, August 2016.</font></li>
 
<li><font size ="2">X. Li, A. K. Jain, D. L. Maskell, and S. A. Fahmy, <a href="http://arxiv.org/html/1605.08149">“An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units”</a>, in <em>Proceedings of the Second International Workshop on Overlay Architectures for FPGAs (OLAF)</em>, Monterey, CA, USA, Feb 2016. <a href="https://arxiv.org/ftp/arxiv/papers/1606/1606.06460.pdf">[PDF]</a></font></li>
	
<li><font size ="2">A. K. Jain, X. Li, P. Singhai, D. L. Maskell, and S. A. Fahmy, <a href="http://www.warwick.ac.uk/fac/sci/eng/staff/saf/papers/fccm2016-jain.pdf">“DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect”</a>, in <em>Proceedings of the IEEE International Symposium on Field Programmable Custom Computing Machines (FCCM)</em>, Washington, DC, May 2016.</font></li>
	
<li><font size ="2">A. K. Jain, D. L. Maskell, and S. A. Fahmy, <a href="http://www.warwick.ac.uk/fac/sci/eng/staff/saf/papers/date2016-jain.pdf">“Throughput Oriented FPGA Overlays Using DSP Blocks”</a>, in <em>Proceedings of the Design, Automation and Test in Europe Conference (DATE)</em>, Dresden, Germany, March 2016, pp. 1628–1633.</font></li>
 
<li><font size ="2">A. K. Jain, X. Li, S. A. Fahmy, and D. L. Maskell, <a href="http://www.warwick.ac.uk/fac/sci/eng/staff/saf/papers/heart2015-jain.pdf">“Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq”</a>, in <em>Proceedings of the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART)</em>, Boston, MA, June 2015.</font></li>
 
<li><font size ="2">A. K. Jain, S. A. Fahmy, and D. L. Maskell, <a href="http://www.warwick.ac.uk/fac/sci/eng/staff/saf/papers/fccm2015-jain.pdf">“Efficient Overlay Architecture Based on DSP Blocks”</a>, in <em>Proceedings of the IEEE International Symposium on Field Programmable Custom Computing Machines (FCCM)</em>, Vancouver, Canada, May 2015, pp. 25–28.</font></li> 
  
<li><font size ="2">A. K. Jain, K. D. Pham, J. Cui, S. A. Fahmy, and D. L. Maskell, "<a href="http://link.springer.com/article/10.1007/s11265-014-0884-1">Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform</a>", in <em>Journal of Signal Processing Systems</em>, vol. 77, no. 1-2, pp. 61–76, October 2014, Springer. <a href="http://www3.ntu.edu.sg/home2012/abhishek013/files/papers/jsps2014-jain.pdf">[PDF]</a></font></li>

<li><font size ="2">K. D. Pham, A. K. Jain, J. Cui, S. A. Fahmy, and D. L. Maskell, "<a href="http://goo.gl/SWYdYr">Microkernel Hypervisor for a Hybrid ARM-FPGA Platform</a>" in <em>Proceedings of the IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)</em>, Washington, DC, June 2013, pp. 219-226. <a href="http://www3.ntu.edu.sg/home2012/abhishek013/files/papers/asap2013-khoa.pdf">[PDF]</a></font</li>

