$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # numerator [3:0] $end
  $var wire 4 $ denominator [3:0] $end
  $var wire 4 % quotient [3:0] $end
  $var wire 4 & remainder [3:0] $end
  $scope module division $end
   $var wire 4 # numerator [3:0] $end
   $var wire 4 $ denominator [3:0] $end
   $var wire 4 % quotient [3:0] $end
   $var wire 4 & remainder [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1101 #
b0011 $
b0100 %
b0001 &
#10
b1111 #
b0010 $
b0111 %
#20
b0111 #
b0100 $
b0001 %
b0011 &
#30
b0101 #
b0000 $
b0000 %
b0000 &
