set(MODEL_VERILOG_SYN_SRC_FILES 
    model/fifo.v
)

set(MODEL_VHDL_SYN_SRC_FILES 
)

set(ALTERA_VERILOG_SYN_SRC_FILES 
    altera/fifo.v
)

set(ALTERA_VHDL_SYN_SRC_FILES 
)

set(XILINX_VERILOG_SYN_SRC_FILES 
)

set(XILINX_VHDL_SYN_SRC_FILES 
	xilinx/fifo.vhd
)

foreach (_src ${ALTERA_VERILOG_SYN_SRC_FILES})
    list(APPEND ALTERA_VERILOG_SYN_SRC_FILES_ABS ${CMAKE_CURRENT_SOURCE_DIR}/${_src})
endforeach (_src ${ALTERA_VERILOG_SYN_SRC_FILES})

foreach (_src ${ALTERA_VHDL_SYN_SRC_FILES})
    list(APPEND ALTERA_VHDL_SYN_SRC_FILES_ABS ${CMAKE_CURRENT_SOURCE_DIR}/${_src})
endforeach (_src ${ALTERA_VHDL_SYN_SRC_FILES})

foreach (_src ${XILINX_VERILOG_SYN_SRC_FILES})
    list(APPEND XILINX_VERILOG_SYN_SRC_FILES_ABS ${CMAKE_CURRENT_SOURCE_DIR}/${_src})
endforeach (_src ${XILINX_VERILOG_SYN_SRC_FILES})

foreach (_src ${XILINX_VHDL_SYN_SRC_FILES})
    list(APPEND XILINX_VHDL_SYN_SRC_FILES_ABS ${CMAKE_CURRENT_SOURCE_DIR}/${_src})
endforeach (_src ${XILINX_VHDL_SYN_SRC_FILES})

foreach (_src ${MODEL_VERILOG_SYN_SRC_FILES})
    list(APPEND MODEL_VERILOG_SYN_SRC_FILES_ABS ${CMAKE_CURRENT_SOURCE_DIR}/${_src})
endforeach (_src ${MODEL_VERILOG_SYN_SRC_FILES})

foreach (_src ${MODEL_VHDL_SYN_SRC_FILES})
    list(APPEND MODEL_VHDL_SYN_SRC_FILES_ABS ${CMAKE_CURRENT_SOURCE_DIR}/${_src})
endforeach (_src ${MODEL_VHDL_SYN_SRC_FILES})

set(ALTERA_VERILOG_SYN_SRC_FILES 	${ALTERA_VERILOG_SYN_SRC_FILES}	PARENT_SCOPE)
set(ALTERA_VHDL_SYN_SRC_FILES 		${ALTERA_VHDL_SYN_SRC_FILES} 	PARENT_SCOPE)
set(XILINX_VERILOG_SYN_SRC_FILES 	${XILINX_VERILOG_SYN_SRC_FILES}	PARENT_SCOPE)
set(XILINX_VHDL_SYN_SRC_FILES 		${XILINX_VHDL_SYN_SRC_FILES} 	PARENT_SCOPE)
set(MODEL_VERILOG_SYN_SRC_FILES 	${MODEL_VERILOG_SYN_SRC_FILES}	PARENT_SCOPE)
set(MODEL_VHDL_SYN_SRC_FILES 		${MODEL_VHDL_SYN_SRC_FILES} 	PARENT_SCOPE)
