# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../adder.srcs/sources_1/new/CLA_16.v" \
"../../../../adder.srcs/sources_1/new/adder32.v" \
"../../../../adder.srcs/sources_1/new/adder_1bit.v" \
"../../../../adder.srcs/sources_1/new/adder_4.v" \
"../../../../adder.srcs/sources_1/new/adder_4CLA.v" \
"../../../../../../sourcecode/source_code/1_adder/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
