[
  {
    "DESIGN": "128b1",
    "CELL": "mem/ram_reg_1",
    "TILE": "BRAM_L_X6Y20",
    "CELLTYPE": "RAMB18E1",
    "LOC": "RAMB18_X0Y8",
    "MEM.PORTA.DATA_BIT_LAYOUT": "p0_d1",
    "RTL_RAM_NAME": "mem/ram",
    "RAM_EXTENSION_A": "NONE",
    "RAM_MODE": "TDP",
    "READ_WIDTH_A": 18,
    "READ_WIDTH_B": 18,
    "WRITE_WIDTH_A": 18,
    "WRITE_WIDTH_B": 18,
    "RAM_OFFSET": "NONE",
    "BRAM_ADDR_BEGIN": 0,
    "BRAM_ADDR_END": 1023,
    "BRAM_SLICE_BEGIN": 0,
    "BRAM_SLICE_END": 0,
    "RAM_ADDR_BEGIN": "0",
    "RAM_ADDR_END": "1023",
    "RAM_SLICE_BEGIN": "0",
    "RAM_SLICE_END": "0",
    "PART": "xc7a100tfgg676-1"
  },
  {
    "DESIGN": "128b1",
    "CELL": "mem/ram_reg_2",
    "TILE": "BRAM_L_X6Y5",
    "CELLTYPE": "RAMB18E1",
    "LOC": "RAMB18_X0Y2",
    "MEM.PORTA.DATA_BIT_LAYOUT": "p0_d1",
    "RTL_RAM_NAME": "mem/ram",
    "RAM_EXTENSION_A": "NONE",
    "RAM_MODE": "TDP",
    "READ_WIDTH_A": 18,
    "READ_WIDTH_B": 18,
    "WRITE_WIDTH_A": 18,
    "WRITE_WIDTH_B": 18,
    "RAM_OFFSET": "NONE",
    "BRAM_ADDR_BEGIN": 0,
    "BRAM_ADDR_END": 1023,
    "BRAM_SLICE_BEGIN": 0,
    "BRAM_SLICE_END": 0,
    "RAM_ADDR_BEGIN": "0",
    "RAM_ADDR_END": "1023",
    "RAM_SLICE_BEGIN": "0",
    "RAM_SLICE_END": "0",
    "PART": "xc7a100tfgg676-1"
  },
  {
    "DESIGN": "128b1",
    "CELL": "mem/ram_reg_3",
    "TILE": "BRAM_L_X6Y10",
    "CELLTYPE": "RAMB18E1",
    "LOC": "RAMB18_X0Y4",
    "MEM.PORTA.DATA_BIT_LAYOUT": "p0_d1",
    "RTL_RAM_NAME": "mem/ram",
    "RAM_EXTENSION_A": "NONE",
    "RAM_MODE": "TDP",
    "READ_WIDTH_A": 18,
    "READ_WIDTH_B": 18,
    "WRITE_WIDTH_A": 18,
    "WRITE_WIDTH_B": 18,
    "RAM_OFFSET": "NONE",
    "BRAM_ADDR_BEGIN": 0,
    "BRAM_ADDR_END": 1023,
    "BRAM_SLICE_BEGIN": 0,
    "BRAM_SLICE_END": 0,
    "RAM_ADDR_BEGIN": "0",
    "RAM_ADDR_END": "1023",
    "RAM_SLICE_BEGIN": "0",
    "RAM_SLICE_END": "0",
    "PART": "xc7a100tfgg676-1"
  }
]
