
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -15.13

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[1]$_DFF_P_/CK (DFF_X1)
     1    2.24    0.01    0.06    0.06 ^ u0.u2.d[1]$_DFF_P_/QN (DFF_X1)
                                         _00419_ (net)
                  0.01    0.00    0.06 ^ _15896_/A (XNOR2_X1)
     2    4.12    0.01    0.02    0.08 v _15896_/ZN (XNOR2_X1)
                                         _06739_ (net)
                  0.01    0.00    0.08 v _16000_/B1 (AOI21_X1)
     1    1.25    0.01    0.02    0.11 ^ _16000_/ZN (AOI21_X1)
                                         _00352_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][9]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][9]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.09    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   21.78    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.11 v _18298_/A (INV_X4)
     5   17.34    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18311_/A (BUF_X4)
    10   35.89    0.02    0.04    0.17 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.00    0.17 ^ _18487_/A (BUF_X4)
    10   30.11    0.02    0.04    0.21 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.21 ^ _18488_/A (BUF_X2)
    10   39.85    0.05    0.07    0.28 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.05    0.00    0.28 ^ _23893_/S (MUX2_X1)
     2    7.89    0.02    0.08    0.36 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.36 v _23894_/B (XOR2_X2)
     5   10.42    0.02    0.07    0.42 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.42 v _23895_/A (INV_X1)
     2    5.10    0.01    0.03    0.45 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.01    0.00    0.45 ^ _23896_/A (BUF_X4)
    10   25.31    0.02    0.03    0.48 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.48 ^ _23897_/A (BUF_X4)
    17   51.17    0.03    0.05    0.53 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.53 ^ _29713_/B (HA_X1)
     3    5.45    0.02    0.05    0.58 ^ _29713_/CO (HA_X1)
                                         _15059_ (net)
                  0.02    0.00    0.58 ^ _24027_/A (BUF_X2)
    10   23.13    0.03    0.05    0.63 ^ _24027_/Z (BUF_X2)
                                         _01073_ (net)
                  0.03    0.00    0.63 ^ _24028_/A (INV_X1)
     6   14.57    0.02    0.03    0.66 v _24028_/ZN (INV_X1)
                                         _01074_ (net)
                  0.02    0.00    0.66 v _24029_/A1 (NOR3_X2)
     3    7.30    0.04    0.05    0.72 ^ _24029_/ZN (NOR3_X2)
                                         _01075_ (net)
                  0.04    0.00    0.72 ^ _24030_/B2 (OAI21_X1)
     1    1.56    0.02    0.02    0.74 v _24030_/ZN (OAI21_X1)
                                         _01076_ (net)
                  0.02    0.00    0.74 v _24031_/A4 (NAND4_X1)
     1    1.14    0.01    0.02    0.76 ^ _24031_/ZN (NAND4_X1)
                                         _01077_ (net)
                  0.01    0.00    0.76 ^ _24032_/A4 (AND4_X1)
     2    3.54    0.02    0.06    0.83 ^ _24032_/ZN (AND4_X1)
                                         _01078_ (net)
                  0.02    0.00    0.83 ^ _24083_/A1 (NOR2_X1)
     1    1.42    0.01    0.01    0.84 v _24083_/ZN (NOR2_X1)
                                         _01128_ (net)
                  0.01    0.00    0.84 v _24138_/B1 (OAI221_X1)
     1   11.08    0.08    0.09    0.93 ^ _24138_/ZN (OAI221_X1)
                                         _00096_ (net)
                  0.08    0.00    0.93 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.09    0.01    0.08    0.08 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.08 v _18258_/A (BUF_X4)
     5   21.78    0.01    0.03    0.11 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.11 v _18298_/A (INV_X4)
     5   17.34    0.01    0.02    0.13 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.13 ^ _18311_/A (BUF_X4)
    10   35.89    0.02    0.04    0.17 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.00    0.17 ^ _18487_/A (BUF_X4)
    10   30.11    0.02    0.04    0.21 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.21 ^ _18488_/A (BUF_X2)
    10   39.85    0.05    0.07    0.28 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.05    0.00    0.28 ^ _23893_/S (MUX2_X1)
     2    7.89    0.02    0.08    0.36 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.36 v _23894_/B (XOR2_X2)
     5   10.42    0.02    0.07    0.42 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.42 v _23895_/A (INV_X1)
     2    5.10    0.01    0.03    0.45 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.01    0.00    0.45 ^ _23896_/A (BUF_X4)
    10   25.31    0.02    0.03    0.48 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.48 ^ _23897_/A (BUF_X4)
    17   51.17    0.03    0.05    0.53 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.53 ^ _29713_/B (HA_X1)
     3    5.45    0.02    0.05    0.58 ^ _29713_/CO (HA_X1)
                                         _15059_ (net)
                  0.02    0.00    0.58 ^ _24027_/A (BUF_X2)
    10   23.13    0.03    0.05    0.63 ^ _24027_/Z (BUF_X2)
                                         _01073_ (net)
                  0.03    0.00    0.63 ^ _24028_/A (INV_X1)
     6   14.57    0.02    0.03    0.66 v _24028_/ZN (INV_X1)
                                         _01074_ (net)
                  0.02    0.00    0.66 v _24029_/A1 (NOR3_X2)
     3    7.30    0.04    0.05    0.72 ^ _24029_/ZN (NOR3_X2)
                                         _01075_ (net)
                  0.04    0.00    0.72 ^ _24030_/B2 (OAI21_X1)
     1    1.56    0.02    0.02    0.74 v _24030_/ZN (OAI21_X1)
                                         _01076_ (net)
                  0.02    0.00    0.74 v _24031_/A4 (NAND4_X1)
     1    1.14    0.01    0.02    0.76 ^ _24031_/ZN (NAND4_X1)
                                         _01077_ (net)
                  0.01    0.00    0.76 ^ _24032_/A4 (AND4_X1)
     2    3.54    0.02    0.06    0.83 ^ _24032_/ZN (AND4_X1)
                                         _01078_ (net)
                  0.02    0.00    0.83 ^ _24083_/A1 (NOR2_X1)
     1    1.42    0.01    0.01    0.84 v _24083_/ZN (NOR2_X1)
                                         _01128_ (net)
                  0.01    0.00    0.84 v _24138_/B1 (OAI221_X1)
     1   11.08    0.08    0.09    0.93 ^ _24138_/ZN (OAI221_X1)
                                         _00096_ (net)
                  0.08    0.00    0.93 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.08e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.76e-01   5.07e-04   3.43e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.53e-01 100.0%
                          49.8%      50.1%       0.2%
