# ğŸš¦ Traffic Light Controller using Verilog and EDA Playground

## ğŸ“Œ Project Overview

This project simulates a Traffic Light Controller for a T-intersection using Verilog HDL. Designed to manage traffic flow efficiently, the controller cycles through standard Red, Yellow, and Green states based on a clock input and timing logic. The simulation was performed using [EDA Playground](https://www.edaplayground.com/), a cloud-based platform for HDL design and testing.

## ğŸ¯ Objective

To design and simulate a finite state machine (FSM)-based traffic control system that:
- Ensures safe and timed switching of lights at a T-junction.
- Minimizes traffic congestion by managing two road directions.

## ğŸ›  Technologies Used

- **Verilog HDL** â€“ for hardware logic design  
- **EDA Playground** â€“ for online simulation and waveform visualization  
- **FSM (Finite State Machine)** â€“ for control logic implementation

## ğŸ“ Files Included

Traffic Light Controller/
â”œâ”€â”€ traffic_light_controller.v # Main Verilog code for traffic light FSM
â”œâ”€â”€ testbench.v # Testbench to simulate the traffic controller
â”œâ”€â”€ waveform.png # Screenshot of waveform simulation results
â”œâ”€â”€ README.md # This file


## ğŸ”„ Working Principle

- Implements a state machine with defined states: RED, GREEN, YELLOW
- Uses a counter and clock to handle light duration
- The controller ensures only one direction gets GREEN at a time

## âœ… How to Run

1. Visit [EDA Playground](https://www.edaplayground.com/)
2. Paste the contents of `traffic_light_controller.v` and `testbench.v`
3. Select a simulator like **Icarus Verilog**
4. Click **Run** to simulate and observe waveform outputs

## ğŸ§  Key Features

- Modular and readable Verilog code
- Parameterized timing logic for flexibility
- Designed for extensibility to real-time hardware applications

## ğŸ‘¨â€ğŸ’» Author

- **Soumya Ranjan Sahu**  
  B.Tech, Electronics & Instrumentation  
  National Institute of Technology, Rourkela
