
out.elf:     file format elf32-tradlittlemips


Disassembly of section .config_BFC02FF0:

bfc02ff0 <__config_BFC02FF0>:
bfc02ff0:	ff ff fe fa                                         ....

Disassembly of section .config_BFC02FF4:

bfc02ff4 <__config_BFC02FF4>:
bfc02ff4:	d9 79 f8 ff                                         .y..

Disassembly of section .config_BFC02FF8:

bfc02ff8 <__config_BFC02FF8>:
bfc02ff8:	db ce 6c ff                                         ..l.

Disassembly of section .config_BFC02FFC:

bfc02ffc <__config_BFC02FFC>:
bfc02ffc:	ff ff ff 7e                                         ...~

Disassembly of section .reset:

bd001970 <_reset>:
bd001970:	0f40065e 	jal	bd001978 <_startup>
bd001974:	00000000 	nop

bd001978 <_startup>:
bd001978:	401a6000 	mfc0	k0,c0_status
bd00197c:	7f5a04c0 	ext	k0,k0,0x13,0x1
bd001980:	13400005 	beqz	k0,bd001998 <_no_nmi>
bd001984:	00000000 	nop
bd001988:	3c1a9d00 	lui	k0,0x9d00
bd00198c:	275a2508 	addiu	k0,k0,9480
bd001990:	03400008 	jr	k0
bd001994:	00000000 	nop

bd001998 <_no_nmi>:
bd001998:	3c1da002 	lui	sp,0xa002
bd00199c:	27bdfff0 	addiu	sp,sp,-16
bd0019a0:	3c1ca000 	lui	gp,0xa000
bd0019a4:	279c7ff0 	addiu	gp,gp,32752
bd0019a8:	40096002 	mfc0	t1,c0_srsctl
bd0019ac:	01205820 	add	t3,t1,zero
bd0019b0:	7d2a1e80 	ext	t2,t1,0x1a,0x4
bd0019b4:	7d494984 	ins	t1,t2,0x6,0x4
bd0019b8:	40896002 	mtc0	t1,c0_srsctl
bd0019bc:	000000c0 	ehb
bd0019c0:	41dce000 	wrpgpr	gp,gp
bd0019c4:	408b6002 	mtc0	t3,c0_srsctl
bd0019c8:	000000c0 	ehb
bd0019cc:	3c089d00 	lui	t0,0x9d00
bd0019d0:	25082520 	addiu	t0,t0,9504
bd0019d4:	0100f809 	jalr	t0
bd0019d8:	00000000 	nop

bd0019dc <_start_bss_init>:
bd0019dc:	3c08a000 	lui	t0,0xa000
bd0019e0:	25080000 	addiu	t0,t0,0
bd0019e4:	3c09a000 	lui	t1,0xa000
bd0019e8:	25290004 	addiu	t1,t1,4
bd0019ec:	10000006 	b	bd001a08 <_bss_check>
bd0019f0:	00000000 	nop

bd0019f4 <_bss_init>:
bd0019f4:	ad000000 	sw	zero,0(t0)
bd0019f8:	ad000004 	sw	zero,4(t0)
bd0019fc:	ad000008 	sw	zero,8(t0)
bd001a00:	ad00000c 	sw	zero,12(t0)
bd001a04:	25080010 	addiu	t0,t0,16

bd001a08 <_bss_check>:
bd001a08:	0109082b 	sltu	at,t0,t1
bd001a0c:	1420fff9 	bnez	at,bd0019f4 <_bss_init>
bd001a10:	00000000 	nop
bd001a14:	3c089d00 	lui	t0,0x9d00
bd001a18:	250822f4 	addiu	t0,t0,8948
bd001a1c:	0100f809 	jalr	t0
bd001a20:	00000000 	nop
bd001a24:	3c090000 	lui	t1,0x0
bd001a28:	25290000 	addiu	t1,t1,0
bd001a2c:	11200010 	beqz	t1,bd001a70 <_ramfunc_done>
bd001a30:	00000000 	nop
bd001a34:	3c090002 	lui	t1,0x2
bd001a38:	25290000 	addiu	t1,t1,0
bd001a3c:	3c0abf88 	lui	t2,0xbf88
bd001a40:	254a2010 	addiu	t2,t2,8208
bd001a44:	ad490000 	sw	t1,0(t2)
bd001a48:	3c090002 	lui	t1,0x2
bd001a4c:	25290000 	addiu	t1,t1,0
bd001a50:	3c0abf88 	lui	t2,0xbf88
bd001a54:	254a2020 	addiu	t2,t2,8224
bd001a58:	ad490000 	sw	t1,0(t2)
bd001a5c:	3c090002 	lui	t1,0x2
bd001a60:	25290000 	addiu	t1,t1,0
bd001a64:	3c0abf88 	lui	t2,0xbf88
bd001a68:	254a2030 	addiu	t2,t2,8240
bd001a6c:	ad490000 	sw	t1,0(t2)

bd001a70 <_ramfunc_done>:
bd001a70:	40804800 	mtc0	zero,c0_count
bd001a74:	240affff 	li	t2,-1
bd001a78:	408a5800 	mtc0	t2,c0_compare
bd001a7c:	3c080040 	lui	t0,0x40
bd001a80:	400a6000 	mfc0	t2,c0_status
bd001a84:	010a5025 	or	t2,t0,t2
bd001a88:	408a6000 	mtc0	t2,c0_status
bd001a8c:	3c099d00 	lui	t1,0x9d00
bd001a90:	25290000 	addiu	t1,t1,0
bd001a94:	000000c0 	ehb
bd001a98:	40897801 	mtc0	t1,c0_ebase
bd001a9c:	3c090000 	lui	t1,0x0
bd001aa0:	25290001 	addiu	t1,t1,1
bd001aa4:	240a0000 	li	t2,0
bd001aa8:	7d2a4944 	ins	t2,t1,0x5,0x5
bd001aac:	408a6001 	mtc0	t2,c0_intctl
bd001ab0:	3c090080 	lui	t1,0x80
bd001ab4:	40896800 	mtc0	t1,c0_cause
bd001ab8:	40088000 	mfc0	t0,c0_config
bd001abc:	7d090580 	ext	t1,t0,0x16,0x1
bd001ac0:	00094c40 	sll	t1,t1,0x11
bd001ac4:	40086000 	mfc0	t0,c0_status
bd001ac8:	3c010058 	lui	at,0x58
bd001acc:	01014024 	and	t0,t0,at
bd001ad0:	01284025 	or	t0,t1,t0
bd001ad4:	40886000 	mtc0	t0,c0_status
bd001ad8:	000000c0 	ehb
bd001adc:	3c089d00 	lui	t0,0x9d00
bd001ae0:	25082528 	addiu	t0,t0,9512
bd001ae4:	0100f809 	jalr	t0
bd001ae8:	00000000 	nop
bd001aec:	40086000 	mfc0	t0,c0_status
bd001af0:	3c01ffbf 	lui	at,0xffbf
bd001af4:	3421ffff 	ori	at,at,0xffff
bd001af8:	01014024 	and	t0,t0,at
bd001afc:	40886000 	mtc0	t0,c0_status
bd001b00:	30840000 	andi	a0,a0,0x0
bd001b04:	30a50000 	andi	a1,a1,0x0
bd001b08:	3c089d00 	lui	t0,0x9d00
bd001b0c:	25082378 	addiu	t0,t0,9080
bd001b10:	01000008 	jr	t0
bd001b14:	00000000 	nop

Disassembly of section .bev_excpt:

bd001cf0 <_bev_exception>:
bd001cf0:	3c1a9d00 	lui	k0,0x9d00
bd001cf4:	275a23cc 	addiu	k0,k0,9164
bd001cf8:	03400008 	jr	k0
bd001cfc:	00000000 	nop

Disassembly of section .app_excpt:

9d000180 <_gen_exception>:
9d000180:	3c1a9d00 	lui	k0,0x9d00
9d000184:	275a2218 	addiu	k0,k0,8728
9d000188:	03400008 	jr	k0
9d00018c:	00000000 	nop

Disassembly of section .vector_0:

9d000200 <__vector_dispatch_0>:
9d000200:	0b400917 	j	9d00245c <.LFE0>
9d000204:	00000000 	nop

Disassembly of section .vector_1:

9d000220 <__vector_dispatch_1>:
9d000220:	0b400917 	j	9d00245c <.LFE0>
9d000224:	00000000 	nop

Disassembly of section .vector_2:

9d000240 <__vector_dispatch_2>:
9d000240:	0b400917 	j	9d00245c <.LFE0>
9d000244:	00000000 	nop

Disassembly of section .vector_3:

9d000260 <__vector_dispatch_3>:
9d000260:	0b400917 	j	9d00245c <.LFE0>
9d000264:	00000000 	nop

Disassembly of section .vector_4:

9d000280 <__vector_dispatch_4>:
9d000280:	0b400917 	j	9d00245c <.LFE0>
9d000284:	00000000 	nop

Disassembly of section .vector_5:

9d0002a0 <__vector_dispatch_5>:
9d0002a0:	0b400917 	j	9d00245c <.LFE0>
9d0002a4:	00000000 	nop

Disassembly of section .vector_6:

9d0002c0 <__vector_dispatch_6>:
9d0002c0:	0b400917 	j	9d00245c <.LFE0>
9d0002c4:	00000000 	nop

Disassembly of section .vector_7:

9d0002e0 <__vector_dispatch_7>:
9d0002e0:	0b400917 	j	9d00245c <.LFE0>
9d0002e4:	00000000 	nop

Disassembly of section .vector_8:

9d000300 <__vector_dispatch_8>:
9d000300:	0b400780 	j	9d001e00 <Controller>
9d000304:	00000000 	nop

Disassembly of section .vector_9:

9d000320 <__vector_dispatch_9>:
9d000320:	0b400917 	j	9d00245c <.LFE0>
9d000324:	00000000 	nop

Disassembly of section .vector_10:

9d000340 <__vector_dispatch_10>:
9d000340:	0b400917 	j	9d00245c <.LFE0>
9d000344:	00000000 	nop

Disassembly of section .vector_11:

9d000360 <__vector_dispatch_11>:
9d000360:	0b400917 	j	9d00245c <.LFE0>
9d000364:	00000000 	nop

Disassembly of section .vector_12:

9d000380 <__vector_dispatch_12>:
9d000380:	0b400917 	j	9d00245c <.LFE0>
9d000384:	00000000 	nop

Disassembly of section .vector_13:

9d0003a0 <__vector_dispatch_13>:
9d0003a0:	0b400917 	j	9d00245c <.LFE0>
9d0003a4:	00000000 	nop

Disassembly of section .vector_14:

9d0003c0 <__vector_dispatch_14>:
9d0003c0:	0b400917 	j	9d00245c <.LFE0>
9d0003c4:	00000000 	nop

Disassembly of section .vector_15:

9d0003e0 <__vector_dispatch_15>:
9d0003e0:	0b400917 	j	9d00245c <.LFE0>
9d0003e4:	00000000 	nop

Disassembly of section .vector_16:

9d000400 <__vector_dispatch_16>:
9d000400:	0b400917 	j	9d00245c <.LFE0>
9d000404:	00000000 	nop

Disassembly of section .vector_17:

9d000420 <__vector_dispatch_17>:
9d000420:	0b400917 	j	9d00245c <.LFE0>
9d000424:	00000000 	nop

Disassembly of section .vector_18:

9d000440 <__vector_dispatch_18>:
9d000440:	0b400917 	j	9d00245c <.LFE0>
9d000444:	00000000 	nop

Disassembly of section .vector_19:

9d000460 <__vector_dispatch_19>:
9d000460:	0b400917 	j	9d00245c <.LFE0>
9d000464:	00000000 	nop

Disassembly of section .vector_20:

9d000480 <__vector_dispatch_20>:
9d000480:	0b400917 	j	9d00245c <.LFE0>
9d000484:	00000000 	nop

Disassembly of section .vector_21:

9d0004a0 <__vector_dispatch_21>:
9d0004a0:	0b400917 	j	9d00245c <.LFE0>
9d0004a4:	00000000 	nop

Disassembly of section .vector_22:

9d0004c0 <__vector_dispatch_22>:
9d0004c0:	0b400917 	j	9d00245c <.LFE0>
9d0004c4:	00000000 	nop

Disassembly of section .vector_23:

9d0004e0 <__vector_dispatch_23>:
9d0004e0:	0b400917 	j	9d00245c <.LFE0>
9d0004e4:	00000000 	nop

Disassembly of section .vector_24:

9d000500 <__vector_dispatch_24>:
9d000500:	0b400917 	j	9d00245c <.LFE0>
9d000504:	00000000 	nop

Disassembly of section .vector_25:

9d000520 <__vector_dispatch_25>:
9d000520:	0b400917 	j	9d00245c <.LFE0>
9d000524:	00000000 	nop

Disassembly of section .vector_26:

9d000540 <__vector_dispatch_26>:
9d000540:	0b400917 	j	9d00245c <.LFE0>
9d000544:	00000000 	nop

Disassembly of section .vector_27:

9d000560 <__vector_dispatch_27>:
9d000560:	0b400917 	j	9d00245c <.LFE0>
9d000564:	00000000 	nop

Disassembly of section .vector_28:

9d000580 <__vector_dispatch_28>:
9d000580:	0b400917 	j	9d00245c <.LFE0>
9d000584:	00000000 	nop

Disassembly of section .vector_29:

9d0005a0 <__vector_dispatch_29>:
9d0005a0:	0b400917 	j	9d00245c <.LFE0>
9d0005a4:	00000000 	nop

Disassembly of section .vector_30:

9d0005c0 <__vector_dispatch_30>:
9d0005c0:	0b400917 	j	9d00245c <.LFE0>
9d0005c4:	00000000 	nop

Disassembly of section .vector_31:

9d0005e0 <__vector_dispatch_31>:
9d0005e0:	0b400917 	j	9d00245c <.LFE0>
9d0005e4:	00000000 	nop

Disassembly of section .vector_32:

9d000600 <__vector_dispatch_32>:
9d000600:	0b400917 	j	9d00245c <.LFE0>
9d000604:	00000000 	nop

Disassembly of section .vector_33:

9d000620 <__vector_dispatch_33>:
9d000620:	0b400917 	j	9d00245c <.LFE0>
9d000624:	00000000 	nop

Disassembly of section .vector_34:

9d000640 <__vector_dispatch_34>:
9d000640:	0b400917 	j	9d00245c <.LFE0>
9d000644:	00000000 	nop

Disassembly of section .vector_35:

9d000660 <__vector_dispatch_35>:
9d000660:	0b400917 	j	9d00245c <.LFE0>
9d000664:	00000000 	nop

Disassembly of section .vector_36:

9d000680 <__vector_dispatch_36>:
9d000680:	0b400917 	j	9d00245c <.LFE0>
9d000684:	00000000 	nop

Disassembly of section .vector_37:

9d0006a0 <__vector_dispatch_37>:
9d0006a0:	0b400917 	j	9d00245c <.LFE0>
9d0006a4:	00000000 	nop

Disassembly of section .vector_38:

9d0006c0 <__vector_dispatch_38>:
9d0006c0:	0b400917 	j	9d00245c <.LFE0>
9d0006c4:	00000000 	nop

Disassembly of section .vector_39:

9d0006e0 <__vector_dispatch_39>:
9d0006e0:	0b400917 	j	9d00245c <.LFE0>
9d0006e4:	00000000 	nop

Disassembly of section .vector_40:

9d000700 <__vector_dispatch_40>:
9d000700:	0b400917 	j	9d00245c <.LFE0>
9d000704:	00000000 	nop

Disassembly of section .vector_41:

9d000720 <__vector_dispatch_41>:
9d000720:	0b400917 	j	9d00245c <.LFE0>
9d000724:	00000000 	nop

Disassembly of section .vector_42:

9d000740 <__vector_dispatch_42>:
9d000740:	0b400917 	j	9d00245c <.LFE0>
9d000744:	00000000 	nop

Disassembly of section .vector_43:

9d000760 <__vector_dispatch_43>:
9d000760:	0b400917 	j	9d00245c <.LFE0>
9d000764:	00000000 	nop

Disassembly of section .vector_44:

9d000780 <__vector_dispatch_44>:
9d000780:	0b400917 	j	9d00245c <.LFE0>
9d000784:	00000000 	nop

Disassembly of section .vector_45:

9d0007a0 <__vector_dispatch_45>:
9d0007a0:	0b400917 	j	9d00245c <.LFE0>
9d0007a4:	00000000 	nop

Disassembly of section .vector_46:

9d0007c0 <__vector_dispatch_46>:
9d0007c0:	0b400917 	j	9d00245c <.LFE0>
9d0007c4:	00000000 	nop

Disassembly of section .vector_47:

9d0007e0 <__vector_dispatch_47>:
9d0007e0:	0b400917 	j	9d00245c <.LFE0>
9d0007e4:	00000000 	nop

Disassembly of section .vector_48:

9d000800 <__vector_dispatch_48>:
9d000800:	0b400917 	j	9d00245c <.LFE0>
9d000804:	00000000 	nop

Disassembly of section .vector_49:

9d000820 <__vector_dispatch_49>:
9d000820:	0b400917 	j	9d00245c <.LFE0>
9d000824:	00000000 	nop

Disassembly of section .vector_50:

9d000840 <__vector_dispatch_50>:
9d000840:	0b400917 	j	9d00245c <.LFE0>
9d000844:	00000000 	nop

Disassembly of section .vector_51:

9d000860 <__vector_dispatch_51>:
9d000860:	0b400917 	j	9d00245c <.LFE0>
9d000864:	00000000 	nop

Disassembly of section ._debug_exception:

bfc00480 <__DbgExecReturn>:
bfc00480:	409bf800 	mtc0	k1,c0_desave
bfc00484:	000000c0 	ehb
bfc00488:	3c1b9d00 	lui	k1,0x9d00
bfc0048c:	277b24a4 	addiu	k1,k1,9380
bfc00490:	13600002 	beqz	k1,bfc0049c <__DbgExecReturn+0x1c>
bfc00494:	00000000 	nop
bfc00498:	409bc000 	mtc0	k1,c0_depc
bfc0049c:	401bf800 	mfc0	k1,c0_desave
bfc004a0:	000000c0 	ehb
bfc004a4:	4200001f 	deret
bfc004a8:	00000000 	nop

Disassembly of section .text:

9d001e00 <Controller>:

#define NUMSAMPS 1000     // number of points in waveform

static volatile int Waveform[NUMSAMPS]; // waveform

void __ISR(_TIMER_2_VECTOR, IPL5SOFT) Controller(void) {
9d001e00:	415de800 	rdpgpr	sp,sp
9d001e04:	401a7000 	mfc0	k0,c0_epc
9d001e08:	401b6000 	mfc0	k1,c0_status
9d001e0c:	27bdffe0 	addiu	sp,sp,-32
9d001e10:	afba001c 	sw	k0,28(sp)
9d001e14:	401a6002 	mfc0	k0,c0_srsctl
9d001e18:	afbb0018 	sw	k1,24(sp)
9d001e1c:	afba0014 	sw	k0,20(sp)
9d001e20:	7c1b7844 	ins	k1,zero,0x1,0xf
9d001e24:	377b1400 	ori	k1,k1,0x1400
9d001e28:	409b6000 	mtc0	k1,c0_status
9d001e2c:	afa4000c 	sw	a0,12(sp)
9d001e30:	afa30008 	sw	v1,8(sp)
9d001e34:	afa20004 	sw	v0,4(sp)
  static int counter = 0;

  OC1RS = Waveform[counter];  // set duty cycle based on counter
9d001e38:	8f828010 	lw	v0,-32752(gp)
9d001e3c:	00022080 	sll	a0,v0,0x2
9d001e40:	3c03a000 	lui	v1,0xa000
9d001e44:	24630004 	addiu	v1,v1,4
9d001e48:	00831821 	addu	v1,a0,v1
9d001e4c:	8c640000 	lw	a0,0(v1)
9d001e50:	3c03bf80 	lui	v1,0xbf80
9d001e54:	ac643020 	sw	a0,12320(v1)
  counter++;
9d001e58:	24420001 	addiu	v0,v0,1
  if (counter == NUMSAMPS){
9d001e5c:	240303e8 	li	v1,1000
9d001e60:	50430003 	beql	v0,v1,9d001e70 <Controller+0x70>
9d001e64:	af808010 	sw	zero,-32752(gp)

void __ISR(_TIMER_2_VECTOR, IPL5SOFT) Controller(void) {
  static int counter = 0;

  OC1RS = Waveform[counter];  // set duty cycle based on counter
  counter++;
9d001e68:	0b4007a2 	j	9d001e88 <Controller+0x88>
9d001e6c:	af828010 	sw	v0,-32752(gp)
  if (counter == NUMSAMPS){
    counter = 0;
    NU32_LED1 = !NU32_LED1;   // Use LED1 for debugging
9d001e70:	3c02bf88 	lui	v0,0xbf88
9d001e74:	8c446160 	lw	a0,24928(v0)
9d001e78:	38840001 	xori	a0,a0,0x1
9d001e7c:	90436160 	lbu	v1,24928(v0)
9d001e80:	7c830004 	ins	v1,a0,0x0,0x1
9d001e84:	a0436160 	sb	v1,24928(v0)
  }

  IFS0bits.T2IF = 0;            // clear interrupt flag IFS0<8>
9d001e88:	3c02bf88 	lui	v0,0xbf88
9d001e8c:	8c431030 	lw	v1,4144(v0)
9d001e90:	7c034204 	ins	v1,zero,0x8,0x1
9d001e94:	ac431030 	sw	v1,4144(v0)
}
9d001e98:	8fa4000c 	lw	a0,12(sp)
9d001e9c:	8fa30008 	lw	v1,8(sp)
9d001ea0:	8fa20004 	lw	v0,4(sp)
9d001ea4:	41606000 	di
9d001ea8:	000000c0 	ehb
9d001eac:	8fba001c 	lw	k0,28(sp)
9d001eb0:	8fbb0018 	lw	k1,24(sp)
9d001eb4:	409a7000 	mtc0	k0,c0_epc
9d001eb8:	8fba0014 	lw	k0,20(sp)
9d001ebc:	27bd0020 	addiu	sp,sp,32
9d001ec0:	409a6002 	mtc0	k0,c0_srsctl
9d001ec4:	41dde800 	wrpgpr	sp,sp
9d001ec8:	409b6000 	mtc0	k1,c0_status
9d001ecc:	42000018 	eret

9d001ed0 <makeWaveform>:
  }
  return 0;
}

void makeWaveform(){
  int i = 0, center = (PR3 + 1)/2, A = center/2;
9d001ed0:	3c02bf80 	lui	v0,0xbf80
9d001ed4:	8c430a20 	lw	v1,2592(v0)
9d001ed8:	24630001 	addiu	v1,v1,1
9d001edc:	00031842 	srl	v1,v1,0x1
9d001ee0:	00033043 	sra	a2,v1,0x1
  for (i = 0; i < NUMSAMPS; i++){
9d001ee4:	00001021 	move	v0,zero
    if (i < NUMSAMPS/2){
        Waveform[i] = center + A;
    }
    else{
      Waveform[i] = center - A;
9d001ee8:	00663823 	subu	a3,v1,a2
9d001eec:	3c05a000 	lui	a1,0xa000
9d001ef0:	24a50004 	addiu	a1,a1,4

void makeWaveform(){
  int i = 0, center = (PR3 + 1)/2, A = center/2;
  for (i = 0; i < NUMSAMPS; i++){
    if (i < NUMSAMPS/2){
        Waveform[i] = center + A;
9d001ef4:	00663021 	addu	a2,v1,a2
  return 0;
}

void makeWaveform(){
  int i = 0, center = (PR3 + 1)/2, A = center/2;
  for (i = 0; i < NUMSAMPS; i++){
9d001ef8:	240403e8 	li	a0,1000
    if (i < NUMSAMPS/2){
9d001efc:	284301f4 	slti	v1,v0,500
9d001f00:	10600005 	beqz	v1,9d001f18 <makeWaveform+0x48>
9d001f04:	00021880 	sll	v1,v0,0x2
        Waveform[i] = center + A;
9d001f08:	00651821 	addu	v1,v1,a1
9d001f0c:	ac660000 	sw	a2,0(v1)
9d001f10:	0b4007c9 	j	9d001f24 <makeWaveform+0x54>
9d001f14:	24420001 	addiu	v0,v0,1
    }
    else{
      Waveform[i] = center - A;
9d001f18:	00651821 	addu	v1,v1,a1
9d001f1c:	ac670000 	sw	a3,0(v1)
  return 0;
}

void makeWaveform(){
  int i = 0, center = (PR3 + 1)/2, A = center/2;
  for (i = 0; i < NUMSAMPS; i++){
9d001f20:	24420001 	addiu	v0,v0,1
9d001f24:	5444fff6 	bnel	v0,a0,9d001f00 <makeWaveform+0x30>
9d001f28:	284301f4 	slti	v1,v0,500
    }
    else{
      Waveform[i] = center - A;
    }
  }
}
9d001f2c:	03e00008 	jr	ra
9d001f30:	00000000 	nop

9d001f34 <main>:
  IFS0bits.T2IF = 0;            // clear interrupt flag IFS0<8>
}

void makeWaveform();

int main(void) {
9d001f34:	27bdffe8 	addiu	sp,sp,-24
9d001f38:	afbf0014 	sw	ra,20(sp)
  NU32_Startup();          // cache on, interrupts on, LED/button init, UART init
9d001f3c:	0f400815 	jal	9d002054 <NU32_Startup>
9d001f40:	00000000 	nop

9d001f44 <.LVL6>:

  // Setup OC1 and Timer3
  T3CONbits.TCKPS = 0;     // Timer3 prescaler N=1
9d001f44:	3c03bf80 	lui	v1,0xbf80
9d001f48:	94620a00 	lhu	v0,2560(v1)
9d001f4c:	7c023104 	ins	v0,zero,0x4,0x3
9d001f50:	a4620a00 	sh	v0,2560(v1)
  PR3 = 3999;              // period = 80Mhz /((PR3+1) * N) = 20kHz
9d001f54:	24040f9f 	li	a0,3999
9d001f58:	3c02bf80 	lui	v0,0xbf80
9d001f5c:	ac440a20 	sw	a0,2592(v0)
  TMR3 = 0;                // initial TMR2 count is 0
9d001f60:	3c02bf80 	lui	v0,0xbf80
9d001f64:	ac400a10 	sw	zero,2576(v0)
  OC1CONbits.OCM = 0b110;  // PWM mode without fault pin; other OC1CON bits are defaults
9d001f68:	3c02bf80 	lui	v0,0xbf80
9d001f6c:	94443000 	lhu	a0,12288(v0)
9d001f70:	24060006 	li	a2,6
9d001f74:	7cc41004 	ins	a0,a2,0x0,0x3
9d001f78:	a4443000 	sh	a0,12288(v0)
  OC1CONbits.OCTSEL = 1;   // use Timer3 for OC1
9d001f7c:	94453000 	lhu	a1,12288(v0)
9d001f80:	24040001 	li	a0,1
9d001f84:	7c8518c4 	ins	a1,a0,0x3,0x1
9d001f88:	a4453000 	sh	a1,12288(v0)
  OC1CONbits.OCM = 0b110;  // PWM mode with fault pin disabled
9d001f8c:	94453000 	lhu	a1,12288(v0)
9d001f90:	7cc51004 	ins	a1,a2,0x0,0x3
9d001f94:	a4453000 	sh	a1,12288(v0)
  OC1RS = 3000;            // duty cycle = OC1RS/(PR3+1) = 75%
9d001f98:	24050bb8 	li	a1,3000
9d001f9c:	3c06bf80 	lui	a2,0xbf80
9d001fa0:	acc53020 	sw	a1,12320(a2)
  OC1R = 3000;             // initialize before turning OC1 on; afterward it is read-only
9d001fa4:	3c06bf80 	lui	a2,0xbf80
9d001fa8:	acc53010 	sw	a1,12304(a2)
  T3CONbits.ON = 1;        // turn on Timer3
9d001fac:	94650a00 	lhu	a1,2560(v1)
9d001fb0:	7c857bc4 	ins	a1,a0,0xf,0x1
9d001fb4:	a4650a00 	sh	a1,2560(v1)
  OC1CONbits.ON = 1;       // turn on OC1
9d001fb8:	94433000 	lhu	v1,12288(v0)
9d001fbc:	7c837bc4 	ins	v1,a0,0xf,0x1
9d001fc0:	a4433000 	sh	v1,12288(v0)

  // Setup Timer2 for interrupt
  __builtin_disable_interrupts(); // disable interrupts
9d001fc4:	41626000 	di	v0
9d001fc8:	000000c0 	ehb
  T2CONbits.TCKPS = 1;            // Timer3 prescaler N=2
9d001fcc:	3c03bf80 	lui	v1,0xbf80
9d001fd0:	94640800 	lhu	a0,2048(v1)
9d001fd4:	24020001 	li	v0,1
9d001fd8:	7c443104 	ins	a0,v0,0x4,0x3
9d001fdc:	a4640800 	sh	a0,2048(v1)
  PR2 = 39999;                    // period = 80Mhz /((PR2+1) * N) = 1kHz
9d001fe0:	34059c3f 	li	a1,0x9c3f
9d001fe4:	3c04bf80 	lui	a0,0xbf80
9d001fe8:	ac850820 	sw	a1,2080(a0)
  TMR2 = 0;                       // initial TMR2 count is 0
9d001fec:	3c04bf80 	lui	a0,0xbf80
9d001ff0:	ac800810 	sw	zero,2064(a0)
  T2CONbits.ON = 1;               // turn on Timer2
9d001ff4:	94640800 	lhu	a0,2048(v1)
9d001ff8:	7c447bc4 	ins	a0,v0,0xf,0x1
9d001ffc:	a4640800 	sh	a0,2048(v1)
  IPC2bits.T2IP = 5;              // interrupt priority 5
9d002000:	3c03bf88 	lui	v1,0xbf88
9d002004:	8c6410b0 	lw	a0,4272(v1)
9d002008:	24050005 	li	a1,5
9d00200c:	7ca42084 	ins	a0,a1,0x2,0x3
9d002010:	ac6410b0 	sw	a0,4272(v1)
  IPC2bits.T2IS = 1;              // interrupt subpriority 1
9d002014:	8c6410b0 	lw	a0,4272(v1)
9d002018:	7c440804 	ins	a0,v0,0x0,0x2
9d00201c:	ac6410b0 	sw	a0,4272(v1)
  IFS0bits.T2IF = 0;              // clear the int flag
9d002020:	3c03bf88 	lui	v1,0xbf88
9d002024:	8c641030 	lw	a0,4144(v1)
9d002028:	7c044204 	ins	a0,zero,0x8,0x1
9d00202c:	ac641030 	sw	a0,4144(v1)
  IEC0bits.T2IE = 1;              // enable T2 by setting IEC0<8>
9d002030:	3c03bf88 	lui	v1,0xbf88
9d002034:	8c641060 	lw	a0,4192(v1)
9d002038:	7c444204 	ins	a0,v0,0x8,0x1
9d00203c:	ac641060 	sw	a0,4192(v1)
  __builtin_enable_interrupts();  // enable interrupts
9d002040:	41626020 	ei	v0

  makeWaveform(); // initialise waveform
9d002044:	0f4007b4 	jal	9d001ed0 <makeWaveform>
9d002048:	00000000 	nop

9d00204c <.LVL7>:
9d00204c:	0b400813 	j	9d00204c <.LVL7>
9d002050:	00000000 	nop

9d002054 <NU32_Startup>:
9d002054:	27bdfff8 	addiu	sp,sp,-8
9d002058:	afbf0004 	sw	ra,4(sp)
9d00205c:	41626000 	di	v0
9d002060:	000000c0 	ehb
9d002064:	3c02a421 	lui	v0,0xa421
9d002068:	24420583 	addiu	v0,v0,1411
9d00206c:	40828000 	mtc0	v0,c0_config
9d002070:	000000c0 	ehb
9d002074:	3c02bf88 	lui	v0,0xbf88
9d002078:	8c434000 	lw	v1,16384(v0)
9d00207c:	24050002 	li	a1,2
9d002080:	7ca31004 	ins	v1,a1,0x0,0x3
9d002084:	ac434000 	sw	v1,16384(v0)
9d002088:	8c434000 	lw	v1,16384(v0)
9d00208c:	24040003 	li	a0,3
9d002090:	7c832904 	ins	v1,a0,0x4,0x2
9d002094:	ac434000 	sw	v1,16384(v0)
9d002098:	3c02bf88 	lui	v0,0xbf88
9d00209c:	8c432000 	lw	v1,8192(v0)
9d0020a0:	7c033184 	ins	v1,zero,0x6,0x1
9d0020a4:	ac432000 	sw	v1,8192(v0)
9d0020a8:	3c02bf88 	lui	v0,0xbf88
9d0020ac:	8c461000 	lw	a2,4096(v0)
9d0020b0:	24030001 	li	v1,1
9d0020b4:	7c666304 	ins	a2,v1,0xc,0x1
9d0020b8:	ac461000 	sw	a2,4096(v0)
9d0020bc:	3c02bf81 	lui	v0,0xbf81
9d0020c0:	9046f200 	lbu	a2,-3584(v0)
9d0020c4:	7c0618c4 	ins	a2,zero,0x3,0x1
9d0020c8:	a046f200 	sb	a2,-3584(v0)
9d0020cc:	3c02bf88 	lui	v0,0xbf88
9d0020d0:	ac446144 	sw	a0,24900(v0)
9d0020d4:	3c02bf88 	lui	v0,0xbf88
9d0020d8:	90446160 	lbu	a0,24928(v0)
9d0020dc:	7c640004 	ins	a0,v1,0x0,0x1
9d0020e0:	a0446160 	sb	a0,24928(v0)
9d0020e4:	90446160 	lbu	a0,24928(v0)
9d0020e8:	7c040844 	ins	a0,zero,0x1,0x1
9d0020ec:	a0446160 	sb	a0,24928(v0)
9d0020f0:	3c02bf80 	lui	v0,0xbf80
9d0020f4:	94446400 	lhu	a0,25600(v0)
9d0020f8:	7c0418c4 	ins	a0,zero,0x3,0x1
9d0020fc:	a4446400 	sh	a0,25600(v0)
9d002100:	24060014 	li	a2,20
9d002104:	3c04bf80 	lui	a0,0xbf80
9d002108:	ac866440 	sw	a2,25664(a0)
9d00210c:	94446400 	lhu	a0,25600(v0)
9d002110:	7c041044 	ins	a0,zero,0x1,0x2
9d002114:	a4446400 	sh	a0,25600(v0)
9d002118:	94446400 	lhu	a0,25600(v0)
9d00211c:	7c040004 	ins	a0,zero,0x0,0x1
9d002120:	a4446400 	sh	a0,25600(v0)
9d002124:	3c04bf80 	lui	a0,0xbf80
9d002128:	8c866410 	lw	a2,25616(a0)
9d00212c:	7c665284 	ins	a2,v1,0xa,0x1
9d002130:	ac866410 	sw	a2,25616(a0)
9d002134:	8c866410 	lw	a2,25616(a0)
9d002138:	7c666304 	ins	a2,v1,0xc,0x1
9d00213c:	ac866410 	sw	a2,25616(a0)
9d002140:	94446400 	lhu	a0,25600(v0)
9d002144:	7ca44a04 	ins	a0,a1,0x8,0x2
9d002148:	a4446400 	sh	a0,25600(v0)
9d00214c:	94446400 	lhu	a0,25600(v0)
9d002150:	7c647bc4 	ins	a0,v1,0xf,0x1
9d002154:	a4446400 	sh	a0,25600(v0)
9d002158:	41626020 	ei	v0
9d00215c:	8fbf0004 	lw	ra,4(sp)
9d002160:	03e00008 	jr	ra
9d002164:	27bd0008 	addiu	sp,sp,8

9d002168 <NU32_ReadUART3>:
9d002168:	00003021 	move	a2,zero
9d00216c:	3c03bf80 	lui	v1,0xbf80
9d002170:	3c08bf80 	lui	t0,0xbf80
9d002174:	2407000a 	li	a3,10
9d002178:	0b40086e 	j	9d0021b8 <NU32_ReadUART3+0x50>
9d00217c:	2409000d 	li	t1,13
9d002180:	8c626410 	lw	v0,25616(v1)
9d002184:	30420001 	andi	v0,v0,0x1
9d002188:	1040fffd 	beqz	v0,9d002180 <NU32_ReadUART3+0x18>
9d00218c:	00000000 	nop
9d002190:	8d026430 	lw	v0,25648(t0)
9d002194:	7c021420 	seb	v0,v0
9d002198:	5047000e 	beql	v0,a3,9d0021d4 <NU32_ReadUART3+0x6c>
9d00219c:	00862021 	addu	a0,a0,a2
9d0021a0:	1049000b 	beq	v0,t1,9d0021d0 <NU32_ReadUART3+0x68>
9d0021a4:	00865021 	addu	t2,a0,a2
9d0021a8:	a1420000 	sb	v0,0(t2)
9d0021ac:	24c60001 	addiu	a2,a2,1
9d0021b0:	00c5102a 	slt	v0,a2,a1
9d0021b4:	0002300a 	movz	a2,zero,v0
9d0021b8:	8c626410 	lw	v0,25616(v1)
9d0021bc:	30420001 	andi	v0,v0,0x1
9d0021c0:	1040ffef 	beqz	v0,9d002180 <NU32_ReadUART3+0x18>
9d0021c4:	00000000 	nop
9d0021c8:	0b400864 	j	9d002190 <NU32_ReadUART3+0x28>
9d0021cc:	00000000 	nop
9d0021d0:	00862021 	addu	a0,a0,a2
9d0021d4:	03e00008 	jr	ra
9d0021d8:	a0800000 	sb	zero,0(a0)

9d0021dc <NU32_WriteUART3>:
9d0021dc:	80850000 	lb	a1,0(a0)
9d0021e0:	10a0000b 	beqz	a1,9d002210 <NU32_WriteUART3+0x34>
9d0021e4:	3c03bf80 	lui	v1,0xbf80
9d0021e8:	3c06bf80 	lui	a2,0xbf80
9d0021ec:	8c626410 	lw	v0,25616(v1)
9d0021f0:	30420200 	andi	v0,v0,0x200
9d0021f4:	1440fffd 	bnez	v0,9d0021ec <NU32_WriteUART3+0x10>
9d0021f8:	00000000 	nop
9d0021fc:	acc56420 	sw	a1,25632(a2)
9d002200:	24840001 	addiu	a0,a0,1
9d002204:	80850000 	lb	a1,0(a0)
9d002208:	14a0fff8 	bnez	a1,9d0021ec <NU32_WriteUART3+0x10>
9d00220c:	00000000 	nop
9d002210:	03e00008 	jr	ra
9d002214:	00000000 	nop

Disassembly of section .text.general_exception:

9d002218 <_general_exception_context>:
9d002218:	27bdffa8 	addiu	sp,sp,-88
9d00221c:	afa10004 	sw	at,4(sp)
9d002220:	afa20008 	sw	v0,8(sp)
9d002224:	afa3000c 	sw	v1,12(sp)
9d002228:	afa40010 	sw	a0,16(sp)
9d00222c:	afa50014 	sw	a1,20(sp)
9d002230:	afa60018 	sw	a2,24(sp)
9d002234:	afa7001c 	sw	a3,28(sp)
9d002238:	afa80020 	sw	t0,32(sp)
9d00223c:	afa90024 	sw	t1,36(sp)
9d002240:	afaa0028 	sw	t2,40(sp)
9d002244:	afab002c 	sw	t3,44(sp)
9d002248:	afac0030 	sw	t4,48(sp)
9d00224c:	afad0034 	sw	t5,52(sp)
9d002250:	afae0038 	sw	t6,56(sp)
9d002254:	afaf003c 	sw	t7,60(sp)
9d002258:	afb80040 	sw	t8,64(sp)
9d00225c:	afb90044 	sw	t9,68(sp)
9d002260:	afbf0048 	sw	ra,72(sp)
9d002264:	00004012 	mflo	t0
9d002268:	afa8004c 	sw	t0,76(sp)
9d00226c:	00004010 	mfhi	t0
9d002270:	afa80050 	sw	t0,80(sp)
9d002274:	3c1a9d00 	lui	k0,0x9d00
9d002278:	275a2414 	addiu	k0,k0,9236
9d00227c:	00000000 	nop
9d002280:	40046800 	mfc0	a0,c0_cause
9d002284:	40056000 	mfc0	a1,c0_status
9d002288:	0340f809 	jalr	k0
9d00228c:	00000000 	nop
9d002290:	8fa80050 	lw	t0,80(sp)
9d002294:	01000011 	mthi	t0
9d002298:	8fa8004c 	lw	t0,76(sp)
9d00229c:	01000013 	mtlo	t0
9d0022a0:	8fa10004 	lw	at,4(sp)
9d0022a4:	8fa20008 	lw	v0,8(sp)
9d0022a8:	8fa3000c 	lw	v1,12(sp)
9d0022ac:	8fa40010 	lw	a0,16(sp)
9d0022b0:	8fa50014 	lw	a1,20(sp)
9d0022b4:	8fa60018 	lw	a2,24(sp)
9d0022b8:	8fa7001c 	lw	a3,28(sp)
9d0022bc:	8fa80020 	lw	t0,32(sp)
9d0022c0:	8fa90024 	lw	t1,36(sp)
9d0022c4:	8faa0028 	lw	t2,40(sp)
9d0022c8:	8fab002c 	lw	t3,44(sp)
9d0022cc:	8fac0030 	lw	t4,48(sp)
9d0022d0:	8fad0034 	lw	t5,52(sp)
9d0022d4:	8fae0038 	lw	t6,56(sp)
9d0022d8:	8faf003c 	lw	t7,60(sp)
9d0022dc:	8fb80040 	lw	t8,64(sp)
9d0022e0:	8fb90044 	lw	t9,68(sp)
9d0022e4:	8fbf0048 	lw	ra,72(sp)
9d0022e8:	27bd0058 	addiu	sp,sp,88
9d0022ec:	000000c0 	ehb
9d0022f0:	42000018 	eret

Disassembly of section .text:

9d0022f4 <__pic32_data_init>:
9d0022f4:	03e01821 	move	v1,ra

9d0022f8 <_dinit_init>:
9d0022f8:	3c089d00 	lui	t0,0x9d00
9d0022fc:	250824e8 	addiu	t0,t0,9448
9d002300:	8d090000 	lw	t1,0(t0)
9d002304:	11200018 	beqz	t1,9d002368 <_dinit_end+0x18>
9d002308:	25080004 	addiu	t0,t0,4
9d00230c:	8d0a0000 	lw	t2,0(t0)
9d002310:	25080004 	addiu	t0,t0,4
9d002314:	8d0b0000 	lw	t3,0(t0)
9d002318:	11600009 	beqz	t3,9d002340 <_dinit_clear>
9d00231c:	25080004 	addiu	t0,t0,4

9d002320 <_dinit_copy>:
9d002320:	910c0000 	lbu	t4,0(t0)
9d002324:	254affff 	addiu	t2,t2,-1
9d002328:	25080001 	addiu	t0,t0,1
9d00232c:	a12c0000 	sb	t4,0(t1)
9d002330:	1540fffb 	bnez	t2,9d002320 <_dinit_copy>
9d002334:	25290001 	addiu	t1,t1,1
9d002338:	10000005 	b	9d002350 <_dinit_end>
9d00233c:	00000000 	nop

9d002340 <_dinit_clear>:
9d002340:	a1200000 	sb	zero,0(t1)
9d002344:	254affff 	addiu	t2,t2,-1
9d002348:	1540fffd 	bnez	t2,9d002340 <_dinit_clear>
9d00234c:	25290001 	addiu	t1,t1,1

9d002350 <_dinit_end>:
9d002350:	25080003 	addiu	t0,t0,3
9d002354:	240afffc 	li	t2,-4
9d002358:	01484024 	and	t0,t2,t0
9d00235c:	8d090000 	lw	t1,0(t0)
9d002360:	1520ffe7 	bnez	t1,9d002300 <_dinit_init+0x8>
9d002364:	00000000 	nop
9d002368:	0060f821 	move	ra,v1
9d00236c:	03e00008 	jr	ra
9d002370:	00000000 	nop
9d002374:	00000000 	nop

Disassembly of section .text.main_entry:

9d002378 <_main_entry>:
9d002378:	3c040000 	lui	a0,0x0
9d00237c:	27bdffe8 	addiu	sp,sp,-24
9d002380:	24840000 	addiu	a0,a0,0
9d002384:	10800003 	beqz	a0,9d002394 <_main_entry+0x1c>
9d002388:	afbf0014 	sw	ra,20(sp)
9d00238c:	0080f809 	jalr	a0
9d002390:	00000000 	nop
9d002394:	30840000 	andi	a0,a0,0x0
9d002398:	30a50000 	andi	a1,a1,0x0
9d00239c:	3c089d00 	lui	t0,0x9d00
9d0023a0:	25081f34 	addiu	t0,t0,7988
9d0023a4:	0100f809 	jalr	t0
9d0023a8:	00000000 	nop

9d0023ac <__crt0_exit>:
9d0023ac:	3c020000 24420000 10400003 00000000     ...<..B$..@.....
9d0023bc:	0040f809 00000000 1000fff9 00000000     ..@.............

Disassembly of section .text._bootstrap_exception_handler:

9d0023cc <_bootstrap_exception_handler>:
9d0023cc:	3c020000 	lui	v0,0x0
9d0023d0:	24420000 	addiu	v0,v0,0
9d0023d4:	10400005 	beqz	v0,9d0023ec <_bootstrap_exception_handler+0x20>
9d0023d8:	3c020000 	lui	v0,0x0
9d0023dc:	24420000 	addiu	v0,v0,0
9d0023e0:	10400003 	beqz	v0,9d0023f0 <_bootstrap_exception_handler+0x24>
9d0023e4:	3c029d00 	lui	v0,0x9d00
9d0023e8:	7000003f 	sdbbp
9d0023ec:	3c029d00 	lui	v0,0x9d00
9d0023f0:	244224a4 	addiu	v0,v0,9380
9d0023f4:	10400005 	beqz	v0,9d00240c <.LCFI2>
9d0023f8:	00000000 	nop
9d0023fc:	27bdffe8 	addiu	sp,sp,-24

9d002400 <.LCFI0>:
9d002400:	afbf0014 	sw	ra,20(sp)
9d002404:	0040f809 	jalr	v0
9d002408:	00000000 	nop

9d00240c <.LCFI2>:
9d00240c:	0b400903 	j	9d00240c <.LCFI2>
9d002410:	00000000 	nop

Disassembly of section .text._general_exception_handler:

9d002414 <_general_exception_handler>:
9d002414:	3c020000 	lui	v0,0x0
9d002418:	24420000 	addiu	v0,v0,0
9d00241c:	10400005 	beqz	v0,9d002434 <_general_exception_handler+0x20>
9d002420:	3c020000 	lui	v0,0x0
9d002424:	24420000 	addiu	v0,v0,0
9d002428:	10400003 	beqz	v0,9d002438 <_general_exception_handler+0x24>
9d00242c:	3c029d00 	lui	v0,0x9d00
9d002430:	7000003f 	sdbbp
9d002434:	3c029d00 	lui	v0,0x9d00
9d002438:	244224a4 	addiu	v0,v0,9380
9d00243c:	10400005 	beqz	v0,9d002454 <.LCFI2>
9d002440:	00000000 	nop
9d002444:	27bdffe8 	addiu	sp,sp,-24

9d002448 <.LCFI0>:
9d002448:	afbf0014 	sw	ra,20(sp)
9d00244c:	0040f809 	jalr	v0
9d002450:	00000000 	nop

9d002454 <.LCFI2>:
9d002454:	0b400915 	j	9d002454 <.LCFI2>
9d002458:	00000000 	nop

Disassembly of section .vector_default:

9d00245c <_DefaultInterrupt>:
9d00245c:	3c020000 	lui	v0,0x0
9d002460:	24420000 	addiu	v0,v0,0
9d002464:	10400007 	beqz	v0,9d002484 <_DefaultInterrupt+0x28>
9d002468:	3c020000 	lui	v0,0x0
9d00246c:	24420000 	addiu	v0,v0,0
9d002470:	50400005 	beqzl	v0,9d002488 <_DefaultInterrupt+0x2c>
9d002474:	3c029d00 	lui	v0,0x9d00
9d002478:	7000003f 	sdbbp
9d00247c:	03e00008 	jr	ra
9d002480:	00000000 	nop
9d002484:	3c029d00 	lui	v0,0x9d00
9d002488:	244224a4 	addiu	v0,v0,9380
9d00248c:	10400003 	beqz	v0,9d00249c <_DefaultInterrupt+0x40>
9d002490:	00000000 	nop
9d002494:	0040f809 	jalr	v0
9d002498:	00000000 	nop
9d00249c:	03e00008 	jr	ra
9d0024a0:	00000000 	nop

Disassembly of section .text:

9d0024a4 <__pic32_software_reset>:
9d0024a4:	41606000 	di
9d0024a8:	000000c0 	ehb
9d0024ac:	3c03aa99 	lui	v1,0xaa99
9d0024b0:	3c02bf81 	lui	v0,0xbf81
9d0024b4:	24636655 	addiu	v1,v1,26197
9d0024b8:	ac40f230 	sw	zero,-3536(v0)
9d0024bc:	ac43f230 	sw	v1,-3536(v0)
9d0024c0:	3c035566 	lui	v1,0x5566
9d0024c4:	346399aa 	ori	v1,v1,0x99aa
9d0024c8:	ac43f230 	sw	v1,-3536(v0)
9d0024cc:	3c02bf81 	lui	v0,0xbf81
9d0024d0:	24030001 	li	v1,1
9d0024d4:	ac43f618 	sw	v1,-2536(v0)
9d0024d8:	3c02bf81 	lui	v0,0xbf81
9d0024dc:	8c42f610 	lw	v0,-2544(v0)
9d0024e0:	0b40092b 	j	9d0024ac <__pic32_software_reset+0x8>
9d0024e4:	00000000 	nop

Disassembly of section .dinit:

9d0024e8 <.dinit>:
9d0024e8:	a0000004 	sb	zero,4(zero)
9d0024ec:	00000fa0 	0xfa0
9d0024f0:	00000000 	nop
9d0024f4:	a0000000 	sb	zero,0(zero)
9d0024f8:	00000004 	sllv	zero,zero,zero
	...
9d002504:	22222222 	addi	v0,s1,8738

Disassembly of section .text:

9d002508 <_nmi_handler>:
9d002508:	401a6000 	mfc0	k0,c0_status
9d00250c:	3c1bffbf 	lui	k1,0xffbf
9d002510:	377bffff 	ori	k1,k1,0xffff
9d002514:	035bd024 	and	k0,k0,k1
9d002518:	409a6000 	mtc0	k0,c0_status
9d00251c:	42000018 	eret

Disassembly of section .text._on_reset:

9d002520 <_on_reset>:
9d002520:	03e00008 	jr	ra
9d002524:	00000000 	nop

Disassembly of section .text._on_bootstrap:

9d002528 <_on_bootstrap>:
9d002528:	03e00008 	jr	ra
9d00252c:	00000000 	nop
