module memory_map1 #(
    parameter ADDR_WIDTH=13,
    parameter DATA_WIDTH=8,
    parameter DATA_DEPTH=1024
)(    
    input             clk,
    input             rst_n,
    input             csen,   //ç‰‡é?‰ä¿¡å?
	input			SPI_start,			
    //port A signal
    input      [ ADDR_WIDTH-1:0] addr_a,    //è¯»åœ°å?
    input      rdena,         //è¯»ä¿¡å?    
    output     reg [ DATA_WIDTH-1:0] data_a,

    //port B signal
    input      [ ADDR_WIDTH-1:0] addr_b,    //å†™åœ°å?
    input      wrenb,         //å†™ä¿¡å?    
    input      [ DATA_WIDTH-1:0] data_b
);
	
integer i;
(* ram_style = "block" *)reg [DATA_WIDTH-1:0]    register [DATA_DEPTH-1:0];  //å®šä¹‰ä¸?ä¸ªæ·±åº¦ä¸º16ï¼Œä½å®½ä¸º8çš„å­˜å‚¨å™¨

always @(posedge clk or negedge rst_n) begin
        if (rst_n == 1'b0) begin             //åˆå§‹åŒ?
            for(i=0; i<DATA_DEPTH;i=i+1) begin
            register[i] <= 8'b0000_0000;
            end
        end
		else if(SPI_start == 1'b1) begin
			//readmem - Synthesis Unsupported Simulation ONLY
			$readmemb("E:\\Xilinx\\VivadoProject\\ECGLPDLA_ver1_0\\input_data\\bank0.txt",register);		
		end
        else if (wrenb == 1'b1 && csen == 1'b1 && SPI_start == 1'b0) begin     //å†™ä¿¡å·æœ‰æ•?
            register[addr_b] <= data_b;     //å†™å…¥
    end
end

always @(posedge clk or negedge rst_n) begin
        if(rst_n == 1'b0) begin           //è¾“å‡ºåˆå§‹åŒ?
            data_a <= 8'h0;
        end
        else if (rdena == 1'b1 && csen == 1'b1) begin    //è¯»ä¿¡å·æœ‰æ•?
            data_a <= register[addr_a];     //è¯»å‡º
        end
        else begin
            data_a <= 0;
        end
end


endmodule
