`define id_0 0
module module_1 (
    id_2,
    id_3,
    input id_4,
    input logic [id_3 : id_3] id_5,
    id_6,
    id_7
);
  output id_8;
  id_9 id_10 (
      .id_3(id_5),
      .id_3(id_9)
  );
  logic id_11;
endmodule
