OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hs__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           31          1           11          
[WARNING CTS-0043] 480 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 3774.
[INFO CTS-0047]     Number of keys in characterization LUT: 243.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 562 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 562.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 16650  dbu (16 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 62.
[INFO CTS-0024]  Normalized sink region: [(0.363363, 0.766667), (31.7667, 31.7821)].
[INFO CTS-0025]     Width:  31.4033.
[INFO CTS-0026]     Height: 31.0154.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 31
    Sub-region size: 15.7017 X 31.0154
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 95 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 15.7017 X 15.5077
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 95 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.8508 X 15.5077
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 36 inSlew: 3 inCap: 1 outSlew: 3 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 62.
[INFO CTS-0018]     Created 71 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 71 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2, 5:3, 6:9, 7:8, 8:12, 9:9, 10:9, 11:4, 12:6, 13:5, 14:2, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 562
[INFO CTS-0100]  Leaf buffers 62
[INFO CTS-0101]  Average sink wire length 801.46 um
[INFO CTS-0102]  Path depth 3 - 3

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 161299 u^2 56% utilization.
[INFO RSZ-0058] Using max wire length 2083um.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 161299 u^2 56% utilization.
Placement Analysis
---------------------------------
total displacement       2281.3 u
average displacement        0.2 u
max displacement           17.2 u
original HPWL          412057.0 u
legalized HPWL         421518.7 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          421518.7 u
legalized HPWL         421518.7 u
delta HPWL                    0 %


==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 161299 u^2 56% utilization.
Elapsed time: 0:06.74[h:]min:sec. CPU time: user 6.67 sys 0.06 (100%). Peak memory: 206956KB.
