<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_mprf.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_mprf.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_mprf.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntry">5</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_mprf.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Multi Port Register File (MPRF)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L8"><span class="lineNum">       8</span>              : </span>
<span id="L9"><span class="lineNum">       9</span>              : module scr1_pipe_mprf (</span>
<span id="L10"><span class="lineNum">      10</span>              :     // Common</span>
<span id="L11"><span class="lineNum">      11</span>              : `ifdef SCR1_MPRF_RST_EN</span>
<span id="L12"><span class="lineNum">      12</span>              :     input   logic                               rst_n,                      // MPRF reset</span>
<span id="L13"><span class="lineNum">      13</span>              : `endif // SCR1_MPRF_RST_EN</span>
<span id="L14"><span class="lineNum">      14</span>              :     input   logic                               clk,                        // MPRF clock</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              :     // EXU &lt;-&gt; MPRF interface</span>
<span id="L17"><span class="lineNum">      17</span>              :     input   logic [`SCR1_MPRF_AWIDTH-1:0]       exu2mprf_rs1_addr_i,        // MPRF rs1 read address</span>
<span id="L18"><span class="lineNum">      18</span>              :     output  logic [`SCR1_XLEN-1:0]              mprf2exu_rs1_data_o,        // MPRF rs1 read data</span>
<span id="L19"><span class="lineNum">      19</span>              :     input   logic [`SCR1_MPRF_AWIDTH-1:0]       exu2mprf_rs2_addr_i,        // MPRF rs2 read address</span>
<span id="L20"><span class="lineNum">      20</span>              :     output  logic [`SCR1_XLEN-1:0]              mprf2exu_rs2_data_o,        // MPRF rs2 read data</span>
<span id="L21"><span class="lineNum">      21</span>              :     input   logic                               exu2mprf_w_req_i,           // MPRF write request</span>
<span id="L22"><span class="lineNum">      22</span>              :     input   logic [`SCR1_MPRF_AWIDTH-1:0]       exu2mprf_rd_addr_i,         // MPRF rd write address</span>
<span id="L23"><span class="lineNum">      23</span>              :     input   logic [`SCR1_XLEN-1:0]              exu2mprf_rd_data_i          // MPRF rd write data</span>
<span id="L24"><span class="lineNum">      24</span>              : );</span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              : //-------------------------------------------------------------------------------</span>
<span id="L27"><span class="lineNum">      27</span>              : // Local types declaration</span>
<span id="L28"><span class="lineNum">      28</span>              : //-------------------------------------------------------------------------------</span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              : logic                        wr_req_vd;</span>
<span id="L31"><span class="lineNum">      31</span>              : </span>
<span id="L32"><span class="lineNum">      32</span>              : logic                        rs1_addr_vd;</span>
<span id="L33"><span class="lineNum">      33</span>              : logic                        rs2_addr_vd;</span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span>              : `ifdef  SCR1_MPRF_RAM</span>
<span id="L36"><span class="lineNum">      36</span>              : logic                        rs1_addr_vd_ff;</span>
<span id="L37"><span class="lineNum">      37</span>              : logic                        rs2_addr_vd_ff;</span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              : logic                        rs1_new_data_req;</span>
<span id="L40"><span class="lineNum">      40</span>              : logic                        rs2_new_data_req;</span>
<span id="L41"><span class="lineNum">      41</span>              : logic                        rs1_new_data_req_ff;</span>
<span id="L42"><span class="lineNum">      42</span>              : logic                        rs2_new_data_req_ff;</span>
<span id="L43"><span class="lineNum">      43</span>              : logic                        read_new_data_req;</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              : logic    [`SCR1_XLEN-1:0]    rd_data_ff;</span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span>              : logic    [`SCR1_XLEN-1:0]    rs1_data_ff;</span>
<span id="L48"><span class="lineNum">      48</span>              : logic    [`SCR1_XLEN-1:0]    rs2_data_ff;</span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span>              : // when using RAM, 2 memories are needed because 3 simultaneous independent</span>
<span id="L51"><span class="lineNum">      51</span>              : // write/read operations can occur</span>
<span id="L52"><span class="lineNum">      52</span>              :  `ifdef SCR1_TRGT_FPGA_INTEL_MAX10</span>
<span id="L53"><span class="lineNum">      53</span>              : (* ramstyle = &quot;M9K&quot; *)      logic   [`SCR1_XLEN-1:0]    mprf_int   [1:`SCR1_MPRF_SIZE-1];</span>
<span id="L54"><span class="lineNum">      54</span>              : (* ramstyle = &quot;M9K&quot; *)      logic   [`SCR1_XLEN-1:0]    mprf_int2  [1:`SCR1_MPRF_SIZE-1];</span>
<span id="L55"><span class="lineNum">      55</span>              :  `elsif SCR1_TRGT_FPGA_INTEL_ARRIAV</span>
<span id="L56"><span class="lineNum">      56</span>              : (* ramstyle = &quot;M10K&quot; *)     logic   [`SCR1_XLEN-1:0]    mprf_int   [1:`SCR1_MPRF_SIZE-1];</span>
<span id="L57"><span class="lineNum">      57</span>              : (* ramstyle = &quot;M10K&quot; *)     logic   [`SCR1_XLEN-1:0]    mprf_int2  [1:`SCR1_MPRF_SIZE-1];</span>
<span id="L58"><span class="lineNum">      58</span>              :  `else</span>
<span id="L59"><span class="lineNum">      59</span>              : logic   [`SCR1_XLEN-1:0]    mprf_int   [1:`SCR1_MPRF_SIZE-1];</span>
<span id="L60"><span class="lineNum">      60</span>              : logic   [`SCR1_XLEN-1:0]    mprf_int2  [1:`SCR1_MPRF_SIZE-1];</span>
<span id="L61"><span class="lineNum">      61</span>              :  `endif</span>
<span id="L62"><span class="lineNum">      62</span>              : `else  // distributed logic implementation</span>
<span id="L63"><span class="lineNum">      63</span>              : type_scr1_mprf_v [1:`SCR1_MPRF_SIZE-1]                  mprf_int;</span>
<span id="L64"><span class="lineNum">      64</span>              : `endif</span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span>              : //------------------------------------------------------------------------------</span>
<span id="L67"><span class="lineNum">      67</span>              : // MPRF control logic</span>
<span id="L68"><span class="lineNum">      68</span>              : //------------------------------------------------------------------------------</span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span>              : // control signals common for distributed logic and RAM implementations</span>
<span id="L71"><span class="lineNum">      71</span>              : assign  rs1_addr_vd  =   |exu2mprf_rs1_addr_i;</span>
<span id="L72"><span class="lineNum">      72</span>              : assign  rs2_addr_vd  =   |exu2mprf_rs2_addr_i;</span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              : assign  wr_req_vd  =   exu2mprf_w_req_i &amp; |exu2mprf_rd_addr_i;</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              : // RAM implementation specific control signals</span>
<span id="L77"><span class="lineNum">      77</span>              : `ifdef SCR1_MPRF_RAM</span>
<span id="L78"><span class="lineNum">      78</span>              : assign  rs1_new_data_req    =   wr_req_vd &amp; ( exu2mprf_rs1_addr_i == exu2mprf_rd_addr_i );</span>
<span id="L79"><span class="lineNum">      79</span>              : assign  rs2_new_data_req    =   wr_req_vd &amp; ( exu2mprf_rs2_addr_i == exu2mprf_rd_addr_i );</span>
<span id="L80"><span class="lineNum">      80</span>              : assign  read_new_data_req   =   rs1_new_data_req | rs2_new_data_req;</span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              : always_ff @( posedge clk ) begin</span>
<span id="L83"><span class="lineNum">      83</span>              :     rs1_addr_vd_ff          &lt;=  rs1_addr_vd;</span>
<span id="L84"><span class="lineNum">      84</span>              :     rs2_addr_vd_ff          &lt;=  rs2_addr_vd;</span>
<span id="L85"><span class="lineNum">      85</span>              :     rs1_new_data_req_ff     &lt;=  rs1_new_data_req;</span>
<span id="L86"><span class="lineNum">      86</span>              :     rs2_new_data_req_ff     &lt;=  rs2_new_data_req;</span>
<span id="L87"><span class="lineNum">      87</span>              : end</span>
<span id="L88"><span class="lineNum">      88</span>              : `endif // SCR1_MPRF_RAM</span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              : `ifdef  SCR1_MPRF_RAM</span>
<span id="L91"><span class="lineNum">      91</span>              : //-------------------------------------------------------------------------------</span>
<span id="L92"><span class="lineNum">      92</span>              : // RAM implementation</span>
<span id="L93"><span class="lineNum">      93</span>              : //-------------------------------------------------------------------------------</span>
<span id="L94"><span class="lineNum">      94</span>              : </span>
<span id="L95"><span class="lineNum">      95</span>              : // RAM is implemented with 2 simple dual-port memories with sync read operation;</span>
<span id="L96"><span class="lineNum">      96</span>              : // logic for &quot;write-first&quot; RDW behavior is implemented externally to the embedded</span>
<span id="L97"><span class="lineNum">      97</span>              : // memory blocks</span>
<span id="L98"><span class="lineNum">      98</span>              : </span>
<span id="L99"><span class="lineNum">      99</span>              : // bypass new wr_data to the read output if write/read collision occurs</span>
<span id="L100"><span class="lineNum">     100</span>              : assign  mprf2exu_rs1_data_o   =   ( rs1_new_data_req_ff ) ? rd_data_ff</span>
<span id="L101"><span class="lineNum">     101</span>              :                                 : (( rs1_addr_vd_ff )   ? rs1_data_ff</span>
<span id="L102"><span class="lineNum">     102</span>              :                                                         : '0 );</span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              : assign  mprf2exu_rs2_data_o   =   ( rs2_new_data_req_ff ) ? rd_data_ff</span>
<span id="L105"><span class="lineNum">     105</span>              :                                 : (( rs2_addr_vd_ff )   ? rs2_data_ff</span>
<span id="L106"><span class="lineNum">     106</span>              :                                                         : '0 );</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              : always_ff @( posedge clk ) begin</span>
<span id="L109"><span class="lineNum">     109</span>              :     if ( read_new_data_req ) begin</span>
<span id="L110"><span class="lineNum">     110</span>              :         rd_data_ff     &lt;=  exu2mprf_rd_data_i;</span>
<span id="L111"><span class="lineNum">     111</span>              :     end</span>
<span id="L112"><span class="lineNum">     112</span>              : end</span>
<span id="L113"><span class="lineNum">     113</span>              : </span>
<span id="L114"><span class="lineNum">     114</span>              : // synchronous read operation</span>
<span id="L115"><span class="lineNum">     115</span>              : always_ff @( posedge clk ) begin</span>
<span id="L116"><span class="lineNum">     116</span>              :     rs1_data_ff   &lt;=   mprf_int[exu2mprf_rs1_addr_i];</span>
<span id="L117"><span class="lineNum">     117</span>              :     rs2_data_ff   &lt;=   mprf_int2[exu2mprf_rs2_addr_i];</span>
<span id="L118"><span class="lineNum">     118</span>              : end</span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span>              : // write operation</span>
<span id="L121"><span class="lineNum">     121</span>              : always_ff @( posedge clk ) begin</span>
<span id="L122"><span class="lineNum">     122</span>              :     if ( wr_req_vd ) begin</span>
<span id="L123"><span class="lineNum">     123</span>              :         mprf_int[exu2mprf_rd_addr_i]  &lt;= exu2mprf_rd_data_i;</span>
<span id="L124"><span class="lineNum">     124</span>              :         mprf_int2[exu2mprf_rd_addr_i] &lt;= exu2mprf_rd_data_i;</span>
<span id="L125"><span class="lineNum">     125</span>              :     end</span>
<span id="L126"><span class="lineNum">     126</span>              : end</span>
<span id="L127"><span class="lineNum">     127</span>              : `else   // distributed logic implementation</span>
<span id="L128"><span class="lineNum">     128</span>              : //------------------------------------------------------------------------------</span>
<span id="L129"><span class="lineNum">     129</span>              : // distributed logic implementation</span>
<span id="L130"><span class="lineNum">     130</span>              : //------------------------------------------------------------------------------</span>
<span id="L131"><span class="lineNum">     131</span>              : </span>
<span id="L132"><span class="lineNum">     132</span>              : // asynchronous read operation</span>
<span id="L133"><span class="lineNum">     133</span>              : assign  mprf2exu_rs1_data_o = ( rs1_addr_vd ) ? mprf_int[exu2mprf_rs1_addr_i] : '0;</span>
<span id="L134"><span class="lineNum">     134</span>              : assign  mprf2exu_rs2_data_o = ( rs2_addr_vd ) ? mprf_int[exu2mprf_rs2_addr_i] : '0;</span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              : // write operation</span>
<span id="L137"><span class="lineNum">     137</span>              :  `ifdef SCR1_MPRF_RST_EN</span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @( posedge clk, negedge rst_n ) begin</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaGNC">        3586 :     if ( ~rst_n ) begin</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC">        1793 :         mprf_int &lt;= '{default: '0};</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">      807544 :     end else if ( wr_req_vd ) begin</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">      475159 :         mprf_int[exu2mprf_rd_addr_i] &lt;= exu2mprf_rd_data_i;</span></span>
<span id="L143"><span class="lineNum">     143</span>              :     end</span>
<span id="L144"><span class="lineNum">     144</span>              : end</span>
<span id="L145"><span class="lineNum">     145</span>              :  `else // ~SCR1_MPRF_RST_EN</span>
<span id="L146"><span class="lineNum">     146</span>              : always_ff @( posedge clk ) begin</span>
<span id="L147"><span class="lineNum">     147</span>              :     if ( wr_req_vd ) begin</span>
<span id="L148"><span class="lineNum">     148</span>              :         mprf_int[exu2mprf_rd_addr_i] &lt;= exu2mprf_rd_data_i;</span>
<span id="L149"><span class="lineNum">     149</span>              :     end</span>
<span id="L150"><span class="lineNum">     150</span>              : end</span>
<span id="L151"><span class="lineNum">     151</span>              :  `endif // ~SCR1_MPRF_RST_EN</span>
<span id="L152"><span class="lineNum">     152</span>              : `endif</span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L155"><span class="lineNum">     155</span>              : //-------------------------------------------------------------------------------</span>
<span id="L156"><span class="lineNum">     156</span>              : // Assertion</span>
<span id="L157"><span class="lineNum">     157</span>              : //-------------------------------------------------------------------------------</span>
<span id="L158"><span class="lineNum">     158</span>              : `ifdef SCR1_MPRF_RST_EN</span>
<span id="L159"><span class="lineNum">     159</span>              : SCR1_SVA_MPRF_WRITEX : assert property (</span>
<span id="L160"><span class="lineNum">     160</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L161"><span class="lineNum">     161</span>              :     exu2mprf_w_req_i |-&gt; !$isunknown({exu2mprf_rd_addr_i, (|exu2mprf_rd_addr_i ? exu2mprf_rd_data_i : `SCR1_XLEN'd0)})</span>
<span id="L162"><span class="lineNum">     162</span>              :     ) else $error(&quot;MPRF error: unknown values&quot;);</span>
<span id="L163"><span class="lineNum">     163</span>              : `endif // SCR1_MPRF_RST_EN</span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L166"><span class="lineNum">     166</span>              : </span>
<span id="L167"><span class="lineNum">     167</span>              : endmodule : scr1_pipe_mprf</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
