
f407ve_chos_sdk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001114  08009fc0  08009fc0  00019fc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0d4  0800b0d4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0d4  0800b0d4  0001b0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0dc  0800b0dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0dc  0800b0dc  0001b0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0e0  0800b0e0  0001b0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b0e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000cfc  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000edc  20000edc  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011f96  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fa3  00000000  00000000  000321a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ed8  00000000  00000000  00035150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000db8  00000000  00000000  00036028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027d23  00000000  00000000  00036de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014e17  00000000  00000000  0005eb03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1a38  00000000  00000000  0007391a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00155352  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000521c  00000000  00000000  001553a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009fa8 	.word	0x08009fa8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009fa8 	.word	0x08009fa8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	4b20      	ldr	r3, [pc, #128]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a1f      	ldr	r2, [pc, #124]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	4b19      	ldr	r3, [pc, #100]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a18      	ldr	r2, [pc, #96]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b16      	ldr	r3, [pc, #88]	; (8001094 <MX_GPIO_Init+0x9c>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <MX_GPIO_Init+0x9c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a11      	ldr	r2, [pc, #68]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <MX_GPIO_Init+0x9c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NP_dir_GPIO_Port, NP_dir_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001068:	480b      	ldr	r0, [pc, #44]	; (8001098 <MX_GPIO_Init+0xa0>)
 800106a:	f001 fe0f 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NP_dir_Pin;
 800106e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001072:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NP_dir_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	4619      	mov	r1, r3
 8001086:	4804      	ldr	r0, [pc, #16]	; (8001098 <MX_GPIO_Init+0xa0>)
 8001088:	f001 fc64 	bl	8002954 <HAL_GPIO_Init>

}
 800108c:	bf00      	nop
 800108e:	3720      	adds	r7, #32
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40023800 	.word	0x40023800
 8001098:	40020400 	.word	0x40020400

0800109c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a0:	f001 fa42 	bl	8002528 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a4:	f000 f81a 	bl	80010dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a8:	f7ff ffa6 	bl	8000ff8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010ac:	f000 fa92 	bl	80015d4 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80010b0:	f000 f9bc 	bl	800142c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  init_stm32_communicator();
 80010b4:	f001 f9ac 	bl	8002410 <init_stm32_communicator>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80010b8:	2108      	movs	r1, #8
 80010ba:	4806      	ldr	r0, [pc, #24]	; (80010d4 <main+0x38>)
 80010bc:	f002 fb66 	bl	800378c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(NP_dir_GPIO_Port, NP_dir_Pin, GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c6:	4804      	ldr	r0, [pc, #16]	; (80010d8 <main+0x3c>)
 80010c8:	f001 fde0 	bl	8002c8c <HAL_GPIO_WritePin>

 // protocolAllTest(44, 100, (TESTER_CRC | TESTER_ENDIAN | TESTER_CONVERT | TESTER_RAW_P_DMA | TESTER_REED_SOLOMON_ECC | TESTER_CALLBACK_MANAGER | TESTER_PULL_CONTAINER | TESTER_RAW_P_IT | TESTER_RAW_P_GEN));
  //protocolAllTest(44, 100, TESTER_ENDIAN | TESTER_CONVERT | TESTER_RAW_P_GEN |TESTER_RAW_P_IT | TESTER_RAW_P_DMA);
  while (1)
  {
	  proceedIncommingMessage();
 80010cc:	f001 f9ca 	bl	8002464 <proceedIncommingMessage>
 80010d0:	e7fc      	b.n	80010cc <main+0x30>
 80010d2:	bf00      	nop
 80010d4:	20000200 	.word	0x20000200
 80010d8:	40020400 	.word	0x40020400

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b094      	sub	sp, #80	; 0x50
 80010e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e2:	f107 0320 	add.w	r3, r7, #32
 80010e6:	2230      	movs	r2, #48	; 0x30
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f004 fcaa 	bl	8005a44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001100:	2300      	movs	r3, #0
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	4b29      	ldr	r3, [pc, #164]	; (80011ac <SystemClock_Config+0xd0>)
 8001106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001108:	4a28      	ldr	r2, [pc, #160]	; (80011ac <SystemClock_Config+0xd0>)
 800110a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800110e:	6413      	str	r3, [r2, #64]	; 0x40
 8001110:	4b26      	ldr	r3, [pc, #152]	; (80011ac <SystemClock_Config+0xd0>)
 8001112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800111c:	2300      	movs	r3, #0
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <SystemClock_Config+0xd4>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a22      	ldr	r2, [pc, #136]	; (80011b0 <SystemClock_Config+0xd4>)
 8001126:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <SystemClock_Config+0xd4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001138:	2301      	movs	r3, #1
 800113a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800113c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001142:	2302      	movs	r3, #2
 8001144:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001146:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800114a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800114c:	2308      	movs	r3, #8
 800114e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001150:	23a8      	movs	r3, #168	; 0xa8
 8001152:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001154:	2302      	movs	r3, #2
 8001156:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001158:	2304      	movs	r3, #4
 800115a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115c:	f107 0320 	add.w	r3, r7, #32
 8001160:	4618      	mov	r0, r3
 8001162:	f001 fdad 	bl	8002cc0 <HAL_RCC_OscConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800116c:	f000 f822 	bl	80011b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001170:	230f      	movs	r3, #15
 8001172:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001174:	2302      	movs	r3, #2
 8001176:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800117c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001180:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001186:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	2105      	movs	r1, #5
 800118e:	4618      	mov	r0, r3
 8001190:	f002 f80e 	bl	80031b0 <HAL_RCC_ClockConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800119a:	f000 f80b 	bl	80011b4 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800119e:	f002 f8ed 	bl	800337c <HAL_RCC_EnableCSS>
}
 80011a2:	bf00      	nop
 80011a4:	3750      	adds	r7, #80	; 0x50
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40007000 	.word	0x40007000

080011b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b8:	b672      	cpsid	i
}
 80011ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011bc:	e7fe      	b.n	80011bc <Error_Handler+0x8>
	...

080011c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	4b10      	ldr	r3, [pc, #64]	; (800120c <HAL_MspInit+0x4c>)
 80011cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ce:	4a0f      	ldr	r2, [pc, #60]	; (800120c <HAL_MspInit+0x4c>)
 80011d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d4:	6453      	str	r3, [r2, #68]	; 0x44
 80011d6:	4b0d      	ldr	r3, [pc, #52]	; (800120c <HAL_MspInit+0x4c>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	603b      	str	r3, [r7, #0]
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HAL_MspInit+0x4c>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ea:	4a08      	ldr	r2, [pc, #32]	; (800120c <HAL_MspInit+0x4c>)
 80011ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f0:	6413      	str	r3, [r2, #64]	; 0x40
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <HAL_MspInit+0x4c>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	603b      	str	r3, [r7, #0]
 80011fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800

08001210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001214:	f002 f9f6 	bl	8003604 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <NMI_Handler+0x8>

0800121a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800121e:	e7fe      	b.n	800121e <HardFault_Handler+0x4>

08001220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001224:	e7fe      	b.n	8001224 <MemManage_Handler+0x4>

08001226 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122a:	e7fe      	b.n	800122a <BusFault_Handler+0x4>

0800122c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <UsageFault_Handler+0x4>

08001232 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr

0800124e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001260:	f001 f9b4 	bl	80025cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}

08001268 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800126c:	4802      	ldr	r0, [pc, #8]	; (8001278 <USART1_IRQHandler+0x10>)
 800126e:	f003 f97b 	bl	8004568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000248 	.word	0x20000248

0800127c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	return 1;
 8001280:	2301      	movs	r3, #1
}
 8001282:	4618      	mov	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <_kill>:

int _kill(int pid, int sig)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001296:	f004 f8ed 	bl	8005474 <__errno>
 800129a:	4603      	mov	r3, r0
 800129c:	2216      	movs	r2, #22
 800129e:	601a      	str	r2, [r3, #0]
	return -1;
 80012a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <_exit>:

void _exit (int status)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012b4:	f04f 31ff 	mov.w	r1, #4294967295
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ffe7 	bl	800128c <_kill>
	while (1) {}		/* Make sure we hang here */
 80012be:	e7fe      	b.n	80012be <_exit+0x12>

080012c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e00a      	b.n	80012e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012d2:	f3af 8000 	nop.w
 80012d6:	4601      	mov	r1, r0
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	60ba      	str	r2, [r7, #8]
 80012de:	b2ca      	uxtb	r2, r1
 80012e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3301      	adds	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbf0      	blt.n	80012d2 <_read+0x12>
	}

return len;
 80012f0:	687b      	ldr	r3, [r7, #4]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b086      	sub	sp, #24
 80012fe:	af00      	add	r7, sp, #0
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001306:	2300      	movs	r3, #0
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	e009      	b.n	8001320 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	1c5a      	adds	r2, r3, #1
 8001310:	60ba      	str	r2, [r7, #8]
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f001 f8f5 	bl	8002504 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	3301      	adds	r3, #1
 800131e:	617b      	str	r3, [r7, #20]
 8001320:	697a      	ldr	r2, [r7, #20]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	429a      	cmp	r2, r3
 8001326:	dbf1      	blt.n	800130c <_write+0x12>
	}
	return len;
 8001328:	687b      	ldr	r3, [r7, #4]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <_close>:

int _close(int file)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
	return -1;
 800133a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133e:	4618      	mov	r0, r3
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800134a:	b480      	push	{r7}
 800134c:	b083      	sub	sp, #12
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800135a:	605a      	str	r2, [r3, #4]
	return 0;
 800135c:	2300      	movs	r3, #0
}
 800135e:	4618      	mov	r0, r3
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <_isatty>:

int _isatty(int file)
{
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	return 1;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
	return 0;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
	...

0800139c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a4:	4a14      	ldr	r2, [pc, #80]	; (80013f8 <_sbrk+0x5c>)
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <_sbrk+0x60>)
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013b0:	4b13      	ldr	r3, [pc, #76]	; (8001400 <_sbrk+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d102      	bne.n	80013be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <_sbrk+0x64>)
 80013ba:	4a12      	ldr	r2, [pc, #72]	; (8001404 <_sbrk+0x68>)
 80013bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <_sbrk+0x64>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d207      	bcs.n	80013dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013cc:	f004 f852 	bl	8005474 <__errno>
 80013d0:	4603      	mov	r3, r0
 80013d2:	220c      	movs	r2, #12
 80013d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
 80013da:	e009      	b.n	80013f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <_sbrk+0x64>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <_sbrk+0x64>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	4a05      	ldr	r2, [pc, #20]	; (8001400 <_sbrk+0x64>)
 80013ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ee:	68fb      	ldr	r3, [r7, #12]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20020000 	.word	0x20020000
 80013fc:	00000400 	.word	0x00000400
 8001400:	200001fc 	.word	0x200001fc
 8001404:	20000ee0 	.word	0x20000ee0

08001408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <SystemInit+0x20>)
 800140e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001412:	4a05      	ldr	r2, [pc, #20]	; (8001428 <SystemInit+0x20>)
 8001414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08e      	sub	sp, #56	; 0x38
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001432:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001440:	f107 0320 	add.w	r3, r7, #32
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
 8001458:	615a      	str	r2, [r3, #20]
 800145a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800145c:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <MX_TIM4_Init+0xe8>)
 800145e:	4a2e      	ldr	r2, [pc, #184]	; (8001518 <MX_TIM4_Init+0xec>)
 8001460:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001462:	4b2c      	ldr	r3, [pc, #176]	; (8001514 <MX_TIM4_Init+0xe8>)
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001468:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <MX_TIM4_Init+0xe8>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8400;
 800146e:	4b29      	ldr	r3, [pc, #164]	; (8001514 <MX_TIM4_Init+0xe8>)
 8001470:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8001474:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <MX_TIM4_Init+0xe8>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147c:	4b25      	ldr	r3, [pc, #148]	; (8001514 <MX_TIM4_Init+0xe8>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001482:	4824      	ldr	r0, [pc, #144]	; (8001514 <MX_TIM4_Init+0xe8>)
 8001484:	f002 f8d9 	bl	800363a <HAL_TIM_Base_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800148e:	f7ff fe91 	bl	80011b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001492:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001496:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001498:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800149c:	4619      	mov	r1, r3
 800149e:	481d      	ldr	r0, [pc, #116]	; (8001514 <MX_TIM4_Init+0xe8>)
 80014a0:	f002 fafe 	bl	8003aa0 <HAL_TIM_ConfigClockSource>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80014aa:	f7ff fe83 	bl	80011b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014ae:	4819      	ldr	r0, [pc, #100]	; (8001514 <MX_TIM4_Init+0xe8>)
 80014b0:	f002 f912 	bl	80036d8 <HAL_TIM_PWM_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80014ba:	f7ff fe7b 	bl	80011b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014be:	2300      	movs	r3, #0
 80014c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014c6:	f107 0320 	add.w	r3, r7, #32
 80014ca:	4619      	mov	r1, r3
 80014cc:	4811      	ldr	r0, [pc, #68]	; (8001514 <MX_TIM4_Init+0xe8>)
 80014ce:	f002 febf 	bl	8004250 <HAL_TIMEx_MasterConfigSynchronization>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80014d8:	f7ff fe6c 	bl	80011b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014dc:	2360      	movs	r3, #96	; 0x60
 80014de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4200;
 80014e0:	f241 0368 	movw	r3, #4200	; 0x1068
 80014e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2208      	movs	r2, #8
 80014f2:	4619      	mov	r1, r3
 80014f4:	4807      	ldr	r0, [pc, #28]	; (8001514 <MX_TIM4_Init+0xe8>)
 80014f6:	f002 fa11 	bl	800391c <HAL_TIM_PWM_ConfigChannel>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001500:	f7ff fe58 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001504:	4803      	ldr	r0, [pc, #12]	; (8001514 <MX_TIM4_Init+0xe8>)
 8001506:	f000 f82b 	bl	8001560 <HAL_TIM_MspPostInit>

}
 800150a:	bf00      	nop
 800150c:	3738      	adds	r7, #56	; 0x38
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000200 	.word	0x20000200
 8001518:	40000800 	.word	0x40000800

0800151c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a0b      	ldr	r2, [pc, #44]	; (8001558 <HAL_TIM_Base_MspInit+0x3c>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d10d      	bne.n	800154a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b0a      	ldr	r3, [pc, #40]	; (800155c <HAL_TIM_Base_MspInit+0x40>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	4a09      	ldr	r2, [pc, #36]	; (800155c <HAL_TIM_Base_MspInit+0x40>)
 8001538:	f043 0304 	orr.w	r3, r3, #4
 800153c:	6413      	str	r3, [r2, #64]	; 0x40
 800153e:	4b07      	ldr	r3, [pc, #28]	; (800155c <HAL_TIM_Base_MspInit+0x40>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800154a:	bf00      	nop
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40000800 	.word	0x40000800
 800155c:	40023800 	.word	0x40023800

08001560 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a12      	ldr	r2, [pc, #72]	; (80015c8 <HAL_TIM_MspPostInit+0x68>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d11e      	bne.n	80015c0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_TIM_MspPostInit+0x6c>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a10      	ldr	r2, [pc, #64]	; (80015cc <HAL_TIM_MspPostInit+0x6c>)
 800158c:	f043 0302 	orr.w	r3, r3, #2
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <HAL_TIM_MspPostInit+0x6c>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = PP_step_Pin;
 800159e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2302      	movs	r3, #2
 80015a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015b0:	2302      	movs	r3, #2
 80015b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PP_step_GPIO_Port, &GPIO_InitStruct);
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <HAL_TIM_MspPostInit+0x70>)
 80015bc:	f001 f9ca 	bl	8002954 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80015c0:	bf00      	nop
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40000800 	.word	0x40000800
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020400 	.word	0x40020400

080015d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015d8:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015da:	4a12      	ldr	r2, [pc, #72]	; (8001624 <MX_USART1_UART_Init+0x50>)
 80015dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015de:	4b10      	ldr	r3, [pc, #64]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015fa:	220c      	movs	r2, #12
 80015fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 800160c:	f002 fe9c 	bl	8004348 <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001616:	f7ff fdcd 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000248 	.word	0x20000248
 8001624:	40011000 	.word	0x40011000

08001628 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a1d      	ldr	r2, [pc, #116]	; (80016bc <HAL_UART_MspInit+0x94>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d134      	bne.n	80016b4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	4b1c      	ldr	r3, [pc, #112]	; (80016c0 <HAL_UART_MspInit+0x98>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	4a1b      	ldr	r2, [pc, #108]	; (80016c0 <HAL_UART_MspInit+0x98>)
 8001654:	f043 0310 	orr.w	r3, r3, #16
 8001658:	6453      	str	r3, [r2, #68]	; 0x44
 800165a:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <HAL_UART_MspInit+0x98>)
 800165c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165e:	f003 0310 	and.w	r3, r3, #16
 8001662:	613b      	str	r3, [r7, #16]
 8001664:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <HAL_UART_MspInit+0x98>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <HAL_UART_MspInit+0x98>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6313      	str	r3, [r2, #48]	; 0x30
 8001676:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <HAL_UART_MspInit+0x98>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001682:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001690:	2303      	movs	r3, #3
 8001692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001694:	2307      	movs	r3, #7
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	4619      	mov	r1, r3
 800169e:	4809      	ldr	r0, [pc, #36]	; (80016c4 <HAL_UART_MspInit+0x9c>)
 80016a0:	f001 f958 	bl	8002954 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2100      	movs	r1, #0
 80016a8:	2025      	movs	r0, #37	; 0x25
 80016aa:	f001 f88a 	bl	80027c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016ae:	2025      	movs	r0, #37	; 0x25
 80016b0:	f001 f8a3 	bl	80027fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80016b4:	bf00      	nop
 80016b6:	3728      	adds	r7, #40	; 0x28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40011000 	.word	0x40011000
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020000 	.word	0x40020000

080016c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80016c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001700 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016cc:	480d      	ldr	r0, [pc, #52]	; (8001704 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016ce:	490e      	ldr	r1, [pc, #56]	; (8001708 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016d0:	4a0e      	ldr	r2, [pc, #56]	; (800170c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d4:	e002      	b.n	80016dc <LoopCopyDataInit>

080016d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016da:	3304      	adds	r3, #4

080016dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e0:	d3f9      	bcc.n	80016d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e2:	4a0b      	ldr	r2, [pc, #44]	; (8001710 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016e4:	4c0b      	ldr	r4, [pc, #44]	; (8001714 <LoopFillZerobss+0x26>)
  movs r3, #0
 80016e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e8:	e001      	b.n	80016ee <LoopFillZerobss>

080016ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ec:	3204      	adds	r2, #4

080016ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f0:	d3fb      	bcc.n	80016ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016f2:	f7ff fe89 	bl	8001408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016f6:	f004 f94d 	bl	8005994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016fa:	f7ff fccf 	bl	800109c <main>
  bx  lr    
 80016fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001700:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001704:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001708:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800170c:	0800b0e4 	.word	0x0800b0e4
  ldr r2, =_sbss
 8001710:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001714:	20000edc 	.word	0x20000edc

08001718 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001718:	e7fe      	b.n	8001718 <ADC_IRQHandler>
	...

0800171c <HAL_UART_RxCpltCallback>:



// uart callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a11      	ldr	r2, [pc, #68]	; (8001770 <HAL_UART_RxCpltCallback+0x54>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d11c      	bne.n	8001768 <HAL_UART_RxCpltCallback+0x4c>

		RawParser_dma_receiveByte(&comm.rawparser, comm.receiveByte);
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <HAL_UART_RxCpltCallback+0x58>)
 8001730:	f893 3a34 	ldrb.w	r3, [r3, #2612]	; 0xa34
 8001734:	75fb      	strb	r3, [r7, #23]

// receive functions-----------------------------------------------------------------------------------------
STATIC_FORCEINLINE void RawParser_dma_receiveByte(RawParser_dma_t* const self, const u8 byte)
{
    M_Assert_Break((self == NULL), M_EMPTY, return, "RawParser_dma_receiveByte: No valid input");
    u8* const m_receiveBuffer   = self->m_receiveBuffer;
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <HAL_UART_RxCpltCallback+0x5c>)
 8001738:	613b      	str	r3, [r7, #16]
    reg m_receivePos            = self->m_receivePos;
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <HAL_UART_RxCpltCallback+0x58>)
 800173c:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8001740:	60fb      	str	r3, [r7, #12]

    m_receiveBuffer[m_receivePos & (D_RAW_P_RX_BUF_SIZE - 1U)] = byte;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4413      	add	r3, r2
 800174c:	7dfa      	ldrb	r2, [r7, #23]
 800174e:	701a      	strb	r2, [r3, #0]
    ++m_receivePos;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	3301      	adds	r3, #1
 8001754:	60fb      	str	r3, [r7, #12]

    self->m_receivePos = m_receivePos;
 8001756:	4a07      	ldr	r2, [pc, #28]	; (8001774 <HAL_UART_RxCpltCallback+0x58>)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f8c2 360c 	str.w	r3, [r2, #1548]	; 0x60c
		HAL_UART_Receive_IT(huart, (uint8_t*) &comm.receiveByte, 1);
 800175e:	2201      	movs	r2, #1
 8001760:	4906      	ldr	r1, [pc, #24]	; (800177c <HAL_UART_RxCpltCallback+0x60>)
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f002 fecf 	bl	8004506 <HAL_UART_Receive_IT>
	}
}
 8001768:	bf00      	nop
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40011000 	.word	0x40011000
 8001774:	20000290 	.word	0x20000290
 8001778:	20000298 	.word	0x20000298
 800177c:	20000cc4 	.word	0x20000cc4

08001780 <CallbackManager_init>:
    CallbackManager_init(m_manager);
    return m_manager;
}

void CallbackManager_init(CallbackManager_t * const self)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af04      	add	r7, sp, #16
 8001786:	6078      	str	r0, [r7, #4]
    M_Assert_BreakSaveCheck(self == (CallbackManager_t *)NULL, M_EMPTY, return, M_LIB_DATA_DEF "CallbackManager_init: no valid input data", ENA, LIB);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d112      	bne.n	80017b4 <CallbackManager_init+0x34>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	bf0c      	ite	eq
 8001794:	2301      	moveq	r3, #1
 8001796:	2300      	movne	r3, #0
 8001798:	b2db      	uxtb	r3, r3
 800179a:	4619      	mov	r1, r3
 800179c:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <CallbackManager_init+0x60>)
 800179e:	9302      	str	r3, [sp, #8]
 80017a0:	2301      	movs	r3, #1
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <CallbackManager_init+0x64>)
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2314      	movs	r3, #20
 80017aa:	4a0f      	ldr	r2, [pc, #60]	; (80017e8 <CallbackManager_init+0x68>)
 80017ac:	480f      	ldr	r0, [pc, #60]	; (80017ec <CallbackManager_init+0x6c>)
 80017ae:	f000 fdcd 	bl	800234c <__M_Error>
 80017b2:	e011      	b.n	80017d8 <CallbackManager_init+0x58>
    for (unsigned i = 0; i < CALL_B_MAN_MAX_COMMAND_FUNCTIONS; ++i) {
 80017b4:	2300      	movs	r3, #0
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	e007      	b.n	80017ca <CallbackManager_init+0x4a>
        self->workers[i] = (CallbackWorker)NULL;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	2100      	movs	r1, #0
 80017c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned i = 0; i < CALL_B_MAN_MAX_COMMAND_FUNCTIONS; ++i) {
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	3301      	adds	r3, #1
 80017c8:	60fb      	str	r3, [r7, #12]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2bff      	cmp	r3, #255	; 0xff
 80017ce:	d9f4      	bls.n	80017ba <CallbackManager_init+0x3a>
        self->ctx[i] = NULL;
#endif /* CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT */
    }

#ifndef CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT
    self->ctx = NULL;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
#endif /* CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT */
}
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	0800a020 	.word	0x0800a020
 80017e4:	0800a08c 	.word	0x0800a08c
 80017e8:	08009fc0 	.word	0x08009fc0
 80017ec:	0800a068 	.word	0x0800a068

080017f0 <CallbackManager_addWorker>:

    return 0;
}

void CallbackManager_addWorker(CallbackManager_t * const self, const CallBManIdType id, const CallbackWorker worker, PREPROCESSOR_CTX_TYPE(ctx))
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af04      	add	r7, sp, #16
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	607a      	str	r2, [r7, #4]
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	460b      	mov	r3, r1
 80017fe:	72fb      	strb	r3, [r7, #11]
    M_Assert_Break(self == (CallbackManager_t *)NULL, M_EMPTY, return, M_LIB_DATA_DEF "CallbackManager_addWorker: no valid input data", ENA, LIB);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d112      	bne.n	800182c <CallbackManager_addWorker+0x3c>
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	bf0c      	ite	eq
 800180c:	2301      	moveq	r3, #1
 800180e:	2300      	movne	r3, #0
 8001810:	b2db      	uxtb	r3, r3
 8001812:	4619      	mov	r1, r3
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <CallbackManager_addWorker+0x54>)
 8001816:	9302      	str	r3, [sp, #8]
 8001818:	2301      	movs	r3, #1
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <CallbackManager_addWorker+0x58>)
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	232d      	movs	r3, #45	; 0x2d
 8001822:	4a0a      	ldr	r2, [pc, #40]	; (800184c <CallbackManager_addWorker+0x5c>)
 8001824:	480a      	ldr	r0, [pc, #40]	; (8001850 <CallbackManager_addWorker+0x60>)
 8001826:	f000 fd91 	bl	800234c <__M_Error>
 800182a:	e008      	b.n	800183e <CallbackManager_addWorker+0x4e>

#if !((CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 256U) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 65536UL) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 4294967296UL))
    M_Assert_WarningSaveCheck(id > (CALL_B_MAN_MAX_COMMAND_FUNCTIONS - 1), M_EMPTY, return, M_LIB_DATA_DEF "CallbackManager_addWorker: no valid input id", ENA, LIB);
#endif /* !((CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 256U) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 65536UL) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 4294967296UL)) */

    self->workers[id] = worker;
 800182c:	7afa      	ldrb	r2, [r7, #11]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#ifdef CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT
    self->ctx[id] = PREPROCESSOR_CTX_TYPE_CAST(ctx);
#else
    self->ctx = PREPROCESSOR_CTX_TYPE_CAST(ctx);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
#endif /* CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT */
}
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	0800a020 	.word	0x0800a020
 8001848:	0800a110 	.word	0x0800a110
 800184c:	08009fc0 	.word	0x08009fc0
 8001850:	0800a068 	.word	0x0800a068

08001854 <CallbackManager_proceed>:


//**********************************************************************************************************************************************************************
int CallbackManager_proceed(const CallbackManager_t* const self, const CallBManIdType id,
                            u8* const inputData, u8* const outputData, reg* const size, const reg maxOutBufferSize)
{
 8001854:	b590      	push	{r4, r7, lr}
 8001856:	b08b      	sub	sp, #44	; 0x2c
 8001858:	af04      	add	r7, sp, #16
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	607a      	str	r2, [r7, #4]
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	460b      	mov	r3, r1
 8001862:	72fb      	strb	r3, [r7, #11]
    M_Assert_Break(self == (CallbackManager_t *)NULL, M_EMPTY, return 0, M_LIB_DATA_DEF "CallbackManager_proceed: no valid input data", ENA, LIB);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d113      	bne.n	8001892 <CallbackManager_proceed+0x3e>
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2b00      	cmp	r3, #0
 800186e:	bf0c      	ite	eq
 8001870:	2301      	moveq	r3, #1
 8001872:	2300      	movne	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	4619      	mov	r1, r3
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <CallbackManager_proceed+0x84>)
 800187a:	9302      	str	r3, [sp, #8]
 800187c:	2301      	movs	r3, #1
 800187e:	9301      	str	r3, [sp, #4]
 8001880:	4b16      	ldr	r3, [pc, #88]	; (80018dc <CallbackManager_proceed+0x88>)
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	2341      	movs	r3, #65	; 0x41
 8001886:	4a16      	ldr	r2, [pc, #88]	; (80018e0 <CallbackManager_proceed+0x8c>)
 8001888:	4816      	ldr	r0, [pc, #88]	; (80018e4 <CallbackManager_proceed+0x90>)
 800188a:	f000 fd5f 	bl	800234c <__M_Error>
 800188e:	2300      	movs	r3, #0
 8001890:	e01e      	b.n	80018d0 <CallbackManager_proceed+0x7c>
#if !((CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 256U) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 65536UL) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 4294967296UL))
    M_Assert_WarningSaveCheck(id > (CALL_B_MAN_MAX_COMMAND_FUNCTIONS - 1), M_EMPTY, return 0, M_LIB_DATA_DEF "CallbackManager_proceed: no valid input id", ENA, LIB);
#endif /* !((CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 256U) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 65536UL) || (CALL_B_MAN_MAX_COMMAND_FUNCTIONS == 4294967296UL)) */

    // move to cash
    const CallbackWorker worker = self->workers[id];
 8001892:	7afa      	ldrb	r2, [r7, #11]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800189a:	617b      	str	r3, [r7, #20]

#ifdef CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT
    PREPROCESSOR_CTX_TYPE(ctx) = self->ctx[id];
#else
    PREPROCESSOR_CTX_TYPE(ctx) = self->ctx;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80018a2:	613b      	str	r3, [r7, #16]
#endif /* CALL_B_MAN_ENABLE_DIFFERENCE_CONTEXT */

    // do logic
    M_Assert_SafeFunctionCall((worker != (CallbackWorker)NULL), {
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d009      	beq.n	80018be <CallbackManager_proceed+0x6a>
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	697c      	ldr	r4, [r7, #20]
 80018b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018b4:	6839      	ldr	r1, [r7, #0]
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	47a0      	blx	r4
 80018ba:	2301      	movs	r3, #1
 80018bc:	e008      	b.n	80018d0 <CallbackManager_proceed+0x7c>
 80018be:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <CallbackManager_proceed+0x94>)
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2351      	movs	r3, #81	; 0x51
 80018c4:	4a06      	ldr	r2, [pc, #24]	; (80018e0 <CallbackManager_proceed+0x8c>)
 80018c6:	2100      	movs	r1, #0
 80018c8:	4808      	ldr	r0, [pc, #32]	; (80018ec <CallbackManager_proceed+0x98>)
 80018ca:	f000 fd5d 	bl	8002388 <__M_Warning>
                                  worker(inputData, outputData, size, maxOutBufferSize, ctx);
                                  return 1;
                              });
    return 0;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	371c      	adds	r7, #28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd90      	pop	{r4, r7, pc}
 80018d8:	0800a020 	.word	0x0800a020
 80018dc:	0800a144 	.word	0x0800a144
 80018e0:	08009fc0 	.word	0x08009fc0
 80018e4:	0800a068 	.word	0x0800a068
 80018e8:	0800a198 	.word	0x0800a198
 80018ec:	0800a174 	.word	0x0800a174

080018f0 <fast_crc8_maxim_byte>:

    return crc;
}

u8 fast_crc8_maxim_byte(const u8 crc, const u8 data)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	460a      	mov	r2, r1
 80018fa:	71fb      	strb	r3, [r7, #7]
 80018fc:	4613      	mov	r3, r2
 80018fe:	71bb      	strb	r3, [r7, #6]
    return crc8_maxim_table[crc ^ data];
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	79bb      	ldrb	r3, [r7, #6]
 8001904:	4053      	eors	r3, r2
 8001906:	b2db      	uxtb	r3, r3
 8001908:	461a      	mov	r2, r3
 800190a:	4b04      	ldr	r3, [pc, #16]	; (800191c <fast_crc8_maxim_byte+0x2c>)
 800190c:	5c9b      	ldrb	r3, [r3, r2]
}
 800190e:	4618      	mov	r0, r3
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	0800ab2c 	.word	0x0800ab2c

08001920 <rawParser_dma_init>:
    }
    return self;
}

int rawParser_dma_init(RawParser_dma_t * const self, const u8 packStart)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af02      	add	r7, sp, #8
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
#ifdef D_RAW_P_TWO_BYTES_LEN_SUPPORT
    M_Assert_BreakSaveCheck(packStart == RECEIVE_EXTENDED_LEN_CMD, M_EMPTY, return D_RAW_P_ERROR, "rawParser_dma_init: start byte: %d must be not equal RECEIVE_EXTENDED_LEN_CMD: %d", packStart, RECEIVE_EXTENDED_LEN_CMD);
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

    M_Assert_BreakSaveCheck(self == (RawParser_dma_t *)NULL, M_EMPTY, return D_RAW_P_ERROR, "rawParser_dma_init: No input data valid ");
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10f      	bne.n	8001952 <rawParser_dma_init+0x32>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	bf0c      	ite	eq
 8001938:	2301      	moveq	r3, #1
 800193a:	2300      	movne	r3, #0
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4619      	mov	r1, r3
 8001940:	4b23      	ldr	r3, [pc, #140]	; (80019d0 <rawParser_dma_init+0xb0>)
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	2348      	movs	r3, #72	; 0x48
 8001946:	4a23      	ldr	r2, [pc, #140]	; (80019d4 <rawParser_dma_init+0xb4>)
 8001948:	4823      	ldr	r0, [pc, #140]	; (80019d8 <rawParser_dma_init+0xb8>)
 800194a:	f000 fcff 	bl	800234c <__M_Error>
 800194e:	2300      	movs	r3, #0
 8001950:	e03a      	b.n	80019c8 <rawParser_dma_init+0xa8>

    self->m_startByte = packStart;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	78fa      	ldrb	r2, [r7, #3]
 8001956:	701a      	strb	r2, [r3, #0]
    self->m_receivePackLen = 0;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	605a      	str	r2, [r3, #4]

#ifdef D_RAW_P_CRC_ENA
    self->m_receiveCalcCRC = D_RAW_P_CRC_INIT;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	22ff      	movs	r2, #255	; 0xff
 8001962:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
    self->m_transmittCalcCRC = D_RAW_P_CRC_INIT;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	22ff      	movs	r2, #255	; 0xff
 800196a:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
    self->m_receiveCRCBuf = D_RAW_P_CRC_INIT;
#   endif /* defined(D_RAW_P_USE_CRC16) || defined(D_RAW_P_USE_CRC32) || defined(D_RAW_P_USE_CRC64) */

#endif /* D_RAW_P_CRC_ENA */

    self->m_triggerSB = 0;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
    self->m_receivePos = 0;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    self->m_receiveReadPos = 0;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
    self->m_receiveHandlePos = 0;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614

    self->receiveState = RAW_P_DMA_RECEIVE_LEN_0;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618


#ifndef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
    self->TX.data = self->m_sendBuffer;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f503 6281 	add.w	r2, r3, #1032	; 0x408
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
#else
    self->TX.data = NULL;
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

    self->TX.size = 0;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	f8c3 2620 	str.w	r2, [r3, #1568]	; 0x620

#ifndef D_RAW_P_DISABLE_INTERNAL_RX_BUFFER
    self->RX.data = self->m_receiveFrameBuffer;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f503 7202 	add.w	r2, r3, #520	; 0x208
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
#else
    self->RX.data = NULL;
#endif /* D_RAW_P_DISABLE_INTERNAL_RX_BUFFER */

    self->RX.size = 0;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628

    self->uniRXPosition = 0;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c

#ifdef D_RAW_P_REED_SOLOMON_ECC_CORR_ENA
    rs_initialize_ecc(&self->rs_ecc);
#endif /* D_RAW_P_REED_SOLOMON_ECC_CORR_ENA */

    return D_RAW_P_OK;
 80019c6:	2301      	movs	r3, #1
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	0800a238 	.word	0x0800a238
 80019d4:	0800a1ac 	.word	0x0800a1ac
 80019d8:	0800a1e8 	.word	0x0800a1e8

080019dc <RawParser_dma_proceedByte>:
 *
 */


static void RawParser_dma_proceedByte(RawParser_dma_t* const self, const u8 ch, const u8 newFrame)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af04      	add	r7, sp, #16
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	70fb      	strb	r3, [r7, #3]
 80019e8:	4613      	mov	r3, r2
 80019ea:	70bb      	strb	r3, [r7, #2]
    if (newFrame) {
 80019ec:	78bb      	ldrb	r3, [r7, #2]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d00b      	beq.n	8001a0a <RawParser_dma_proceedByte+0x2e>

#ifdef D_RAW_P_CRC_ENA
        self->m_receiveCalcCRC = D_RAW_P_CRC_INIT;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	22ff      	movs	r2, #255	; 0xff
 80019f6:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
        D_RAW_P_CRC_START(self->m_receiveCalcCRC);
#endif /* D_RAW_P_CRC_ENA */

        self->m_receiveHandlePos = 0;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        self->receiveState = RAW_P_DMA_RECEIVE_LEN_0;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
    }

    switch(self->receiveState) {
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 3618 	ldrb.w	r3, [r3, #1560]	; 0x618
 8001a10:	2b0d      	cmp	r3, #13
 8001a12:	f200 80d1 	bhi.w	8001bb8 <RawParser_dma_proceedByte+0x1dc>
 8001a16:	a201      	add	r2, pc, #4	; (adr r2, 8001a1c <RawParser_dma_proceedByte+0x40>)
 8001a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1c:	08001a55 	.word	0x08001a55
 8001a20:	08001bb9 	.word	0x08001bb9
 8001a24:	08001bb9 	.word	0x08001bb9
 8001a28:	08001ae3 	.word	0x08001ae3
 8001a2c:	08001b35 	.word	0x08001b35
 8001a30:	08001bb9 	.word	0x08001bb9
 8001a34:	08001bb9 	.word	0x08001bb9
 8001a38:	08001bb9 	.word	0x08001bb9
 8001a3c:	08001bb9 	.word	0x08001bb9
 8001a40:	08001bb9 	.word	0x08001bb9
 8001a44:	08001bb9 	.word	0x08001bb9
 8001a48:	08001bb9 	.word	0x08001bb9
 8001a4c:	08001b7d 	.word	0x08001b7d
 8001a50:	08001ba1 	.word	0x08001ba1

    case RAW_P_DMA_RECEIVE_LEN_0: {

#ifdef D_RAW_P_CRC_ENA
        self->m_receiveCalcCRC = D_RAW_P_CRC_UPDATE(self->m_receiveCalcCRC, ch);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 3608 	ldrb.w	r3, [r3, #1544]	; 0x608
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff46 	bl	80018f0 <fast_crc8_maxim_byte>
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
        if(RECEIVE_EXTENDED_LEN_CMD == ch) {
            self->receiveState = RAW_P_DMA_RECEIVE_LEN_LOW;
        } else {
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

            const reg rx_len = self->m_receivePackLen = ((ch > self->m_startByte) ? (ch - 1U) : ch);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	78fa      	ldrb	r2, [r7, #3]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d902      	bls.n	8001a7e <RawParser_dma_proceedByte+0xa2>
 8001a78:	78fb      	ldrb	r3, [r7, #3]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <RawParser_dma_proceedByte+0xa4>
 8001a7e:	78fb      	ldrb	r3, [r7, #3]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6053      	str	r3, [r2, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	60bb      	str	r3, [r7, #8]
            self->m_receiveHandlePos = 0;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
            self->receiveState = RAW_P_DMA_RECEIVE_DATA;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2203      	movs	r2, #3
 8001a96:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618

            M_Assert_WarningSaveCheck((rx_len > D_RAW_P_RX_BUF_SIZE || rx_len == 0), M_EMPTY, {
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aa0:	d803      	bhi.n	8001aaa <RawParser_dma_proceedByte+0xce>
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f040 8089 	bne.w	8001bbc <RawParser_dma_proceedByte+0x1e0>
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ab0:	d802      	bhi.n	8001ab8 <RawParser_dma_proceedByte+0xdc>
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <RawParser_dma_proceedByte+0xe0>
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e000      	b.n	8001abe <RawParser_dma_proceedByte+0xe2>
 8001abc:	2300      	movs	r3, #0
 8001abe:	b2d9      	uxtb	r1, r3
 8001ac0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ac4:	9302      	str	r3, [sp, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	9301      	str	r3, [sp, #4]
 8001aca:	4b3f      	ldr	r3, [pc, #252]	; (8001bc8 <RawParser_dma_proceedByte+0x1ec>)
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	23cb      	movs	r3, #203	; 0xcb
 8001ad0:	4a3e      	ldr	r2, [pc, #248]	; (8001bcc <RawParser_dma_proceedByte+0x1f0>)
 8001ad2:	483f      	ldr	r0, [pc, #252]	; (8001bd0 <RawParser_dma_proceedByte+0x1f4>)
 8001ad4:	f000 fc58 	bl	8002388 <__M_Warning>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	220c      	movs	r2, #12
 8001adc:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618

#ifdef D_RAW_P_TWO_BYTES_LEN_SUPPORT
        }
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

        break;}
 8001ae0:	e06c      	b.n	8001bbc <RawParser_dma_proceedByte+0x1e0>

        break;}
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

    case RAW_P_DMA_RECEIVE_DATA: {
        reg rx_pos = self->m_receiveHandlePos;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f8d3 3614 	ldr.w	r3, [r3, #1556]	; 0x614
 8001ae8:	60fb      	str	r3, [r7, #12]

#ifdef D_RAW_P_CRC_ENA
        self->m_receiveCalcCRC = D_RAW_P_CRC_UPDATE(self->m_receiveCalcCRC, ch);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 3608 	ldrb.w	r3, [r3, #1544]	; 0x608
 8001af0:	78fa      	ldrb	r2, [r7, #3]
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fefb 	bl	80018f0 <fast_crc8_maxim_byte>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
#endif /* D_RAW_P_CRC_ENA */

        self->RX.data[rx_pos] = ch;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f8d3 2624 	ldr.w	r2, [r3, #1572]	; 0x624
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	78fa      	ldrb	r2, [r7, #3]
 8001b10:	701a      	strb	r2, [r3, #0]
        ++rx_pos;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3301      	adds	r3, #1
 8001b16:	60fb      	str	r3, [r7, #12]

        if (rx_pos == self->m_receivePackLen) {
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d103      	bne.n	8001b2a <RawParser_dma_proceedByte+0x14e>

#ifdef D_RAW_P_CRC_ENA
            D_RAW_P_CRC_FINAL(self->m_receiveCalcCRC);
            self->receiveState = RAW_P_DMA_RECEIVE_CRC_0;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2204      	movs	r2, #4
 8001b26:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
            self->RX.size = self->m_receivePackLen;
            self->receiveState = RAW_P_DMA_RECEIVE_OK;
#endif /* D_RAW_P_CRC_ENA */
        }

        self->m_receiveHandlePos = rx_pos;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        break;}
 8001b32:	e044      	b.n	8001bbe <RawParser_dma_proceedByte+0x1e2>

    case RAW_P_DMA_RECEIVE_CRC_0: {

#   ifdef D_RAW_P_USE_CRC8

        if(self->m_receiveCalcCRC == ch) {
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 3608 	ldrb.w	r3, [r3, #1544]	; 0x608
 8001b3a:	78fa      	ldrb	r2, [r7, #3]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d109      	bne.n	8001b54 <RawParser_dma_proceedByte+0x178>
            self->RX.size = self->m_receivePackLen;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
            self->receiveState = RAW_P_DMA_RECEIVE_OK;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	220d      	movs	r2, #13
 8001b4e:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
        self->m_receiveCRCBuf = (rawP_crc_t)(ch & 0x000000FFUL); // read 0 byte
        self->receiveState = RAW_P_DMA_RECEIVE_CRC_1;

#   endif /* CRC 0b SWITCH LOGIC */

        break;}
 8001b52:	e034      	b.n	8001bbe <RawParser_dma_proceedByte+0x1e2>
            M_Assert_Warning(M_ALWAYS, M_EMPTY, M_EMPTY, "RawParser_dma_proceedByte: Receive CRC8 error, rx_crc: %d, calc_crc: %d", ch, self->m_receiveCalcCRC);
 8001b54:	78fb      	ldrb	r3, [r7, #3]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	f892 2608 	ldrb.w	r2, [r2, #1544]	; 0x608
 8001b5c:	9202      	str	r2, [sp, #8]
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	4b1c      	ldr	r3, [pc, #112]	; (8001bd4 <RawParser_dma_proceedByte+0x1f8>)
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	f240 1321 	movw	r3, #289	; 0x121
 8001b68:	4a18      	ldr	r2, [pc, #96]	; (8001bcc <RawParser_dma_proceedByte+0x1f0>)
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	481a      	ldr	r0, [pc, #104]	; (8001bd8 <RawParser_dma_proceedByte+0x1fc>)
 8001b6e:	f000 fc0b 	bl	8002388 <__M_Warning>
            self->receiveState = RAW_P_DMA_RECEIVE_ERR;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	220c      	movs	r2, #12
 8001b76:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
        break;}
 8001b7a:	e020      	b.n	8001bbe <RawParser_dma_proceedByte+0x1e2>

#endif /* D_RAW_P_CRC_ENA */


    case RAW_P_DMA_RECEIVE_ERR:
        M_Assert_Warning(M_ALWAYS, M_EMPTY, M_EMPTY, "RawParser_dma_proceedByte: Receive error, byte: %d, rx_len: %d, max_rxlen: %d", ch, self->m_receivePackLen, D_RAW_P_RX_BUF_SIZE);
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6852      	ldr	r2, [r2, #4]
 8001b82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b86:	9103      	str	r1, [sp, #12]
 8001b88:	9202      	str	r2, [sp, #8]
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <RawParser_dma_proceedByte+0x200>)
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	f44f 73c5 	mov.w	r3, #394	; 0x18a
 8001b94:	4a0d      	ldr	r2, [pc, #52]	; (8001bcc <RawParser_dma_proceedByte+0x1f0>)
 8001b96:	2101      	movs	r1, #1
 8001b98:	480f      	ldr	r0, [pc, #60]	; (8001bd8 <RawParser_dma_proceedByte+0x1fc>)
 8001b9a:	f000 fbf5 	bl	8002388 <__M_Warning>
        break;
 8001b9e:	e00e      	b.n	8001bbe <RawParser_dma_proceedByte+0x1e2>

    case RAW_P_DMA_RECEIVE_OK:
        M_Assert_Warning(M_ALWAYS, M_EMPTY, M_EMPTY, "RawParser_dma_proceedByte: LAST Received OK, byte: %d is not received because no SB", ch);
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <RawParser_dma_proceedByte+0x204>)
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	f44f 73c7 	mov.w	r3, #398	; 0x18e
 8001bac:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <RawParser_dma_proceedByte+0x1f0>)
 8001bae:	2101      	movs	r1, #1
 8001bb0:	4809      	ldr	r0, [pc, #36]	; (8001bd8 <RawParser_dma_proceedByte+0x1fc>)
 8001bb2:	f000 fbe9 	bl	8002388 <__M_Warning>
        break;
 8001bb6:	e002      	b.n	8001bbe <RawParser_dma_proceedByte+0x1e2>

    default:
        break;
 8001bb8:	bf00      	nop
 8001bba:	e000      	b.n	8001bbe <RawParser_dma_proceedByte+0x1e2>
        break;}
 8001bbc:	bf00      	nop
    }
}
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	0800a2e4 	.word	0x0800a2e4
 8001bcc:	0800a1ac 	.word	0x0800a1ac
 8001bd0:	0800a2b4 	.word	0x0800a2b4
 8001bd4:	0800a340 	.word	0x0800a340
 8001bd8:	0800a334 	.word	0x0800a334
 8001bdc:	0800a388 	.word	0x0800a388
 8001be0:	0800a3d8 	.word	0x0800a3d8

08001be4 <RawParser_dma_proceed>:



RawParser_Frame_t* RawParser_dma_proceed(RawParser_dma_t* const self)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b088      	sub	sp, #32
 8001be8:	af02      	add	r7, sp, #8
 8001bea:	6078      	str	r0, [r7, #4]
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return (RawParser_Frame_t*)NULL, "RawParser_dma_proceed: No valid input");
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d110      	bne.n	8001c14 <RawParser_dma_proceed+0x30>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	bf0c      	ite	eq
 8001bf8:	2301      	moveq	r3, #1
 8001bfa:	2300      	movne	r3, #0
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4b33      	ldr	r3, [pc, #204]	; (8001cd0 <RawParser_dma_proceed+0xec>)
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	f44f 73cd 	mov.w	r3, #410	; 0x19a
 8001c08:	4a32      	ldr	r2, [pc, #200]	; (8001cd4 <RawParser_dma_proceed+0xf0>)
 8001c0a:	4833      	ldr	r0, [pc, #204]	; (8001cd8 <RawParser_dma_proceed+0xf4>)
 8001c0c:	f000 fb9e 	bl	800234c <__M_Error>
 8001c10:	2300      	movs	r3, #0
 8001c12:	e059      	b.n	8001cc8 <RawParser_dma_proceed+0xe4>

#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
    M_Assert_Break((self->TX.data == NULL), M_EMPTY, return (RawParser_Frame_t*)NULL, "RawParser_dma_proceed: No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

    const   reg   receivePos_saved    = self->m_receivePos        & (D_RAW_P_RX_BUF_SIZE - 1U);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8001c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c1e:	613b      	str	r3, [r7, #16]
            reg   receiveReadPos      = self->m_receiveReadPos    & (D_RAW_P_RX_BUF_SIZE - 1U);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
 8001c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c2a:	617b      	str	r3, [r7, #20]
    self->RX.size = 0;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628

//    if(receivePos_saved == receiveReadPos) { // may be needed
//        return &self->RX;
//    }

    while (receivePos_saved != receiveReadPos) {
 8001c34:	e03b      	b.n	8001cae <RawParser_dma_proceed+0xca>

        const u8 ch = self->m_receiveBuffer[receiveReadPos];
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	3308      	adds	r3, #8
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	73fb      	strb	r3, [r7, #15]

        if (self->m_triggerSB) {
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f893 360a 	ldrb.w	r3, [r3, #1546]	; 0x60a
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d016      	beq.n	8001c7a <RawParser_dma_proceed+0x96>
            if(self->m_startByte == ch) { //{SB}{SB} -> {SB}
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	7bfa      	ldrb	r2, [r7, #15]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d106      	bne.n	8001c64 <RawParser_dma_proceed+0x80>
                RawParser_dma_proceedByte(self, ch, 0);
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff febd 	bl	80019dc <RawParser_dma_proceedByte>
 8001c62:	e005      	b.n	8001c70 <RawParser_dma_proceed+0x8c>
            } else { //{SB}{!SB} -> {SB} and newframe
                RawParser_dma_proceedByte(self, ch, 1);
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	2201      	movs	r2, #1
 8001c68:	4619      	mov	r1, r3
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff feb6 	bl	80019dc <RawParser_dma_proceedByte>
            }
            self->m_triggerSB = 0;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8001c78:	e00f      	b.n	8001c9a <RawParser_dma_proceed+0xb6>
        } else if (self->m_startByte == ch) { //{!SB}{SB} -> set flag and skip step
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	7bfa      	ldrb	r2, [r7, #15]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d104      	bne.n	8001c8e <RawParser_dma_proceed+0xaa>
            self->m_triggerSB = 1;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8001c8c:	e005      	b.n	8001c9a <RawParser_dma_proceed+0xb6>
        } else { //{!SB}{!SB} -> {!SB}
            RawParser_dma_proceedByte(self, ch, 0);
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	2200      	movs	r2, #0
 8001c92:	4619      	mov	r1, r3
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff fea1 	bl	80019dc <RawParser_dma_proceedByte>
        }

        receiveReadPos = ((receiveReadPos + 1U) & (D_RAW_P_RX_BUF_SIZE - 1U));
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ca2:	617b      	str	r3, [r7, #20]

        if(self->RX.size != 0) {
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f8d3 3628 	ldr.w	r3, [r3, #1576]	; 0x628
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d104      	bne.n	8001cb8 <RawParser_dma_proceed+0xd4>
    while (receivePos_saved != receiveReadPos) {
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d1bf      	bne.n	8001c36 <RawParser_dma_proceed+0x52>
 8001cb6:	e000      	b.n	8001cba <RawParser_dma_proceed+0xd6>
#ifdef D_RAW_P_REED_SOLOMON_ECC_CORR_ENA
            /* Now decode -- encoded codeword size must be passed */
            rscode_decode(&self->rs_ecc, self->RX.data, self->RX.size);
            self->RX.size -= RSCODE_NPAR;
#endif /* D_RAW_P_REED_SOLOMON_ECC_CORR_ENA */
            break;
 8001cb8:	bf00      	nop
        }
    }

    self->m_receiveReadPos = receiveReadPos;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
    return &self->RX;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f203 6324 	addw	r3, r3, #1572	; 0x624
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	0800a450 	.word	0x0800a450
 8001cd4:	0800a1ac 	.word	0x0800a1ac
 8001cd8:	0800a42c 	.word	0x0800a42c

08001cdc <RawParser_dma_shieldFrame>:

// slow shield functions (slow & more copy)-----------------------------------------------------------------------------------------
RawParser_Frame_t* RawParser_dma_shieldFrame(RawParser_dma_t* const self, const u8* data, reg len)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08c      	sub	sp, #48	; 0x30
 8001ce0:	af04      	add	r7, sp, #16
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return (RawParser_Frame_t*)NULL, "RawParser_dma_shieldFrame: No valid input");
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d110      	bne.n	8001d10 <RawParser_dma_shieldFrame+0x34>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	bf0c      	ite	eq
 8001cf4:	2301      	moveq	r3, #1
 8001cf6:	2300      	movne	r3, #0
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4b57      	ldr	r3, [pc, #348]	; (8001e5c <RawParser_dma_shieldFrame+0x180>)
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 8001d04:	4a56      	ldr	r2, [pc, #344]	; (8001e60 <RawParser_dma_shieldFrame+0x184>)
 8001d06:	4857      	ldr	r0, [pc, #348]	; (8001e64 <RawParser_dma_shieldFrame+0x188>)
 8001d08:	f000 fb20 	bl	800234c <__M_Error>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e0a1      	b.n	8001e54 <RawParser_dma_shieldFrame+0x178>
    M_Assert_Break((data == (u8*)NULL) || len == 0, M_EMPTY, {
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <RawParser_dma_shieldFrame+0x40>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d119      	bne.n	8001d50 <RawParser_dma_shieldFrame+0x74>
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d002      	beq.n	8001d28 <RawParser_dma_shieldFrame+0x4c>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <RawParser_dma_shieldFrame+0x50>
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e000      	b.n	8001d2e <RawParser_dma_shieldFrame+0x52>
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	b2d9      	uxtb	r1, r3
 8001d30:	4b4a      	ldr	r3, [pc, #296]	; (8001e5c <RawParser_dma_shieldFrame+0x180>)
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	f240 13d1 	movw	r3, #465	; 0x1d1
 8001d38:	4a49      	ldr	r2, [pc, #292]	; (8001e60 <RawParser_dma_shieldFrame+0x184>)
 8001d3a:	484b      	ldr	r0, [pc, #300]	; (8001e68 <RawParser_dma_shieldFrame+0x18c>)
 8001d3c:	f000 fb06 	bl	800234c <__M_Error>
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f8c3 2620 	str.w	r2, [r3, #1568]	; 0x620
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f203 631c 	addw	r3, r3, #1564	; 0x61c
 8001d4e:	e081      	b.n	8001e54 <RawParser_dma_shieldFrame+0x178>

#ifdef D_RAW_P_REED_SOLOMON_ECC_CORR_ENA
    RawParser_dma_startTransmittPacket(self, (len + RSCODE_NPAR));
    rs_encode_data_onlyParity(&self->rs_ecc, data, len);
#else
    RawParser_dma_startTransmittPacket(self, len);
 8001d50:	6879      	ldr	r1, [r7, #4]
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	f000 f892 	bl	8001e7c <RawParser_dma_startTransmittPacket>

#endif /* D_RAW_P_REED_SOLOMON_ECC_CORR_ENA */

    while(len--) {
 8001d58:	e073      	b.n	8001e42 <RawParser_dma_shieldFrame+0x166>
        RawParser_dma_addTxByteCRC(self, *data++);
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	1c5a      	adds	r2, r3, #1
 8001d5e:	60ba      	str	r2, [r7, #8]
 8001d60:	781a      	ldrb	r2, [r3, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	4613      	mov	r3, r2
 8001d68:	76fb      	strb	r3, [r7, #27]

#ifdef D_RAW_P_CRC_ENA
// elementary byte adding functions with calc crc----------------------------------------------------------------------------
STATIC_FORCEINLINE void RawParser_dma_addTxByteCRC(RawParser_dma_t* const self, const u8 byte)
{
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return, "RawParser_dma_addTxByteCRC: No valid input");
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10e      	bne.n	8001d8e <RawParser_dma_shieldFrame+0xb2>
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	bf0c      	ite	eq
 8001d76:	2301      	moveq	r3, #1
 8001d78:	2300      	movne	r3, #0
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4b3b      	ldr	r3, [pc, #236]	; (8001e6c <RawParser_dma_shieldFrame+0x190>)
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	23a1      	movs	r3, #161	; 0xa1
 8001d84:	4a3a      	ldr	r2, [pc, #232]	; (8001e70 <RawParser_dma_shieldFrame+0x194>)
 8001d86:	4837      	ldr	r0, [pc, #220]	; (8001e64 <RawParser_dma_shieldFrame+0x188>)
 8001d88:	f000 fae0 	bl	800234c <__M_Error>
 8001d8c:	e059      	b.n	8001e42 <RawParser_dma_shieldFrame+0x166>
#   ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
    M_Assert_Break((self->TX.data == NULL), M_EMPTY, return, "RawParser_dma_addTxByte: No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#   endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

    // move to cash
    u8* const   TX_data   = self->TX.data;
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
 8001d94:	617b      	str	r3, [r7, #20]
    reg         TX_size   = self->TX.size;
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	f8d3 3620 	ldr.w	r3, [r3, #1568]	; 0x620
 8001d9c:	613b      	str	r3, [r7, #16]


#   if D_RAW_P_MAX_PROTOCOL_LEN < D_RAW_P_TX_BUF_SIZE
    M_Assert_Break((TX_size == (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_addTxByteCRC: LEN packet: %d,  more than protocol maximum len: %d", TX_size + 1, D_RAW_P_MAX_PROTOCOL_LEN - 1);
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	2bfd      	cmp	r3, #253	; 0xfd
 8001da2:	d113      	bne.n	8001dcc <RawParser_dma_shieldFrame+0xf0>
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	2bfd      	cmp	r3, #253	; 0xfd
 8001da8:	bf0c      	ite	eq
 8001daa:	2301      	moveq	r3, #1
 8001dac:	2300      	movne	r3, #0
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	4619      	mov	r1, r3
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	3301      	adds	r3, #1
 8001db6:	22fd      	movs	r2, #253	; 0xfd
 8001db8:	9202      	str	r2, [sp, #8]
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	4b2d      	ldr	r3, [pc, #180]	; (8001e74 <RawParser_dma_shieldFrame+0x198>)
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	23b1      	movs	r3, #177	; 0xb1
 8001dc2:	4a2b      	ldr	r2, [pc, #172]	; (8001e70 <RawParser_dma_shieldFrame+0x194>)
 8001dc4:	482c      	ldr	r0, [pc, #176]	; (8001e78 <RawParser_dma_shieldFrame+0x19c>)
 8001dc6:	f000 fac1 	bl	800234c <__M_Error>
 8001dca:	e03a      	b.n	8001e42 <RawParser_dma_shieldFrame+0x166>
#   else
    M_Assert_Break((TX_size == (D_RAW_P_TX_BUF_SIZE - 1)), M_EMPTY, return, "RawParser_dma_addTxByteCRC: LEN packet: %d,  more than buffer size: %d", TX_size + 1, D_RAW_P_TX_BUF_SIZE - 1);
#   endif /* D_RAW_P_MAX_PROTOCOL_LEN < D_RAW_P_TX_BUF_SIZE */


    self->m_transmittCalcCRC = D_RAW_P_CRC_UPDATE(self->m_transmittCalcCRC, byte);
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f893 3609 	ldrb.w	r3, [r3, #1545]	; 0x609
 8001dd2:	7efa      	ldrb	r2, [r7, #27]
 8001dd4:	4611      	mov	r1, r2
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fd8a 	bl	80018f0 <fast_crc8_maxim_byte>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	461a      	mov	r2, r3
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609

    TX_data[TX_size++] = byte;
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1c5a      	adds	r2, r3, #1
 8001dea:	613a      	str	r2, [r7, #16]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	4413      	add	r3, r2
 8001df0:	7efa      	ldrb	r2, [r7, #27]
 8001df2:	701a      	strb	r2, [r3, #0]
    if(byte == self->m_startByte) {
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	7efa      	ldrb	r2, [r7, #27]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d11d      	bne.n	8001e3a <RawParser_dma_shieldFrame+0x15e>

#   if D_RAW_P_MAX_PROTOCOL_LEN < D_RAW_P_TX_BUF_SIZE
        M_Assert_Break((TX_size == (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_addTxByteCRC: LEN packet: %d,  more than protocol maximum len: %d", TX_size + 1, D_RAW_P_MAX_PROTOCOL_LEN - 1);
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	2bfd      	cmp	r3, #253	; 0xfd
 8001e02:	d113      	bne.n	8001e2c <RawParser_dma_shieldFrame+0x150>
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	2bfd      	cmp	r3, #253	; 0xfd
 8001e08:	bf0c      	ite	eq
 8001e0a:	2301      	moveq	r3, #1
 8001e0c:	2300      	movne	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	4619      	mov	r1, r3
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	3301      	adds	r3, #1
 8001e16:	22fd      	movs	r2, #253	; 0xfd
 8001e18:	9202      	str	r2, [sp, #8]
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <RawParser_dma_shieldFrame+0x198>)
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	23bd      	movs	r3, #189	; 0xbd
 8001e22:	4a13      	ldr	r2, [pc, #76]	; (8001e70 <RawParser_dma_shieldFrame+0x194>)
 8001e24:	4814      	ldr	r0, [pc, #80]	; (8001e78 <RawParser_dma_shieldFrame+0x19c>)
 8001e26:	f000 fa91 	bl	800234c <__M_Error>
 8001e2a:	e00a      	b.n	8001e42 <RawParser_dma_shieldFrame+0x166>
#   else
        M_Assert_Break((TX_size == (D_RAW_P_TX_BUF_SIZE - 1)), M_EMPTY, return, "RawParser_dma_addTxByteCRC: LEN packet: %d,  more than buffer size: %d", TX_size + 1, D_RAW_P_TX_BUF_SIZE - 1);
#   endif /* D_RAW_P_MAX_PROTOCOL_LEN < D_RAW_P_TX_BUF_SIZE */

        TX_data[TX_size++] = byte;
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	613a      	str	r2, [r7, #16]
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	4413      	add	r3, r2
 8001e36:	7efa      	ldrb	r2, [r7, #27]
 8001e38:	701a      	strb	r2, [r3, #0]
    }

    self->TX.size = TX_size;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	f8c3 2620 	str.w	r2, [r3, #1568]	; 0x620
    while(len--) {
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	1e5a      	subs	r2, r3, #1
 8001e46:	607a      	str	r2, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d186      	bne.n	8001d5a <RawParser_dma_shieldFrame+0x7e>
    for (unsigned i = 0; i < RSCODE_NPAR; ++i) {
        RawParser_dma_addTxByteCRC(self, pBytes[RSCODE_NPAR-1-i]);
    }
#endif /* D_RAW_P_REED_SOLOMON_ECC_CORR_ENA */

    return RawParser_dma_finishTransmittPacket(self);
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f000 f91f 	bl	8002090 <RawParser_dma_finishTransmittPacket>
 8001e52:	4603      	mov	r3, r0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3720      	adds	r7, #32
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	0800a478 	.word	0x0800a478
 8001e60:	0800a1ac 	.word	0x0800a1ac
 8001e64:	0800a42c 	.word	0x0800a42c
 8001e68:	0800a4a4 	.word	0x0800a4a4
 8001e6c:	0800a500 	.word	0x0800a500
 8001e70:	0800a4c4 	.word	0x0800a4c4
 8001e74:	0800a558 	.word	0x0800a558
 8001e78:	0800a52c 	.word	0x0800a52c

08001e7c <RawParser_dma_startTransmittPacket>:

// fast shield functions (no copy)-----------------------------------------------------------------------------------------
void RawParser_dma_startTransmittPacket(RawParser_dma_t* const self, reg predictedLen) /////////////////////////////////////////////////////
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08c      	sub	sp, #48	; 0x30
 8001e80:	af04      	add	r7, sp, #16
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return, "RawParser_dma_startTransmittPacket: No valid input");
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d10f      	bne.n	8001eac <RawParser_dma_startTransmittPacket+0x30>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4b70      	ldr	r3, [pc, #448]	; (800205c <RawParser_dma_startTransmittPacket+0x1e0>)
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	f240 13f1 	movw	r3, #497	; 0x1f1
 8001ea2:	4a6f      	ldr	r2, [pc, #444]	; (8002060 <RawParser_dma_startTransmittPacket+0x1e4>)
 8001ea4:	486f      	ldr	r0, [pc, #444]	; (8002064 <RawParser_dma_startTransmittPacket+0x1e8>)
 8001ea6:	f000 fa51 	bl	800234c <__M_Error>
 8001eaa:	e0d3      	b.n	8002054 <RawParser_dma_startTransmittPacket+0x1d8>

#ifdef D_RAW_P_DISABLE_INTERNAL_TX_BUFFER
    M_Assert_Break((self->TX.data == NULL), M_EMPTY, return, "RawParser_dma_startTransmittPacket: No valid TX buffer, call function before: -->  rawParser_dma_setUserBufferXX, XX = RX for rx buffer, XX = TX for tx buffer, XX = s for tx & rx buffers");
#endif /* D_RAW_P_DISABLE_INTERNAL_TX_BUFFER */

    M_Assert_Break((predictedLen == 0), M_EMPTY, return, "RawParser_dma_startTransmittPacket: No valid input length");
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10f      	bne.n	8001ed2 <RawParser_dma_startTransmittPacket+0x56>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	bf0c      	ite	eq
 8001eb8:	2301      	moveq	r3, #1
 8001eba:	2300      	movne	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4b69      	ldr	r3, [pc, #420]	; (8002068 <RawParser_dma_startTransmittPacket+0x1ec>)
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	f240 13fb 	movw	r3, #507	; 0x1fb
 8001ec8:	4a65      	ldr	r2, [pc, #404]	; (8002060 <RawParser_dma_startTransmittPacket+0x1e4>)
 8001eca:	4868      	ldr	r0, [pc, #416]	; (800206c <RawParser_dma_startTransmittPacket+0x1f0>)
 8001ecc:	f000 fa3e 	bl	800234c <__M_Error>
 8001ed0:	e0c0      	b.n	8002054 <RawParser_dma_startTransmittPacket+0x1d8>

#if D_RAW_P_MAX_PROTOCOL_LEN < D_RAW_P_TX_BUF_SIZE // control undefined behavior
    M_Assert_Break( ((predictedLen + 4) > (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_startTransmittPacket: No valid input length: %d, maxTxLen: %d", predictedLen, D_RAW_P_MAX_PROTOCOL_LEN);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	3304      	adds	r3, #4
 8001ed6:	2bfd      	cmp	r3, #253	; 0xfd
 8001ed8:	d914      	bls.n	8001f04 <RawParser_dma_startTransmittPacket+0x88>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	3304      	adds	r3, #4
 8001ede:	2bfd      	cmp	r3, #253	; 0xfd
 8001ee0:	bf8c      	ite	hi
 8001ee2:	2301      	movhi	r3, #1
 8001ee4:	2300      	movls	r3, #0
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	4619      	mov	r1, r3
 8001eea:	23fe      	movs	r3, #254	; 0xfe
 8001eec:	9302      	str	r3, [sp, #8]
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	4b5f      	ldr	r3, [pc, #380]	; (8002070 <RawParser_dma_startTransmittPacket+0x1f4>)
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8001efa:	4a59      	ldr	r2, [pc, #356]	; (8002060 <RawParser_dma_startTransmittPacket+0x1e4>)
 8001efc:	485d      	ldr	r0, [pc, #372]	; (8002074 <RawParser_dma_startTransmittPacket+0x1f8>)
 8001efe:	f000 fa25 	bl	800234c <__M_Error>
 8001f02:	e0a7      	b.n	8002054 <RawParser_dma_startTransmittPacket+0x1d8>
    M_Assert_Warning((predictedLen > (D_RAW_P_MAX_PROTOCOL_LEN >> 1)), M_EMPTY, M_EMPTY, "RawParser_dma_startTransmittPacket: UNDEFINED BEHAVIOR!!! recomended packet length must be less than half - maximun protocol size !!!, Txlen: %d, recomendedLen: %d", predictedLen, (D_RAW_P_MAX_PROTOCOL_LEN >> 1));
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	2b7f      	cmp	r3, #127	; 0x7f
 8001f08:	d912      	bls.n	8001f30 <RawParser_dma_startTransmittPacket+0xb4>
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	2b7f      	cmp	r3, #127	; 0x7f
 8001f0e:	bf8c      	ite	hi
 8001f10:	2301      	movhi	r3, #1
 8001f12:	2300      	movls	r3, #0
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	4619      	mov	r1, r3
 8001f18:	237f      	movs	r3, #127	; 0x7f
 8001f1a:	9302      	str	r3, [sp, #8]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	4b55      	ldr	r3, [pc, #340]	; (8002078 <RawParser_dma_startTransmittPacket+0x1fc>)
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001f28:	4a4d      	ldr	r2, [pc, #308]	; (8002060 <RawParser_dma_startTransmittPacket+0x1e4>)
 8001f2a:	4854      	ldr	r0, [pc, #336]	; (800207c <RawParser_dma_startTransmittPacket+0x200>)
 8001f2c:	f000 fa2c 	bl	8002388 <__M_Warning>
    M_Assert_Warning((predictedLen > (D_RAW_P_TX_BUF_SIZE >> 1)), M_EMPTY, M_EMPTY, "RawParser_dma_startTransmittPacket: UNDEFINED BEHAVIOR!!! recomended packet length must be less than half - buffer size !!!, Txlen: %d, recomendedLen: %d", predictedLen, (D_RAW_P_TX_BUF_SIZE >> 1));
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */


#ifdef D_RAW_P_CRC_ENA
    self->m_transmittCalcCRC = D_RAW_P_CRC_INIT;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	22ff      	movs	r2, #255	; 0xff
 8001f34:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
    D_RAW_P_CRC_START(self->m_transmittCalcCRC);
#endif /* D_RAW_P_CRC_ENA */

    const u8 startByte = self->m_startByte;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	77fb      	strb	r3, [r7, #31]


    self->TX.size = 0;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f8c3 2620 	str.w	r2, [r3, #1568]	; 0x620
    self->TX.data[self->TX.size++] = startByte;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f8d3 261c 	ldr.w	r2, [r3, #1564]	; 0x61c
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f8d3 3620 	ldr.w	r3, [r3, #1568]	; 0x620
 8001f52:	1c58      	adds	r0, r3, #1
 8001f54:	6879      	ldr	r1, [r7, #4]
 8001f56:	f8c1 0620 	str.w	r0, [r1, #1568]	; 0x620
 8001f5a:	4413      	add	r3, r2
 8001f5c:	7ffa      	ldrb	r2, [r7, #31]
 8001f5e:	701a      	strb	r2, [r3, #0]
        RawParser_dma_addTxByteCRC(self, (u8)((predictedLen >> 8U) & 0x000000FFUL));

    } else {
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */

        RawParser_dma_addTxByteCRC(self, (u8)(((predictedLen >= startByte) ? (predictedLen + 1U) : predictedLen) & 0x000000FFUL));
 8001f60:	7ffb      	ldrb	r3, [r7, #31]
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d304      	bcc.n	8001f72 <RawParser_dma_startTransmittPacket+0xf6>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	e001      	b.n	8001f76 <RawParser_dma_startTransmittPacket+0xfa>
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	61ba      	str	r2, [r7, #24]
 8001f7a:	75fb      	strb	r3, [r7, #23]
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return, "RawParser_dma_addTxByteCRC: No valid input");
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10e      	bne.n	8001fa0 <RawParser_dma_startTransmittPacket+0x124>
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	bf0c      	ite	eq
 8001f88:	2301      	moveq	r3, #1
 8001f8a:	2300      	movne	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4b3b      	ldr	r3, [pc, #236]	; (8002080 <RawParser_dma_startTransmittPacket+0x204>)
 8001f92:	9300      	str	r3, [sp, #0]
 8001f94:	23a1      	movs	r3, #161	; 0xa1
 8001f96:	4a3b      	ldr	r2, [pc, #236]	; (8002084 <RawParser_dma_startTransmittPacket+0x208>)
 8001f98:	4832      	ldr	r0, [pc, #200]	; (8002064 <RawParser_dma_startTransmittPacket+0x1e8>)
 8001f9a:	f000 f9d7 	bl	800234c <__M_Error>
 8001f9e:	e059      	b.n	8002054 <RawParser_dma_startTransmittPacket+0x1d8>
    u8* const   TX_data   = self->TX.data;
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
 8001fa6:	613b      	str	r3, [r7, #16]
    reg         TX_size   = self->TX.size;
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	f8d3 3620 	ldr.w	r3, [r3, #1568]	; 0x620
 8001fae:	60fb      	str	r3, [r7, #12]
    M_Assert_Break((TX_size == (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_addTxByteCRC: LEN packet: %d,  more than protocol maximum len: %d", TX_size + 1, D_RAW_P_MAX_PROTOCOL_LEN - 1);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2bfd      	cmp	r3, #253	; 0xfd
 8001fb4:	d113      	bne.n	8001fde <RawParser_dma_startTransmittPacket+0x162>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2bfd      	cmp	r3, #253	; 0xfd
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	22fd      	movs	r2, #253	; 0xfd
 8001fca:	9202      	str	r2, [sp, #8]
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	4b2e      	ldr	r3, [pc, #184]	; (8002088 <RawParser_dma_startTransmittPacket+0x20c>)
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	23b1      	movs	r3, #177	; 0xb1
 8001fd4:	4a2b      	ldr	r2, [pc, #172]	; (8002084 <RawParser_dma_startTransmittPacket+0x208>)
 8001fd6:	482d      	ldr	r0, [pc, #180]	; (800208c <RawParser_dma_startTransmittPacket+0x210>)
 8001fd8:	f000 f9b8 	bl	800234c <__M_Error>
 8001fdc:	e03a      	b.n	8002054 <RawParser_dma_startTransmittPacket+0x1d8>
    self->m_transmittCalcCRC = D_RAW_P_CRC_UPDATE(self->m_transmittCalcCRC, byte);
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	f893 3609 	ldrb.w	r3, [r3, #1545]	; 0x609
 8001fe4:	7dfa      	ldrb	r2, [r7, #23]
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff fc81 	bl	80018f0 <fast_crc8_maxim_byte>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
    TX_data[TX_size++] = byte;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	1c5a      	adds	r2, r3, #1
 8001ffc:	60fa      	str	r2, [r7, #12]
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	4413      	add	r3, r2
 8002002:	7dfa      	ldrb	r2, [r7, #23]
 8002004:	701a      	strb	r2, [r3, #0]
    if(byte == self->m_startByte) {
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	7dfa      	ldrb	r2, [r7, #23]
 800200c:	429a      	cmp	r2, r3
 800200e:	d11d      	bne.n	800204c <RawParser_dma_startTransmittPacket+0x1d0>
        M_Assert_Break((TX_size == (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_addTxByteCRC: LEN packet: %d,  more than protocol maximum len: %d", TX_size + 1, D_RAW_P_MAX_PROTOCOL_LEN - 1);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2bfd      	cmp	r3, #253	; 0xfd
 8002014:	d113      	bne.n	800203e <RawParser_dma_startTransmittPacket+0x1c2>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2bfd      	cmp	r3, #253	; 0xfd
 800201a:	bf0c      	ite	eq
 800201c:	2301      	moveq	r3, #1
 800201e:	2300      	movne	r3, #0
 8002020:	b2db      	uxtb	r3, r3
 8002022:	4619      	mov	r1, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	3301      	adds	r3, #1
 8002028:	22fd      	movs	r2, #253	; 0xfd
 800202a:	9202      	str	r2, [sp, #8]
 800202c:	9301      	str	r3, [sp, #4]
 800202e:	4b16      	ldr	r3, [pc, #88]	; (8002088 <RawParser_dma_startTransmittPacket+0x20c>)
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	23bd      	movs	r3, #189	; 0xbd
 8002034:	4a13      	ldr	r2, [pc, #76]	; (8002084 <RawParser_dma_startTransmittPacket+0x208>)
 8002036:	4815      	ldr	r0, [pc, #84]	; (800208c <RawParser_dma_startTransmittPacket+0x210>)
 8002038:	f000 f988 	bl	800234c <__M_Error>
 800203c:	e00a      	b.n	8002054 <RawParser_dma_startTransmittPacket+0x1d8>
        TX_data[TX_size++] = byte;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	60fa      	str	r2, [r7, #12]
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4413      	add	r3, r2
 8002048:	7dfa      	ldrb	r2, [r7, #23]
 800204a:	701a      	strb	r2, [r3, #0]
    self->TX.size = TX_size;
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	f8c3 2620 	str.w	r2, [r3, #1568]	; 0x620

#ifdef D_RAW_P_TWO_BYTES_LEN_SUPPORT
    }
#endif /* D_RAW_P_TWO_BYTES_LEN_SUPPORT */
}
 8002054:	3720      	adds	r7, #32
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	0800a5a8 	.word	0x0800a5a8
 8002060:	0800a1ac 	.word	0x0800a1ac
 8002064:	0800a42c 	.word	0x0800a42c
 8002068:	0800a5f0 	.word	0x0800a5f0
 800206c:	0800a5dc 	.word	0x0800a5dc
 8002070:	0800a664 	.word	0x0800a664
 8002074:	0800a62c 	.word	0x0800a62c
 8002078:	0800a6e4 	.word	0x0800a6e4
 800207c:	0800a6b0 	.word	0x0800a6b0
 8002080:	0800a500 	.word	0x0800a500
 8002084:	0800a4c4 	.word	0x0800a4c4
 8002088:	0800a558 	.word	0x0800a558
 800208c:	0800a52c 	.word	0x0800a52c

08002090 <RawParser_dma_finishTransmittPacket>:


RawParser_Frame_t* RawParser_dma_finishTransmittPacket(RawParser_dma_t* const self)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	; 0x28
 8002094:	af04      	add	r7, sp, #16
 8002096:	6078      	str	r0, [r7, #4]
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return (RawParser_Frame_t*)NULL, "RawParser_dma_startTransmittPacket: No valid input");
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d110      	bne.n	80020c0 <RawParser_dma_finishTransmittPacket+0x30>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bf0c      	ite	eq
 80020a4:	2301      	moveq	r3, #1
 80020a6:	2300      	movne	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	4619      	mov	r1, r3
 80020ac:	4b3b      	ldr	r3, [pc, #236]	; (800219c <RawParser_dma_finishTransmittPacket+0x10c>)
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	f240 2326 	movw	r3, #550	; 0x226
 80020b4:	4a3a      	ldr	r2, [pc, #232]	; (80021a0 <RawParser_dma_finishTransmittPacket+0x110>)
 80020b6:	483b      	ldr	r0, [pc, #236]	; (80021a4 <RawParser_dma_finishTransmittPacket+0x114>)
 80020b8:	f000 f948 	bl	800234c <__M_Error>
 80020bc:	2300      	movs	r3, #0
 80020be:	e068      	b.n	8002192 <RawParser_dma_finishTransmittPacket+0x102>
#ifdef D_RAW_P_CRC_ENA
    D_RAW_P_CRC_FINAL(self->m_transmittCalcCRC);

#   ifdef D_RAW_P_USE_CRC8

    RawParser_dma_addTxByte(self, self->m_transmittCalcCRC);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f893 2609 	ldrb.w	r2, [r3, #1545]	; 0x609
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	4613      	mov	r3, r2
 80020cc:	74fb      	strb	r3, [r7, #19]
    M_Assert_Break((self == (RawParser_dma_t*)NULL), M_EMPTY, return, "RawParser_dma_addTxByte: No valid input");
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d10e      	bne.n	80020f2 <RawParser_dma_finishTransmittPacket+0x62>
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	bf0c      	ite	eq
 80020da:	2301      	moveq	r3, #1
 80020dc:	2300      	movne	r3, #0
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	4619      	mov	r1, r3
 80020e2:	4b31      	ldr	r3, [pc, #196]	; (80021a8 <RawParser_dma_finishTransmittPacket+0x118>)
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	2379      	movs	r3, #121	; 0x79
 80020e8:	4a30      	ldr	r2, [pc, #192]	; (80021ac <RawParser_dma_finishTransmittPacket+0x11c>)
 80020ea:	482e      	ldr	r0, [pc, #184]	; (80021a4 <RawParser_dma_finishTransmittPacket+0x114>)
 80020ec:	f000 f92e 	bl	800234c <__M_Error>
 80020f0:	e04c      	b.n	800218c <RawParser_dma_finishTransmittPacket+0xfc>
    u8* const   TX_data   = self->TX.data;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
 80020f8:	60fb      	str	r3, [r7, #12]
    reg         TX_size   = self->TX.size;
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f8d3 3620 	ldr.w	r3, [r3, #1568]	; 0x620
 8002100:	60bb      	str	r3, [r7, #8]
    M_Assert_Break((TX_size == (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_addTxByte: LEN packet: %d,  more than more than protocol maximum len: %d", TX_size + 1, D_RAW_P_MAX_PROTOCOL_LEN - 1);
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	2bfd      	cmp	r3, #253	; 0xfd
 8002106:	d113      	bne.n	8002130 <RawParser_dma_finishTransmittPacket+0xa0>
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2bfd      	cmp	r3, #253	; 0xfd
 800210c:	bf0c      	ite	eq
 800210e:	2301      	moveq	r3, #1
 8002110:	2300      	movne	r3, #0
 8002112:	b2db      	uxtb	r3, r3
 8002114:	4619      	mov	r1, r3
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	3301      	adds	r3, #1
 800211a:	22fd      	movs	r2, #253	; 0xfd
 800211c:	9202      	str	r2, [sp, #8]
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	4b23      	ldr	r3, [pc, #140]	; (80021b0 <RawParser_dma_finishTransmittPacket+0x120>)
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	2389      	movs	r3, #137	; 0x89
 8002126:	4a21      	ldr	r2, [pc, #132]	; (80021ac <RawParser_dma_finishTransmittPacket+0x11c>)
 8002128:	4822      	ldr	r0, [pc, #136]	; (80021b4 <RawParser_dma_finishTransmittPacket+0x124>)
 800212a:	f000 f90f 	bl	800234c <__M_Error>
 800212e:	e02d      	b.n	800218c <RawParser_dma_finishTransmittPacket+0xfc>
    TX_data[TX_size++] = byte;
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	1c5a      	adds	r2, r3, #1
 8002134:	60ba      	str	r2, [r7, #8]
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	4413      	add	r3, r2
 800213a:	7cfa      	ldrb	r2, [r7, #19]
 800213c:	701a      	strb	r2, [r3, #0]
    if(byte == self->m_startByte) {
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	7cfa      	ldrb	r2, [r7, #19]
 8002144:	429a      	cmp	r2, r3
 8002146:	d11d      	bne.n	8002184 <RawParser_dma_finishTransmittPacket+0xf4>
        M_Assert_Break((TX_size == (D_RAW_P_MAX_PROTOCOL_LEN - 1)), M_EMPTY, return, "RawParser_dma_addTxByte: LEN packet: %d,  more than more than protocol maximum len: %d", TX_size + 1, D_RAW_P_MAX_PROTOCOL_LEN - 1);
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	2bfd      	cmp	r3, #253	; 0xfd
 800214c:	d113      	bne.n	8002176 <RawParser_dma_finishTransmittPacket+0xe6>
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	2bfd      	cmp	r3, #253	; 0xfd
 8002152:	bf0c      	ite	eq
 8002154:	2301      	moveq	r3, #1
 8002156:	2300      	movne	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	4619      	mov	r1, r3
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	3301      	adds	r3, #1
 8002160:	22fd      	movs	r2, #253	; 0xfd
 8002162:	9202      	str	r2, [sp, #8]
 8002164:	9301      	str	r3, [sp, #4]
 8002166:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <RawParser_dma_finishTransmittPacket+0x120>)
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	2392      	movs	r3, #146	; 0x92
 800216c:	4a0f      	ldr	r2, [pc, #60]	; (80021ac <RawParser_dma_finishTransmittPacket+0x11c>)
 800216e:	4811      	ldr	r0, [pc, #68]	; (80021b4 <RawParser_dma_finishTransmittPacket+0x124>)
 8002170:	f000 f8ec 	bl	800234c <__M_Error>
 8002174:	e00a      	b.n	800218c <RawParser_dma_finishTransmittPacket+0xfc>
        TX_data[TX_size++] = byte;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	1c5a      	adds	r2, r3, #1
 800217a:	60ba      	str	r2, [r7, #8]
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	4413      	add	r3, r2
 8002180:	7cfa      	ldrb	r2, [r7, #19]
 8002182:	701a      	strb	r2, [r3, #0]
    self->TX.size = TX_size;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	f8c3 2620 	str.w	r2, [r3, #1568]	; 0x620
    RawParser_dma_addTxByte(self, (u8)((transmittCalcCRC >> 56U) & 0x00000000000000FFULL));

#   endif /* CRC SWITCH LOGIC */
#endif /* D_RAW_P_CRC_ENA */

    return &self->TX;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f203 631c 	addw	r3, r3, #1564	; 0x61c
}
 8002192:	4618      	mov	r0, r3
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	0800a5a8 	.word	0x0800a5a8
 80021a0:	0800a1ac 	.word	0x0800a1ac
 80021a4:	0800a42c 	.word	0x0800a42c
 80021a8:	0800a788 	.word	0x0800a788
 80021ac:	0800a4c4 	.word	0x0800a4c4
 80021b0:	0800a7b0 	.word	0x0800a7b0
 80021b4:	0800a52c 	.word	0x0800a52c

080021b8 <__M_SEND_ASSERT_MSG>:

static inline void __M_SEND_ASSERT_MSG(const char* const header,
                                const char* const expr_str, const unsigned char expr,
                                const char* const file, const int line,
                                const char* const msg, va_list args)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	603b      	str	r3, [r7, #0]
 80021c4:	4613      	mov	r3, r2
 80021c6:	71fb      	strb	r3, [r7, #7]
#if !defined(M_ASSERT_MSG_TEXT_DISABLE)

    if(__M_IF_ASSERT_ADDITION_DATA(msg)) {
 80021c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b5b      	cmp	r3, #91	; 0x5b
 80021ce:	d175      	bne.n	80022bc <__M_SEND_ASSERT_MSG+0x104>
 80021d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d2:	3302      	adds	r3, #2
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b5d      	cmp	r3, #93	; 0x5d
 80021d8:	d170      	bne.n	80022bc <__M_SEND_ASSERT_MSG+0x104>

        int assertEna = 1;
 80021da:	2301      	movs	r3, #1
 80021dc:	617b      	str	r3, [r7, #20]
        char* descr = 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]

        switch(__M_ASSERT_DATA(msg)) {
 80021e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e4:	3301      	adds	r3, #1
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b73      	cmp	r3, #115	; 0x73
 80021ea:	d015      	beq.n	8002218 <__M_SEND_ASSERT_MSG+0x60>
 80021ec:	2b73      	cmp	r3, #115	; 0x73
 80021ee:	dc23      	bgt.n	8002238 <__M_SEND_ASSERT_MSG+0x80>
 80021f0:	2b65      	cmp	r3, #101	; 0x65
 80021f2:	d019      	beq.n	8002228 <__M_SEND_ASSERT_MSG+0x70>
 80021f4:	2b65      	cmp	r3, #101	; 0x65
 80021f6:	dc1f      	bgt.n	8002238 <__M_SEND_ASSERT_MSG+0x80>
 80021f8:	2b30      	cmp	r3, #48	; 0x30
 80021fa:	f000 8095 	beq.w	8002328 <__M_SEND_ASSERT_MSG+0x170>
 80021fe:	2b64      	cmp	r3, #100	; 0x64
 8002200:	d11a      	bne.n	8002238 <__M_SEND_ASSERT_MSG+0x80>

        case 'd':
            // get library info
            assertEna = va_arg(args, const int);
 8002202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002204:	1d1a      	adds	r2, r3, #4
 8002206:	62ba      	str	r2, [r7, #40]	; 0x28
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	617b      	str	r3, [r7, #20]
            descr = va_arg(args, char*);
 800220c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800220e:	1d1a      	adds	r2, r3, #4
 8002210:	62ba      	str	r2, [r7, #40]	; 0x28
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	613b      	str	r3, [r7, #16]
            break;
 8002216:	e00f      	b.n	8002238 <__M_SEND_ASSERT_MSG+0x80>

        case 's':
            // get library info
            assertEna = 1;
 8002218:	2301      	movs	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
            descr = va_arg(args, char*);
 800221c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800221e:	1d1a      	adds	r2, r3, #4
 8002220:	62ba      	str	r2, [r7, #40]	; 0x28
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	613b      	str	r3, [r7, #16]
            break;
 8002226:	e007      	b.n	8002238 <__M_SEND_ASSERT_MSG+0x80>

        case 'e':
            // get library info
            assertEna = va_arg(args, const int);
 8002228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800222a:	1d1a      	adds	r2, r3, #4
 800222c:	62ba      	str	r2, [r7, #40]	; 0x28
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	617b      	str	r3, [r7, #20]
            descr = 0;
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
            break;
 8002236:	bf00      	nop

        }

#   if !defined(M_MESSAGE_ALWAYS_ENABLE)
        // send message if enabled message
        if(assertEna) {
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d076      	beq.n	800232c <__M_SEND_ASSERT_MSG+0x174>
#   endif /* !defined(M_MESSAGE_ALWAYS_ENABLE) */
            fprintf(stderr, "\n%s\n", header);
 800223e:	4b3d      	ldr	r3, [pc, #244]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	493c      	ldr	r1, [pc, #240]	; (8002338 <__M_SEND_ASSERT_MSG+0x180>)
 8002248:	4618      	mov	r0, r3
 800224a:	f003 fac3 	bl	80057d4 <fiprintf>
            fprintf(stderr, "Library Name: %s\n", descr);
 800224e:	4b39      	ldr	r3, [pc, #228]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4939      	ldr	r1, [pc, #228]	; (800233c <__M_SEND_ASSERT_MSG+0x184>)
 8002258:	4618      	mov	r0, r3
 800225a:	f003 fabb 	bl	80057d4 <fiprintf>
            fprintf(stderr, "Assert failed:\t");
 800225e:	4b35      	ldr	r3, [pc, #212]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	220f      	movs	r2, #15
 8002266:	2101      	movs	r1, #1
 8002268:	4835      	ldr	r0, [pc, #212]	; (8002340 <__M_SEND_ASSERT_MSG+0x188>)
 800226a:	f003 fb85 	bl	8005978 <fwrite>
            vfprintf(stderr, &msg[3], args);
 800226e:	4b31      	ldr	r3, [pc, #196]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68d8      	ldr	r0, [r3, #12]
 8002274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002276:	3303      	adds	r3, #3
 8002278:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800227a:	4619      	mov	r1, r3
 800227c:	f003 fe3a 	bl	8005ef4 <vfiprintf>
            fprintf(stderr, "\n");
 8002280:	4b2c      	ldr	r3, [pc, #176]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	4619      	mov	r1, r3
 8002288:	200a      	movs	r0, #10
 800228a:	f003 faed 	bl	8005868 <fputc>

#   if !defined(M_ASSERT_EXPR_DISABLE)
        fprintf(stderr, "Expression:\t %s, value: %d\n", expr_str, expr);
 800228e:	4b29      	ldr	r3, [pc, #164]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68d8      	ldr	r0, [r3, #12]
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	492a      	ldr	r1, [pc, #168]	; (8002344 <__M_SEND_ASSERT_MSG+0x18c>)
 800229a:	f003 fa9b 	bl	80057d4 <fiprintf>
#   endif /* defined(M_ASSERT_EXPR_TEXT_DISABLE) */

#   if !defined(M_ASSERT_FILE_LINE_TEXT_DISABLE)
        fprintf(stderr, "Source:\t\t %s, line: %d\n", file, line);
 800229e:	4b25      	ldr	r3, [pc, #148]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68d8      	ldr	r0, [r3, #12]
 80022a4:	6a3b      	ldr	r3, [r7, #32]
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	4927      	ldr	r1, [pc, #156]	; (8002348 <__M_SEND_ASSERT_MSG+0x190>)
 80022aa:	f003 fa93 	bl	80057d4 <fiprintf>
#   endif /* defined(M_ASSERT_FILE_LINE_TEXT_DISABLE) */
            fflush(stderr);
 80022ae:	4b21      	ldr	r3, [pc, #132]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f003 f9a5 	bl	8005604 <fflush>
    if(__M_IF_ASSERT_ADDITION_DATA(msg)) {
 80022ba:	e037      	b.n	800232c <__M_SEND_ASSERT_MSG+0x174>
        (void)assertEna;
    } else {

#endif /* defined(M_ASSERT_MSG_TEXT_DISABLE) */

        fprintf(stderr, "\n%s\n", header);
 80022bc:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	491c      	ldr	r1, [pc, #112]	; (8002338 <__M_SEND_ASSERT_MSG+0x180>)
 80022c6:	4618      	mov	r0, r3
 80022c8:	f003 fa84 	bl	80057d4 <fiprintf>
#if !defined(M_ASSERT_MSG_TEXT_DISABLE)
        fprintf(stderr, "Assert failed:\t");
 80022cc:	4b19      	ldr	r3, [pc, #100]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	220f      	movs	r2, #15
 80022d4:	2101      	movs	r1, #1
 80022d6:	481a      	ldr	r0, [pc, #104]	; (8002340 <__M_SEND_ASSERT_MSG+0x188>)
 80022d8:	f003 fb4e 	bl	8005978 <fwrite>
        vfprintf(stderr, msg, args);
 80022dc:	4b15      	ldr	r3, [pc, #84]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022e6:	4618      	mov	r0, r3
 80022e8:	f003 fe04 	bl	8005ef4 <vfiprintf>
        fprintf(stderr, "\n");
 80022ec:	4b11      	ldr	r3, [pc, #68]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	4619      	mov	r1, r3
 80022f4:	200a      	movs	r0, #10
 80022f6:	f003 fab7 	bl	8005868 <fputc>
#endif /* defined(M_ASSERT_MSG_TEXT_DISABLE) */

#if !defined(M_ASSERT_EXPR_DISABLE)
        fprintf(stderr, "Expression:\t %s, value: %d\n", expr_str, expr);
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68d8      	ldr	r0, [r3, #12]
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	490f      	ldr	r1, [pc, #60]	; (8002344 <__M_SEND_ASSERT_MSG+0x18c>)
 8002306:	f003 fa65 	bl	80057d4 <fiprintf>
#endif /* defined(M_ASSERT_EXPR_TEXT_DISABLE) */

#if !defined(M_ASSERT_FILE_LINE_TEXT_DISABLE)
        fprintf(stderr, "Source:\t\t %s, line: %d\n", file, line);
 800230a:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68d8      	ldr	r0, [r3, #12]
 8002310:	6a3b      	ldr	r3, [r7, #32]
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	490c      	ldr	r1, [pc, #48]	; (8002348 <__M_SEND_ASSERT_MSG+0x190>)
 8002316:	f003 fa5d 	bl	80057d4 <fiprintf>
#endif /* defined(M_ASSERT_FILE_LINE_TEXT_DISABLE) */

        fflush(stderr);
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <__M_SEND_ASSERT_MSG+0x17c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	4618      	mov	r0, r3
 8002322:	f003 f96f 	bl	8005604 <fflush>
 8002326:	e002      	b.n	800232e <__M_SEND_ASSERT_MSG+0x176>
            return;
 8002328:	bf00      	nop
 800232a:	e000      	b.n	800232e <__M_SEND_ASSERT_MSG+0x176>
    if(__M_IF_ASSERT_ADDITION_DATA(msg)) {
 800232c:	bf00      	nop
    (void)expr;
    (void)file;
    (void)line;
    (void)msg;
    (void)args;
}
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	2000000c 	.word	0x2000000c
 8002338:	0800a900 	.word	0x0800a900
 800233c:	0800a908 	.word	0x0800a908
 8002340:	0800a91c 	.word	0x0800a91c
 8002344:	0800a92c 	.word	0x0800a92c
 8002348:	0800a948 	.word	0x0800a948

0800234c <__M_Error>:

void __M_Error(const char* const expr_str, const unsigned char expr, const char* const file, const int line, const char* const msg, ...)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	; 0x28
 8002350:	af04      	add	r7, sp, #16
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	607a      	str	r2, [r7, #4]
 8002356:	603b      	str	r3, [r7, #0]
 8002358:	460b      	mov	r3, r1
 800235a:	72fb      	strb	r3, [r7, #11]
    va_list args;
    va_start(args, msg);
 800235c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002360:	617b      	str	r3, [r7, #20]
    __M_SEND_ASSERT_MSG("PROGRAMM EXIT WITH ERROR!!!", expr_str, expr, file, line, msg, args);
 8002362:	7afa      	ldrb	r2, [r7, #11]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	9302      	str	r3, [sp, #8]
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68f9      	ldr	r1, [r7, #12]
 8002374:	4803      	ldr	r0, [pc, #12]	; (8002384 <__M_Error+0x38>)
 8002376:	f7ff ff1f 	bl	80021b8 <__M_SEND_ASSERT_MSG>
    va_end(args);
    //abort(); // exit programm
}
 800237a:	bf00      	nop
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	0800a960 	.word	0x0800a960

08002388 <__M_Warning>:

void __M_Warning(const char* const expr_str, const unsigned char expr, const char* const file, const int line, const char* const msg, ...)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	; 0x28
 800238c:	af04      	add	r7, sp, #16
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	607a      	str	r2, [r7, #4]
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	460b      	mov	r3, r1
 8002396:	72fb      	strb	r3, [r7, #11]
    va_list args;
    va_start(args, msg);
 8002398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800239c:	617b      	str	r3, [r7, #20]
    __M_SEND_ASSERT_MSG("WARNING!!!", expr_str, expr, file, line, msg, args);
 800239e:	7afa      	ldrb	r2, [r7, #11]
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	9302      	str	r3, [sp, #8]
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	9301      	str	r3, [sp, #4]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68f9      	ldr	r1, [r7, #12]
 80023b0:	4803      	ldr	r0, [pc, #12]	; (80023c0 <__M_Warning+0x38>)
 80023b2:	f7ff ff01 	bl	80021b8 <__M_SEND_ASSERT_MSG>
    va_end(args);
}
 80023b6:	bf00      	nop
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	0800a97c 	.word	0x0800a97c

080023c4 <ping_worker>:
#include <string.h>

u8 counte = 0;

void ping_worker(u8* const inputData, u8* const outputData, reg* const size, const reg maxOutBufferSize, PREPROCESSOR_CTX_TYPE(ctx))
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
 80023d0:	603b      	str	r3, [r7, #0]
	memcpy(outputData, inputData, (*size));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	68f9      	ldr	r1, [r7, #12]
 80023da:	68b8      	ldr	r0, [r7, #8]
 80023dc:	f003 fb0a 	bl	80059f4 <memcpy>
	outputData[(*size)] = counte;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	4413      	add	r3, r2
 80023e8:	4a08      	ldr	r2, [pc, #32]	; (800240c <ping_worker+0x48>)
 80023ea:	7812      	ldrb	r2, [r2, #0]
 80023ec:	701a      	strb	r2, [r3, #0]
	++(*size);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	1c5a      	adds	r2, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	601a      	str	r2, [r3, #0]
	++counte;
 80023f8:	4b04      	ldr	r3, [pc, #16]	; (800240c <ping_worker+0x48>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	b2da      	uxtb	r2, r3
 8002400:	4b02      	ldr	r3, [pc, #8]	; (800240c <ping_worker+0x48>)
 8002402:	701a      	strb	r2, [r3, #0]
	UNUSED(maxOutBufferSize);
	UNUSED(ctx);
}
 8002404:	bf00      	nop
 8002406:	3710      	adds	r7, #16
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	2000028c 	.word	0x2000028c

08002410 <init_stm32_communicator>:

Communicator_t comm;
extern UART_HandleTypeDef huart1;

int init_stm32_communicator(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
	int state = rawParser_dma_init(&comm.rawparser, 0x1A);
 8002416:	211a      	movs	r1, #26
 8002418:	480d      	ldr	r0, [pc, #52]	; (8002450 <init_stm32_communicator+0x40>)
 800241a:	f7ff fa81 	bl	8001920 <rawParser_dma_init>
 800241e:	6078      	str	r0, [r7, #4]
	if(state != D_RAW_P_OK) {
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d001      	beq.n	800242a <init_stm32_communicator+0x1a>
		return D_RAW_P_ERROR;
 8002426:	2300      	movs	r3, #0
 8002428:	e00e      	b.n	8002448 <init_stm32_communicator+0x38>
	}

	// init callback manager
	CallbackManager_init(&comm.manager);
 800242a:	480a      	ldr	r0, [pc, #40]	; (8002454 <init_stm32_communicator+0x44>)
 800242c:	f7ff f9a8 	bl	8001780 <CallbackManager_init>
	CallbackManager_addWorker(&comm.manager, 0x00, ping_worker, NULL);
 8002430:	2300      	movs	r3, #0
 8002432:	4a09      	ldr	r2, [pc, #36]	; (8002458 <init_stm32_communicator+0x48>)
 8002434:	2100      	movs	r1, #0
 8002436:	4807      	ldr	r0, [pc, #28]	; (8002454 <init_stm32_communicator+0x44>)
 8002438:	f7ff f9da 	bl	80017f0 <CallbackManager_addWorker>

	HAL_UART_Receive_IT(&huart1, &comm.receiveByte, 1);
 800243c:	2201      	movs	r2, #1
 800243e:	4907      	ldr	r1, [pc, #28]	; (800245c <init_stm32_communicator+0x4c>)
 8002440:	4807      	ldr	r0, [pc, #28]	; (8002460 <init_stm32_communicator+0x50>)
 8002442:	f002 f860 	bl	8004506 <HAL_UART_Receive_IT>
	return state;
 8002446:	687b      	ldr	r3, [r7, #4]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000290 	.word	0x20000290
 8002454:	200008c0 	.word	0x200008c0
 8002458:	080023c5 	.word	0x080023c5
 800245c:	20000cc4 	.word	0x20000cc4
 8002460:	20000248 	.word	0x20000248

08002464 <proceedIncommingMessage>:


void proceedIncommingMessage(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b088      	sub	sp, #32
 8002468:	af02      	add	r7, sp, #8
	// move to cash--------------------------------------------------------------
	const RawParser_Frame_t* const Rxframe = RawParser_dma_proceed(&comm.rawparser);
 800246a:	4821      	ldr	r0, [pc, #132]	; (80024f0 <proceedIncommingMessage+0x8c>)
 800246c:	f7ff fbba 	bl	8001be4 <RawParser_dma_proceed>
 8002470:	6178      	str	r0, [r7, #20]
	u8* const input_data 	= Rxframe->data;
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	613b      	str	r3, [r7, #16]
	reg input_size 			= Rxframe->size;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	607b      	str	r3, [r7, #4]
	const u8 cmd_id 		= input_data[0];
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	73fb      	strb	r3, [r7, #15]

	// do logic ------------------------------------------------------------------
	HAL_UART_Receive_IT(&huart1, &comm.receiveByte, 1);
 8002484:	2201      	movs	r2, #1
 8002486:	491b      	ldr	r1, [pc, #108]	; (80024f4 <proceedIncommingMessage+0x90>)
 8002488:	481b      	ldr	r0, [pc, #108]	; (80024f8 <proceedIncommingMessage+0x94>)
 800248a:	f002 f83c 	bl	8004506 <HAL_UART_Receive_IT>

	if((Rxframe == NULL) || (input_size == 0)) {
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d025      	beq.n	80024e0 <proceedIncommingMessage+0x7c>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d022      	beq.n	80024e0 <proceedIncommingMessage+0x7c>
		return;
	}

	if(!CallbackManager_proceed(&comm.manager, cmd_id, input_data, comm.outputData, &input_size, D_RAW_P_TX_BUF_SIZE)) {
 800249a:	7bf9      	ldrb	r1, [r7, #15]
 800249c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024a0:	9301      	str	r3, [sp, #4]
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	4b15      	ldr	r3, [pc, #84]	; (80024fc <proceedIncommingMessage+0x98>)
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4815      	ldr	r0, [pc, #84]	; (8002500 <proceedIncommingMessage+0x9c>)
 80024ac:	f7ff f9d2 	bl	8001854 <CallbackManager_proceed>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d016      	beq.n	80024e4 <proceedIncommingMessage+0x80>
		return;
	}

	if(input_size == 0) {
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d015      	beq.n	80024e8 <proceedIncommingMessage+0x84>
		return;
	}

	const RawParser_Frame_t* const Txframe = RawParser_dma_shieldFrame(&comm.rawparser, comm.outputData, input_size);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	461a      	mov	r2, r3
 80024c0:	490e      	ldr	r1, [pc, #56]	; (80024fc <proceedIncommingMessage+0x98>)
 80024c2:	480b      	ldr	r0, [pc, #44]	; (80024f0 <proceedIncommingMessage+0x8c>)
 80024c4:	f7ff fc0a 	bl	8001cdc <RawParser_dma_shieldFrame>
 80024c8:	60b8      	str	r0, [r7, #8]
	HAL_UART_Transmit(&huart1, Txframe->data, Txframe->size, 10000);
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	6819      	ldr	r1, [r3, #0]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80024d8:	4807      	ldr	r0, [pc, #28]	; (80024f8 <proceedIncommingMessage+0x94>)
 80024da:	f001 ff82 	bl	80043e2 <HAL_UART_Transmit>
 80024de:	e004      	b.n	80024ea <proceedIncommingMessage+0x86>
		return;
 80024e0:	bf00      	nop
 80024e2:	e002      	b.n	80024ea <proceedIncommingMessage+0x86>
		return;
 80024e4:	bf00      	nop
 80024e6:	e000      	b.n	80024ea <proceedIncommingMessage+0x86>
		return;
 80024e8:	bf00      	nop
}
 80024ea:	3718      	adds	r7, #24
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000290 	.word	0x20000290
 80024f4:	20000cc4 	.word	0x20000cc4
 80024f8:	20000248 	.word	0x20000248
 80024fc:	20000cc5 	.word	0x20000cc5
 8002500:	200008c0 	.word	0x200008c0

08002504 <__io_putchar>:
#include "main.h"
#include "stm32_printf.h"

extern UART_HandleTypeDef huart1;
PUTCHAR_PROTOTYPE
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800250c:	1d39      	adds	r1, r7, #4
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	2201      	movs	r2, #1
 8002514:	4803      	ldr	r0, [pc, #12]	; (8002524 <__io_putchar+0x20>)
 8002516:	f001 ff64 	bl	80043e2 <HAL_UART_Transmit>
	return ch;
 800251a:	687b      	ldr	r3, [r7, #4]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000248 	.word	0x20000248

08002528 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800252c:	4b0e      	ldr	r3, [pc, #56]	; (8002568 <HAL_Init+0x40>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a0d      	ldr	r2, [pc, #52]	; (8002568 <HAL_Init+0x40>)
 8002532:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002536:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002538:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <HAL_Init+0x40>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0a      	ldr	r2, [pc, #40]	; (8002568 <HAL_Init+0x40>)
 800253e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002542:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002544:	4b08      	ldr	r3, [pc, #32]	; (8002568 <HAL_Init+0x40>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a07      	ldr	r2, [pc, #28]	; (8002568 <HAL_Init+0x40>)
 800254a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002550:	2003      	movs	r0, #3
 8002552:	f000 f92b 	bl	80027ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002556:	200f      	movs	r0, #15
 8002558:	f000 f808 	bl	800256c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800255c:	f7fe fe30 	bl	80011c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40023c00 	.word	0x40023c00

0800256c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002574:	4b12      	ldr	r3, [pc, #72]	; (80025c0 <HAL_InitTick+0x54>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <HAL_InitTick+0x58>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	4619      	mov	r1, r3
 800257e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002582:	fbb3 f3f1 	udiv	r3, r3, r1
 8002586:	fbb2 f3f3 	udiv	r3, r2, r3
 800258a:	4618      	mov	r0, r3
 800258c:	f000 f943 	bl	8002816 <HAL_SYSTICK_Config>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e00e      	b.n	80025b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b0f      	cmp	r3, #15
 800259e:	d80a      	bhi.n	80025b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a0:	2200      	movs	r2, #0
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	f04f 30ff 	mov.w	r0, #4294967295
 80025a8:	f000 f90b 	bl	80027c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025ac:	4a06      	ldr	r2, [pc, #24]	; (80025c8 <HAL_InitTick+0x5c>)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
 80025b4:	e000      	b.n	80025b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000000 	.word	0x20000000
 80025c4:	20000008 	.word	0x20000008
 80025c8:	20000004 	.word	0x20000004

080025cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d0:	4b06      	ldr	r3, [pc, #24]	; (80025ec <HAL_IncTick+0x20>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_IncTick+0x24>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4413      	add	r3, r2
 80025dc:	4a04      	ldr	r2, [pc, #16]	; (80025f0 <HAL_IncTick+0x24>)
 80025de:	6013      	str	r3, [r2, #0]
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	20000008 	.word	0x20000008
 80025f0:	20000ec8 	.word	0x20000ec8

080025f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return uwTick;
 80025f8:	4b03      	ldr	r3, [pc, #12]	; (8002608 <HAL_GetTick+0x14>)
 80025fa:	681b      	ldr	r3, [r3, #0]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	20000ec8 	.word	0x20000ec8

0800260c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800261c:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <__NVIC_SetPriorityGrouping+0x44>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002628:	4013      	ands	r3, r2
 800262a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002634:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800263c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263e:	4a04      	ldr	r2, [pc, #16]	; (8002650 <__NVIC_SetPriorityGrouping+0x44>)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	60d3      	str	r3, [r2, #12]
}
 8002644:	bf00      	nop
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002658:	4b04      	ldr	r3, [pc, #16]	; (800266c <__NVIC_GetPriorityGrouping+0x18>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	0a1b      	lsrs	r3, r3, #8
 800265e:	f003 0307 	and.w	r3, r3, #7
}
 8002662:	4618      	mov	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	2b00      	cmp	r3, #0
 8002680:	db0b      	blt.n	800269a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	f003 021f 	and.w	r2, r3, #31
 8002688:	4907      	ldr	r1, [pc, #28]	; (80026a8 <__NVIC_EnableIRQ+0x38>)
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	095b      	lsrs	r3, r3, #5
 8002690:	2001      	movs	r0, #1
 8002692:	fa00 f202 	lsl.w	r2, r0, r2
 8002696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	e000e100 	.word	0xe000e100

080026ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	6039      	str	r1, [r7, #0]
 80026b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	db0a      	blt.n	80026d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	490c      	ldr	r1, [pc, #48]	; (80026f8 <__NVIC_SetPriority+0x4c>)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	0112      	lsls	r2, r2, #4
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	440b      	add	r3, r1
 80026d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d4:	e00a      	b.n	80026ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	4908      	ldr	r1, [pc, #32]	; (80026fc <__NVIC_SetPriority+0x50>)
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	3b04      	subs	r3, #4
 80026e4:	0112      	lsls	r2, r2, #4
 80026e6:	b2d2      	uxtb	r2, r2
 80026e8:	440b      	add	r3, r1
 80026ea:	761a      	strb	r2, [r3, #24]
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000e100 	.word	0xe000e100
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002700:	b480      	push	{r7}
 8002702:	b089      	sub	sp, #36	; 0x24
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	f1c3 0307 	rsb	r3, r3, #7
 800271a:	2b04      	cmp	r3, #4
 800271c:	bf28      	it	cs
 800271e:	2304      	movcs	r3, #4
 8002720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3304      	adds	r3, #4
 8002726:	2b06      	cmp	r3, #6
 8002728:	d902      	bls.n	8002730 <NVIC_EncodePriority+0x30>
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3b03      	subs	r3, #3
 800272e:	e000      	b.n	8002732 <NVIC_EncodePriority+0x32>
 8002730:	2300      	movs	r3, #0
 8002732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002734:	f04f 32ff 	mov.w	r2, #4294967295
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43da      	mvns	r2, r3
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	401a      	ands	r2, r3
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002748:	f04f 31ff 	mov.w	r1, #4294967295
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	fa01 f303 	lsl.w	r3, r1, r3
 8002752:	43d9      	mvns	r1, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002758:	4313      	orrs	r3, r2
         );
}
 800275a:	4618      	mov	r0, r3
 800275c:	3724      	adds	r7, #36	; 0x24
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
	...

08002768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3b01      	subs	r3, #1
 8002774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002778:	d301      	bcc.n	800277e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800277a:	2301      	movs	r3, #1
 800277c:	e00f      	b.n	800279e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800277e:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <SysTick_Config+0x40>)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3b01      	subs	r3, #1
 8002784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002786:	210f      	movs	r1, #15
 8002788:	f04f 30ff 	mov.w	r0, #4294967295
 800278c:	f7ff ff8e 	bl	80026ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002790:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <SysTick_Config+0x40>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002796:	4b04      	ldr	r3, [pc, #16]	; (80027a8 <SysTick_Config+0x40>)
 8002798:	2207      	movs	r2, #7
 800279a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	e000e010 	.word	0xe000e010

080027ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff ff29 	bl	800260c <__NVIC_SetPriorityGrouping>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b086      	sub	sp, #24
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4603      	mov	r3, r0
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
 80027ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027d4:	f7ff ff3e 	bl	8002654 <__NVIC_GetPriorityGrouping>
 80027d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	6978      	ldr	r0, [r7, #20]
 80027e0:	f7ff ff8e 	bl	8002700 <NVIC_EncodePriority>
 80027e4:	4602      	mov	r2, r0
 80027e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ea:	4611      	mov	r1, r2
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff5d 	bl	80026ac <__NVIC_SetPriority>
}
 80027f2:	bf00      	nop
 80027f4:	3718      	adds	r7, #24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b082      	sub	sp, #8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	4603      	mov	r3, r0
 8002802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff31 	bl	8002670 <__NVIC_EnableIRQ>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ffa2 	bl	8002768 <SysTick_Config>
 8002824:	4603      	mov	r3, r0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b084      	sub	sp, #16
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800283c:	f7ff feda 	bl	80025f4 <HAL_GetTick>
 8002840:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d008      	beq.n	8002860 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2280      	movs	r2, #128	; 0x80
 8002852:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e052      	b.n	8002906 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0216 	bic.w	r2, r2, #22
 800286e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	695a      	ldr	r2, [r3, #20]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800287e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	2b00      	cmp	r3, #0
 8002886:	d103      	bne.n	8002890 <HAL_DMA_Abort+0x62>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800288c:	2b00      	cmp	r3, #0
 800288e:	d007      	beq.n	80028a0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f022 0208 	bic.w	r2, r2, #8
 800289e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0201 	bic.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028b0:	e013      	b.n	80028da <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028b2:	f7ff fe9f 	bl	80025f4 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b05      	cmp	r3, #5
 80028be:	d90c      	bls.n	80028da <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2220      	movs	r2, #32
 80028c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2203      	movs	r2, #3
 80028ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e015      	b.n	8002906 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1e4      	bne.n	80028b2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ec:	223f      	movs	r2, #63	; 0x3f
 80028ee:	409a      	lsls	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d004      	beq.n	800292c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2280      	movs	r2, #128	; 0x80
 8002926:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e00c      	b.n	8002946 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2205      	movs	r2, #5
 8002930:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0201 	bic.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
	...

08002954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	; 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296a:	2300      	movs	r3, #0
 800296c:	61fb      	str	r3, [r7, #28]
 800296e:	e16b      	b.n	8002c48 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002970:	2201      	movs	r2, #1
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	429a      	cmp	r2, r3
 800298a:	f040 815a 	bne.w	8002c42 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d005      	beq.n	80029a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d130      	bne.n	8002a08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	2203      	movs	r2, #3
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	68da      	ldr	r2, [r3, #12]
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029dc:	2201      	movs	r2, #1
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	091b      	lsrs	r3, r3, #4
 80029f2:	f003 0201 	and.w	r2, r3, #1
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d017      	beq.n	8002a44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	2203      	movs	r2, #3
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43db      	mvns	r3, r3
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0303 	and.w	r3, r3, #3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d123      	bne.n	8002a98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	08da      	lsrs	r2, r3, #3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3208      	adds	r2, #8
 8002a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	220f      	movs	r2, #15
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	08da      	lsrs	r2, r3, #3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3208      	adds	r2, #8
 8002a92:	69b9      	ldr	r1, [r7, #24]
 8002a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f003 0203 	and.w	r2, r3, #3
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80b4 	beq.w	8002c42 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b60      	ldr	r3, [pc, #384]	; (8002c60 <HAL_GPIO_Init+0x30c>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae2:	4a5f      	ldr	r2, [pc, #380]	; (8002c60 <HAL_GPIO_Init+0x30c>)
 8002ae4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aea:	4b5d      	ldr	r3, [pc, #372]	; (8002c60 <HAL_GPIO_Init+0x30c>)
 8002aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002af6:	4a5b      	ldr	r2, [pc, #364]	; (8002c64 <HAL_GPIO_Init+0x310>)
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	089b      	lsrs	r3, r3, #2
 8002afc:	3302      	adds	r3, #2
 8002afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	220f      	movs	r2, #15
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a52      	ldr	r2, [pc, #328]	; (8002c68 <HAL_GPIO_Init+0x314>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d02b      	beq.n	8002b7a <HAL_GPIO_Init+0x226>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a51      	ldr	r2, [pc, #324]	; (8002c6c <HAL_GPIO_Init+0x318>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d025      	beq.n	8002b76 <HAL_GPIO_Init+0x222>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a50      	ldr	r2, [pc, #320]	; (8002c70 <HAL_GPIO_Init+0x31c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01f      	beq.n	8002b72 <HAL_GPIO_Init+0x21e>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a4f      	ldr	r2, [pc, #316]	; (8002c74 <HAL_GPIO_Init+0x320>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d019      	beq.n	8002b6e <HAL_GPIO_Init+0x21a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a4e      	ldr	r2, [pc, #312]	; (8002c78 <HAL_GPIO_Init+0x324>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d013      	beq.n	8002b6a <HAL_GPIO_Init+0x216>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a4d      	ldr	r2, [pc, #308]	; (8002c7c <HAL_GPIO_Init+0x328>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d00d      	beq.n	8002b66 <HAL_GPIO_Init+0x212>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a4c      	ldr	r2, [pc, #304]	; (8002c80 <HAL_GPIO_Init+0x32c>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d007      	beq.n	8002b62 <HAL_GPIO_Init+0x20e>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a4b      	ldr	r2, [pc, #300]	; (8002c84 <HAL_GPIO_Init+0x330>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d101      	bne.n	8002b5e <HAL_GPIO_Init+0x20a>
 8002b5a:	2307      	movs	r3, #7
 8002b5c:	e00e      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b5e:	2308      	movs	r3, #8
 8002b60:	e00c      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b62:	2306      	movs	r3, #6
 8002b64:	e00a      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b66:	2305      	movs	r3, #5
 8002b68:	e008      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b6a:	2304      	movs	r3, #4
 8002b6c:	e006      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e004      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e002      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <HAL_GPIO_Init+0x228>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	69fa      	ldr	r2, [r7, #28]
 8002b7e:	f002 0203 	and.w	r2, r2, #3
 8002b82:	0092      	lsls	r2, r2, #2
 8002b84:	4093      	lsls	r3, r2
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b8c:	4935      	ldr	r1, [pc, #212]	; (8002c64 <HAL_GPIO_Init+0x310>)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b9a:	4b3b      	ldr	r3, [pc, #236]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bbe:	4a32      	ldr	r2, [pc, #200]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bc4:	4b30      	ldr	r3, [pc, #192]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002be8:	4a27      	ldr	r2, [pc, #156]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bee:	4b26      	ldr	r3, [pc, #152]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c12:	4a1d      	ldr	r2, [pc, #116]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c18:	4b1b      	ldr	r3, [pc, #108]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	43db      	mvns	r3, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4013      	ands	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c3c:	4a12      	ldr	r2, [pc, #72]	; (8002c88 <HAL_GPIO_Init+0x334>)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3301      	adds	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	2b0f      	cmp	r3, #15
 8002c4c:	f67f ae90 	bls.w	8002970 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	3724      	adds	r7, #36	; 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800
 8002c64:	40013800 	.word	0x40013800
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	40020400 	.word	0x40020400
 8002c70:	40020800 	.word	0x40020800
 8002c74:	40020c00 	.word	0x40020c00
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	40021400 	.word	0x40021400
 8002c80:	40021800 	.word	0x40021800
 8002c84:	40021c00 	.word	0x40021c00
 8002c88:	40013c00 	.word	0x40013c00

08002c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c9c:	787b      	ldrb	r3, [r7, #1]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ca8:	e003      	b.n	8002cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002caa:	887b      	ldrh	r3, [r7, #2]
 8002cac:	041a      	lsls	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	619a      	str	r2, [r3, #24]
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e267      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d075      	beq.n	8002dca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cde:	4b88      	ldr	r3, [pc, #544]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d00c      	beq.n	8002d04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cea:	4b85      	ldr	r3, [pc, #532]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d112      	bne.n	8002d1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf6:	4b82      	ldr	r3, [pc, #520]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d02:	d10b      	bne.n	8002d1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d04:	4b7e      	ldr	r3, [pc, #504]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d05b      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x108>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d157      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e242      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d24:	d106      	bne.n	8002d34 <HAL_RCC_OscConfig+0x74>
 8002d26:	4b76      	ldr	r3, [pc, #472]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a75      	ldr	r2, [pc, #468]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e01d      	b.n	8002d70 <HAL_RCC_OscConfig+0xb0>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d3c:	d10c      	bne.n	8002d58 <HAL_RCC_OscConfig+0x98>
 8002d3e:	4b70      	ldr	r3, [pc, #448]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a6f      	ldr	r2, [pc, #444]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4b6d      	ldr	r3, [pc, #436]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a6c      	ldr	r2, [pc, #432]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	e00b      	b.n	8002d70 <HAL_RCC_OscConfig+0xb0>
 8002d58:	4b69      	ldr	r3, [pc, #420]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a68      	ldr	r2, [pc, #416]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	4b66      	ldr	r3, [pc, #408]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a65      	ldr	r2, [pc, #404]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d013      	beq.n	8002da0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7ff fc3c 	bl	80025f4 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d80:	f7ff fc38 	bl	80025f4 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b64      	cmp	r3, #100	; 0x64
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e207      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	4b5b      	ldr	r3, [pc, #364]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0f0      	beq.n	8002d80 <HAL_RCC_OscConfig+0xc0>
 8002d9e:	e014      	b.n	8002dca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7ff fc28 	bl	80025f4 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002da8:	f7ff fc24 	bl	80025f4 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	; 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e1f3      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dba:	4b51      	ldr	r3, [pc, #324]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0xe8>
 8002dc6:	e000      	b.n	8002dca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d063      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dd6:	4b4a      	ldr	r3, [pc, #296]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de2:	4b47      	ldr	r3, [pc, #284]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d11c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dee:	4b44      	ldr	r3, [pc, #272]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d116      	bne.n	8002e28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfa:	4b41      	ldr	r3, [pc, #260]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <HAL_RCC_OscConfig+0x152>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e1c7      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e12:	4b3b      	ldr	r3, [pc, #236]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4937      	ldr	r1, [pc, #220]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	e03a      	b.n	8002e9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d020      	beq.n	8002e72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e30:	4b34      	ldr	r3, [pc, #208]	; (8002f04 <HAL_RCC_OscConfig+0x244>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7ff fbdd 	bl	80025f4 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e3e:	f7ff fbd9 	bl	80025f4 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e1a8      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e50:	4b2b      	ldr	r3, [pc, #172]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5c:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4925      	ldr	r1, [pc, #148]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	600b      	str	r3, [r1, #0]
 8002e70:	e015      	b.n	8002e9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e72:	4b24      	ldr	r3, [pc, #144]	; (8002f04 <HAL_RCC_OscConfig+0x244>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e78:	f7ff fbbc 	bl	80025f4 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e80:	f7ff fbb8 	bl	80025f4 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e187      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e92:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d036      	beq.n	8002f18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d016      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb2:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <HAL_RCC_OscConfig+0x248>)
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb8:	f7ff fb9c 	bl	80025f4 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec0:	f7ff fb98 	bl	80025f4 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e167      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed2:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x200>
 8002ede:	e01b      	b.n	8002f18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee0:	4b09      	ldr	r3, [pc, #36]	; (8002f08 <HAL_RCC_OscConfig+0x248>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee6:	f7ff fb85 	bl	80025f4 <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eec:	e00e      	b.n	8002f0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eee:	f7ff fb81 	bl	80025f4 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d907      	bls.n	8002f0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e150      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
 8002f00:	40023800 	.word	0x40023800
 8002f04:	42470000 	.word	0x42470000
 8002f08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f0c:	4b88      	ldr	r3, [pc, #544]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1ea      	bne.n	8002eee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 8097 	beq.w	8003054 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f26:	2300      	movs	r3, #0
 8002f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f2a:	4b81      	ldr	r3, [pc, #516]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10f      	bne.n	8002f56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	4b7d      	ldr	r3, [pc, #500]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	4a7c      	ldr	r2, [pc, #496]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f44:	6413      	str	r3, [r2, #64]	; 0x40
 8002f46:	4b7a      	ldr	r3, [pc, #488]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f52:	2301      	movs	r3, #1
 8002f54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f56:	4b77      	ldr	r3, [pc, #476]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d118      	bne.n	8002f94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f62:	4b74      	ldr	r3, [pc, #464]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a73      	ldr	r2, [pc, #460]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f6e:	f7ff fb41 	bl	80025f4 <HAL_GetTick>
 8002f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f74:	e008      	b.n	8002f88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f76:	f7ff fb3d 	bl	80025f4 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e10c      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f88:	4b6a      	ldr	r3, [pc, #424]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d0f0      	beq.n	8002f76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d106      	bne.n	8002faa <HAL_RCC_OscConfig+0x2ea>
 8002f9c:	4b64      	ldr	r3, [pc, #400]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa0:	4a63      	ldr	r2, [pc, #396]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fa2:	f043 0301 	orr.w	r3, r3, #1
 8002fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa8:	e01c      	b.n	8002fe4 <HAL_RCC_OscConfig+0x324>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b05      	cmp	r3, #5
 8002fb0:	d10c      	bne.n	8002fcc <HAL_RCC_OscConfig+0x30c>
 8002fb2:	4b5f      	ldr	r3, [pc, #380]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb6:	4a5e      	ldr	r2, [pc, #376]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fb8:	f043 0304 	orr.w	r3, r3, #4
 8002fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fbe:	4b5c      	ldr	r3, [pc, #368]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc2:	4a5b      	ldr	r2, [pc, #364]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8002fca:	e00b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x324>
 8002fcc:	4b58      	ldr	r3, [pc, #352]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	4a57      	ldr	r2, [pc, #348]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fd2:	f023 0301 	bic.w	r3, r3, #1
 8002fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd8:	4b55      	ldr	r3, [pc, #340]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fdc:	4a54      	ldr	r2, [pc, #336]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fde:	f023 0304 	bic.w	r3, r3, #4
 8002fe2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d015      	beq.n	8003018 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fec:	f7ff fb02 	bl	80025f4 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7ff fafe 	bl	80025f4 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e0cb      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300a:	4b49      	ldr	r3, [pc, #292]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 800300c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0ee      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x334>
 8003016:	e014      	b.n	8003042 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003018:	f7ff faec 	bl	80025f4 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003020:	f7ff fae8 	bl	80025f4 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	; 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e0b5      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003036:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1ee      	bne.n	8003020 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003042:	7dfb      	ldrb	r3, [r7, #23]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d105      	bne.n	8003054 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003048:	4b39      	ldr	r3, [pc, #228]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	4a38      	ldr	r2, [pc, #224]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 800304e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003052:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a1 	beq.w	80031a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800305e:	4b34      	ldr	r3, [pc, #208]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f003 030c 	and.w	r3, r3, #12
 8003066:	2b08      	cmp	r3, #8
 8003068:	d05c      	beq.n	8003124 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d141      	bne.n	80030f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003072:	4b31      	ldr	r3, [pc, #196]	; (8003138 <HAL_RCC_OscConfig+0x478>)
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003078:	f7ff fabc 	bl	80025f4 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003080:	f7ff fab8 	bl	80025f4 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e087      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003092:	4b27      	ldr	r3, [pc, #156]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69da      	ldr	r2, [r3, #28]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	431a      	orrs	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	019b      	lsls	r3, r3, #6
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b4:	085b      	lsrs	r3, r3, #1
 80030b6:	3b01      	subs	r3, #1
 80030b8:	041b      	lsls	r3, r3, #16
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c0:	061b      	lsls	r3, r3, #24
 80030c2:	491b      	ldr	r1, [pc, #108]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c8:	4b1b      	ldr	r3, [pc, #108]	; (8003138 <HAL_RCC_OscConfig+0x478>)
 80030ca:	2201      	movs	r2, #1
 80030cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ce:	f7ff fa91 	bl	80025f4 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d6:	f7ff fa8d 	bl	80025f4 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e05c      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0f0      	beq.n	80030d6 <HAL_RCC_OscConfig+0x416>
 80030f4:	e054      	b.n	80031a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <HAL_RCC_OscConfig+0x478>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fc:	f7ff fa7a 	bl	80025f4 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003104:	f7ff fa76 	bl	80025f4 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e045      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003116:	4b06      	ldr	r3, [pc, #24]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x444>
 8003122:	e03d      	b.n	80031a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d107      	bne.n	800313c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e038      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
 8003130:	40023800 	.word	0x40023800
 8003134:	40007000 	.word	0x40007000
 8003138:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800313c:	4b1b      	ldr	r3, [pc, #108]	; (80031ac <HAL_RCC_OscConfig+0x4ec>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d028      	beq.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003154:	429a      	cmp	r2, r3
 8003156:	d121      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003162:	429a      	cmp	r2, r3
 8003164:	d11a      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800316c:	4013      	ands	r3, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003172:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003174:	4293      	cmp	r3, r2
 8003176:	d111      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003182:	085b      	lsrs	r3, r3, #1
 8003184:	3b01      	subs	r3, #1
 8003186:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003188:	429a      	cmp	r2, r3
 800318a:	d107      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003196:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800

080031b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0cc      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031c4:	4b68      	ldr	r3, [pc, #416]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d90c      	bls.n	80031ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d2:	4b65      	ldr	r3, [pc, #404]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031da:	4b63      	ldr	r3, [pc, #396]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e0b8      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d020      	beq.n	800323a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003204:	4b59      	ldr	r3, [pc, #356]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	4a58      	ldr	r2, [pc, #352]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800320e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b00      	cmp	r3, #0
 800321a:	d005      	beq.n	8003228 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800321c:	4b53      	ldr	r3, [pc, #332]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4a52      	ldr	r2, [pc, #328]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003226:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003228:	4b50      	ldr	r3, [pc, #320]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	494d      	ldr	r1, [pc, #308]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	4313      	orrs	r3, r2
 8003238:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d044      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d107      	bne.n	800325e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	4b47      	ldr	r3, [pc, #284]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d119      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e07f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2b02      	cmp	r3, #2
 8003264:	d003      	beq.n	800326e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326a:	2b03      	cmp	r3, #3
 800326c:	d107      	bne.n	800327e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800326e:	4b3f      	ldr	r3, [pc, #252]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d109      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e06f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327e:	4b3b      	ldr	r3, [pc, #236]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e067      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800328e:	4b37      	ldr	r3, [pc, #220]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f023 0203 	bic.w	r2, r3, #3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	4934      	ldr	r1, [pc, #208]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a0:	f7ff f9a8 	bl	80025f4 <HAL_GetTick>
 80032a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a6:	e00a      	b.n	80032be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a8:	f7ff f9a4 	bl	80025f4 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e04f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032be:	4b2b      	ldr	r3, [pc, #172]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 020c 	and.w	r2, r3, #12
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d1eb      	bne.n	80032a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d0:	4b25      	ldr	r3, [pc, #148]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d20c      	bcs.n	80032f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032de:	4b22      	ldr	r3, [pc, #136]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e6:	4b20      	ldr	r3, [pc, #128]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d001      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e032      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b00      	cmp	r3, #0
 8003302:	d008      	beq.n	8003316 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003304:	4b19      	ldr	r3, [pc, #100]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	4916      	ldr	r1, [pc, #88]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d009      	beq.n	8003336 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003322:	4b12      	ldr	r3, [pc, #72]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	490e      	ldr	r1, [pc, #56]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	4313      	orrs	r3, r2
 8003334:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003336:	f000 f82d 	bl	8003394 <HAL_RCC_GetSysClockFreq>
 800333a:	4602      	mov	r2, r0
 800333c:	4b0b      	ldr	r3, [pc, #44]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	f003 030f 	and.w	r3, r3, #15
 8003346:	490a      	ldr	r1, [pc, #40]	; (8003370 <HAL_RCC_ClockConfig+0x1c0>)
 8003348:	5ccb      	ldrb	r3, [r1, r3]
 800334a:	fa22 f303 	lsr.w	r3, r2, r3
 800334e:	4a09      	ldr	r2, [pc, #36]	; (8003374 <HAL_RCC_ClockConfig+0x1c4>)
 8003350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003352:	4b09      	ldr	r3, [pc, #36]	; (8003378 <HAL_RCC_ClockConfig+0x1c8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff f908 	bl	800256c <HAL_InitTick>

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40023c00 	.word	0x40023c00
 800336c:	40023800 	.word	0x40023800
 8003370:	0800ab14 	.word	0x0800ab14
 8003374:	20000000 	.word	0x20000000
 8003378:	20000004 	.word	0x20000004

0800337c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003380:	4b03      	ldr	r3, [pc, #12]	; (8003390 <HAL_RCC_EnableCSS+0x14>)
 8003382:	2201      	movs	r2, #1
 8003384:	601a      	str	r2, [r3, #0]
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	4247004c 	.word	0x4247004c

08003394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003398:	b094      	sub	sp, #80	; 0x50
 800339a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	647b      	str	r3, [r7, #68]	; 0x44
 80033a0:	2300      	movs	r3, #0
 80033a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033a4:	2300      	movs	r3, #0
 80033a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033ac:	4b79      	ldr	r3, [pc, #484]	; (8003594 <HAL_RCC_GetSysClockFreq+0x200>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	d00d      	beq.n	80033d4 <HAL_RCC_GetSysClockFreq+0x40>
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	f200 80e1 	bhi.w	8003580 <HAL_RCC_GetSysClockFreq+0x1ec>
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d002      	beq.n	80033c8 <HAL_RCC_GetSysClockFreq+0x34>
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d003      	beq.n	80033ce <HAL_RCC_GetSysClockFreq+0x3a>
 80033c6:	e0db      	b.n	8003580 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033c8:	4b73      	ldr	r3, [pc, #460]	; (8003598 <HAL_RCC_GetSysClockFreq+0x204>)
 80033ca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80033cc:	e0db      	b.n	8003586 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033ce:	4b72      	ldr	r3, [pc, #456]	; (8003598 <HAL_RCC_GetSysClockFreq+0x204>)
 80033d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033d2:	e0d8      	b.n	8003586 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033d4:	4b6f      	ldr	r3, [pc, #444]	; (8003594 <HAL_RCC_GetSysClockFreq+0x200>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033dc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033de:	4b6d      	ldr	r3, [pc, #436]	; (8003594 <HAL_RCC_GetSysClockFreq+0x200>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d063      	beq.n	80034b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ea:	4b6a      	ldr	r3, [pc, #424]	; (8003594 <HAL_RCC_GetSysClockFreq+0x200>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	099b      	lsrs	r3, r3, #6
 80033f0:	2200      	movs	r2, #0
 80033f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80033f4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033fc:	633b      	str	r3, [r7, #48]	; 0x30
 80033fe:	2300      	movs	r3, #0
 8003400:	637b      	str	r3, [r7, #52]	; 0x34
 8003402:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003406:	4622      	mov	r2, r4
 8003408:	462b      	mov	r3, r5
 800340a:	f04f 0000 	mov.w	r0, #0
 800340e:	f04f 0100 	mov.w	r1, #0
 8003412:	0159      	lsls	r1, r3, #5
 8003414:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003418:	0150      	lsls	r0, r2, #5
 800341a:	4602      	mov	r2, r0
 800341c:	460b      	mov	r3, r1
 800341e:	4621      	mov	r1, r4
 8003420:	1a51      	subs	r1, r2, r1
 8003422:	6139      	str	r1, [r7, #16]
 8003424:	4629      	mov	r1, r5
 8003426:	eb63 0301 	sbc.w	r3, r3, r1
 800342a:	617b      	str	r3, [r7, #20]
 800342c:	f04f 0200 	mov.w	r2, #0
 8003430:	f04f 0300 	mov.w	r3, #0
 8003434:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003438:	4659      	mov	r1, fp
 800343a:	018b      	lsls	r3, r1, #6
 800343c:	4651      	mov	r1, sl
 800343e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003442:	4651      	mov	r1, sl
 8003444:	018a      	lsls	r2, r1, #6
 8003446:	4651      	mov	r1, sl
 8003448:	ebb2 0801 	subs.w	r8, r2, r1
 800344c:	4659      	mov	r1, fp
 800344e:	eb63 0901 	sbc.w	r9, r3, r1
 8003452:	f04f 0200 	mov.w	r2, #0
 8003456:	f04f 0300 	mov.w	r3, #0
 800345a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800345e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003462:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003466:	4690      	mov	r8, r2
 8003468:	4699      	mov	r9, r3
 800346a:	4623      	mov	r3, r4
 800346c:	eb18 0303 	adds.w	r3, r8, r3
 8003470:	60bb      	str	r3, [r7, #8]
 8003472:	462b      	mov	r3, r5
 8003474:	eb49 0303 	adc.w	r3, r9, r3
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	f04f 0200 	mov.w	r2, #0
 800347e:	f04f 0300 	mov.w	r3, #0
 8003482:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003486:	4629      	mov	r1, r5
 8003488:	028b      	lsls	r3, r1, #10
 800348a:	4621      	mov	r1, r4
 800348c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003490:	4621      	mov	r1, r4
 8003492:	028a      	lsls	r2, r1, #10
 8003494:	4610      	mov	r0, r2
 8003496:	4619      	mov	r1, r3
 8003498:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800349a:	2200      	movs	r2, #0
 800349c:	62bb      	str	r3, [r7, #40]	; 0x28
 800349e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80034a4:	f7fd fbf0 	bl	8000c88 <__aeabi_uldivmod>
 80034a8:	4602      	mov	r2, r0
 80034aa:	460b      	mov	r3, r1
 80034ac:	4613      	mov	r3, r2
 80034ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034b0:	e058      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034b2:	4b38      	ldr	r3, [pc, #224]	; (8003594 <HAL_RCC_GetSysClockFreq+0x200>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	099b      	lsrs	r3, r3, #6
 80034b8:	2200      	movs	r2, #0
 80034ba:	4618      	mov	r0, r3
 80034bc:	4611      	mov	r1, r2
 80034be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034c2:	623b      	str	r3, [r7, #32]
 80034c4:	2300      	movs	r3, #0
 80034c6:	627b      	str	r3, [r7, #36]	; 0x24
 80034c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034cc:	4642      	mov	r2, r8
 80034ce:	464b      	mov	r3, r9
 80034d0:	f04f 0000 	mov.w	r0, #0
 80034d4:	f04f 0100 	mov.w	r1, #0
 80034d8:	0159      	lsls	r1, r3, #5
 80034da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034de:	0150      	lsls	r0, r2, #5
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4641      	mov	r1, r8
 80034e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80034ea:	4649      	mov	r1, r9
 80034ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003500:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003504:	ebb2 040a 	subs.w	r4, r2, sl
 8003508:	eb63 050b 	sbc.w	r5, r3, fp
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	00eb      	lsls	r3, r5, #3
 8003516:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800351a:	00e2      	lsls	r2, r4, #3
 800351c:	4614      	mov	r4, r2
 800351e:	461d      	mov	r5, r3
 8003520:	4643      	mov	r3, r8
 8003522:	18e3      	adds	r3, r4, r3
 8003524:	603b      	str	r3, [r7, #0]
 8003526:	464b      	mov	r3, r9
 8003528:	eb45 0303 	adc.w	r3, r5, r3
 800352c:	607b      	str	r3, [r7, #4]
 800352e:	f04f 0200 	mov.w	r2, #0
 8003532:	f04f 0300 	mov.w	r3, #0
 8003536:	e9d7 4500 	ldrd	r4, r5, [r7]
 800353a:	4629      	mov	r1, r5
 800353c:	028b      	lsls	r3, r1, #10
 800353e:	4621      	mov	r1, r4
 8003540:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003544:	4621      	mov	r1, r4
 8003546:	028a      	lsls	r2, r1, #10
 8003548:	4610      	mov	r0, r2
 800354a:	4619      	mov	r1, r3
 800354c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800354e:	2200      	movs	r2, #0
 8003550:	61bb      	str	r3, [r7, #24]
 8003552:	61fa      	str	r2, [r7, #28]
 8003554:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003558:	f7fd fb96 	bl	8000c88 <__aeabi_uldivmod>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	4613      	mov	r3, r2
 8003562:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003564:	4b0b      	ldr	r3, [pc, #44]	; (8003594 <HAL_RCC_GetSysClockFreq+0x200>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	0c1b      	lsrs	r3, r3, #16
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	3301      	adds	r3, #1
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003574:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003576:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003578:	fbb2 f3f3 	udiv	r3, r2, r3
 800357c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800357e:	e002      	b.n	8003586 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003580:	4b05      	ldr	r3, [pc, #20]	; (8003598 <HAL_RCC_GetSysClockFreq+0x204>)
 8003582:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003586:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003588:	4618      	mov	r0, r3
 800358a:	3750      	adds	r7, #80	; 0x50
 800358c:	46bd      	mov	sp, r7
 800358e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003592:	bf00      	nop
 8003594:	40023800 	.word	0x40023800
 8003598:	00f42400 	.word	0x00f42400

0800359c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80035a2:	681b      	ldr	r3, [r3, #0]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	20000000 	.word	0x20000000

080035b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035b8:	f7ff fff0 	bl	800359c <HAL_RCC_GetHCLKFreq>
 80035bc:	4602      	mov	r2, r0
 80035be:	4b05      	ldr	r3, [pc, #20]	; (80035d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	0a9b      	lsrs	r3, r3, #10
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	4903      	ldr	r1, [pc, #12]	; (80035d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ca:	5ccb      	ldrb	r3, [r1, r3]
 80035cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40023800 	.word	0x40023800
 80035d8:	0800ab24 	.word	0x0800ab24

080035dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035e0:	f7ff ffdc 	bl	800359c <HAL_RCC_GetHCLKFreq>
 80035e4:	4602      	mov	r2, r0
 80035e6:	4b05      	ldr	r3, [pc, #20]	; (80035fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	0b5b      	lsrs	r3, r3, #13
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	4903      	ldr	r1, [pc, #12]	; (8003600 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035f2:	5ccb      	ldrb	r3, [r1, r3]
 80035f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	40023800 	.word	0x40023800
 8003600:	0800ab24 	.word	0x0800ab24

08003604 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003608:	4b06      	ldr	r3, [pc, #24]	; (8003624 <HAL_RCC_NMI_IRQHandler+0x20>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003610:	2b80      	cmp	r3, #128	; 0x80
 8003612:	d104      	bne.n	800361e <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003614:	f000 f80a 	bl	800362c <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003618:	4b03      	ldr	r3, [pc, #12]	; (8003628 <HAL_RCC_NMI_IRQHandler+0x24>)
 800361a:	2280      	movs	r2, #128	; 0x80
 800361c:	701a      	strb	r2, [r3, #0]
  }
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40023800 	.word	0x40023800
 8003628:	4002380e 	.word	0x4002380e

0800362c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003630:	bf00      	nop
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b082      	sub	sp, #8
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e041      	b.n	80036d0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	d106      	bne.n	8003666 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7fd ff5b 	bl	800151c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2202      	movs	r2, #2
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3304      	adds	r3, #4
 8003676:	4619      	mov	r1, r3
 8003678:	4610      	mov	r0, r2
 800367a:	f000 fad9 	bl	8003c30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e041      	b.n	800376e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f839 	bl	8003776 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2202      	movs	r2, #2
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3304      	adds	r3, #4
 8003714:	4619      	mov	r1, r3
 8003716:	4610      	mov	r0, r2
 8003718:	f000 fa8a 	bl	8003c30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
	...

0800378c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d109      	bne.n	80037b0 <HAL_TIM_PWM_Start+0x24>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	bf14      	ite	ne
 80037a8:	2301      	movne	r3, #1
 80037aa:	2300      	moveq	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	e022      	b.n	80037f6 <HAL_TIM_PWM_Start+0x6a>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d109      	bne.n	80037ca <HAL_TIM_PWM_Start+0x3e>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b01      	cmp	r3, #1
 80037c0:	bf14      	ite	ne
 80037c2:	2301      	movne	r3, #1
 80037c4:	2300      	moveq	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	e015      	b.n	80037f6 <HAL_TIM_PWM_Start+0x6a>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d109      	bne.n	80037e4 <HAL_TIM_PWM_Start+0x58>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b01      	cmp	r3, #1
 80037da:	bf14      	ite	ne
 80037dc:	2301      	movne	r3, #1
 80037de:	2300      	moveq	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	e008      	b.n	80037f6 <HAL_TIM_PWM_Start+0x6a>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	bf14      	ite	ne
 80037f0:	2301      	movne	r3, #1
 80037f2:	2300      	moveq	r3, #0
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e07c      	b.n	80038f8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d104      	bne.n	800380e <HAL_TIM_PWM_Start+0x82>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800380c:	e013      	b.n	8003836 <HAL_TIM_PWM_Start+0xaa>
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	2b04      	cmp	r3, #4
 8003812:	d104      	bne.n	800381e <HAL_TIM_PWM_Start+0x92>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800381c:	e00b      	b.n	8003836 <HAL_TIM_PWM_Start+0xaa>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	2b08      	cmp	r3, #8
 8003822:	d104      	bne.n	800382e <HAL_TIM_PWM_Start+0xa2>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800382c:	e003      	b.n	8003836 <HAL_TIM_PWM_Start+0xaa>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2202      	movs	r2, #2
 8003832:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2201      	movs	r2, #1
 800383c:	6839      	ldr	r1, [r7, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f000 fce0 	bl	8004204 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a2d      	ldr	r2, [pc, #180]	; (8003900 <HAL_TIM_PWM_Start+0x174>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d004      	beq.n	8003858 <HAL_TIM_PWM_Start+0xcc>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a2c      	ldr	r2, [pc, #176]	; (8003904 <HAL_TIM_PWM_Start+0x178>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d101      	bne.n	800385c <HAL_TIM_PWM_Start+0xd0>
 8003858:	2301      	movs	r3, #1
 800385a:	e000      	b.n	800385e <HAL_TIM_PWM_Start+0xd2>
 800385c:	2300      	movs	r3, #0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003870:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a22      	ldr	r2, [pc, #136]	; (8003900 <HAL_TIM_PWM_Start+0x174>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d022      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003884:	d01d      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a1f      	ldr	r2, [pc, #124]	; (8003908 <HAL_TIM_PWM_Start+0x17c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d018      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a1d      	ldr	r2, [pc, #116]	; (800390c <HAL_TIM_PWM_Start+0x180>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a1c      	ldr	r2, [pc, #112]	; (8003910 <HAL_TIM_PWM_Start+0x184>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d00e      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a16      	ldr	r2, [pc, #88]	; (8003904 <HAL_TIM_PWM_Start+0x178>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d009      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a18      	ldr	r2, [pc, #96]	; (8003914 <HAL_TIM_PWM_Start+0x188>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d004      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x136>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a16      	ldr	r2, [pc, #88]	; (8003918 <HAL_TIM_PWM_Start+0x18c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d111      	bne.n	80038e6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2b06      	cmp	r3, #6
 80038d2:	d010      	beq.n	80038f6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e4:	e007      	b.n	80038f6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0201 	orr.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40010000 	.word	0x40010000
 8003904:	40010400 	.word	0x40010400
 8003908:	40000400 	.word	0x40000400
 800390c:	40000800 	.word	0x40000800
 8003910:	40000c00 	.word	0x40000c00
 8003914:	40014000 	.word	0x40014000
 8003918:	40001800 	.word	0x40001800

0800391c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003936:	2302      	movs	r3, #2
 8003938:	e0ae      	b.n	8003a98 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b0c      	cmp	r3, #12
 8003946:	f200 809f 	bhi.w	8003a88 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800394a:	a201      	add	r2, pc, #4	; (adr r2, 8003950 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800394c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003950:	08003985 	.word	0x08003985
 8003954:	08003a89 	.word	0x08003a89
 8003958:	08003a89 	.word	0x08003a89
 800395c:	08003a89 	.word	0x08003a89
 8003960:	080039c5 	.word	0x080039c5
 8003964:	08003a89 	.word	0x08003a89
 8003968:	08003a89 	.word	0x08003a89
 800396c:	08003a89 	.word	0x08003a89
 8003970:	08003a07 	.word	0x08003a07
 8003974:	08003a89 	.word	0x08003a89
 8003978:	08003a89 	.word	0x08003a89
 800397c:	08003a89 	.word	0x08003a89
 8003980:	08003a47 	.word	0x08003a47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68b9      	ldr	r1, [r7, #8]
 800398a:	4618      	mov	r0, r3
 800398c:	f000 f9f0 	bl	8003d70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699a      	ldr	r2, [r3, #24]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0208 	orr.w	r2, r2, #8
 800399e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0204 	bic.w	r2, r2, #4
 80039ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6999      	ldr	r1, [r3, #24]
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	619a      	str	r2, [r3, #24]
      break;
 80039c2:	e064      	b.n	8003a8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fa40 	bl	8003e50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699a      	ldr	r2, [r3, #24]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6999      	ldr	r1, [r3, #24]
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	021a      	lsls	r2, r3, #8
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	619a      	str	r2, [r3, #24]
      break;
 8003a04:	e043      	b.n	8003a8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68b9      	ldr	r1, [r7, #8]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 fa95 	bl	8003f3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69da      	ldr	r2, [r3, #28]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f042 0208 	orr.w	r2, r2, #8
 8003a20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0204 	bic.w	r2, r2, #4
 8003a30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	69d9      	ldr	r1, [r3, #28]
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	691a      	ldr	r2, [r3, #16]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	430a      	orrs	r2, r1
 8003a42:	61da      	str	r2, [r3, #28]
      break;
 8003a44:	e023      	b.n	8003a8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68b9      	ldr	r1, [r7, #8]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f000 fae9 	bl	8004024 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	69da      	ldr	r2, [r3, #28]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69da      	ldr	r2, [r3, #28]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	69d9      	ldr	r1, [r3, #28]
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	021a      	lsls	r2, r3, #8
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	61da      	str	r2, [r3, #28]
      break;
 8003a86:	e002      	b.n	8003a8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	75fb      	strb	r3, [r7, #23]
      break;
 8003a8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d101      	bne.n	8003abc <HAL_TIM_ConfigClockSource+0x1c>
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e0b4      	b.n	8003c26 <HAL_TIM_ConfigClockSource+0x186>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003ada:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ae2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003af4:	d03e      	beq.n	8003b74 <HAL_TIM_ConfigClockSource+0xd4>
 8003af6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003afa:	f200 8087 	bhi.w	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003afe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b02:	f000 8086 	beq.w	8003c12 <HAL_TIM_ConfigClockSource+0x172>
 8003b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b0a:	d87f      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b0c:	2b70      	cmp	r3, #112	; 0x70
 8003b0e:	d01a      	beq.n	8003b46 <HAL_TIM_ConfigClockSource+0xa6>
 8003b10:	2b70      	cmp	r3, #112	; 0x70
 8003b12:	d87b      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b14:	2b60      	cmp	r3, #96	; 0x60
 8003b16:	d050      	beq.n	8003bba <HAL_TIM_ConfigClockSource+0x11a>
 8003b18:	2b60      	cmp	r3, #96	; 0x60
 8003b1a:	d877      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b1c:	2b50      	cmp	r3, #80	; 0x50
 8003b1e:	d03c      	beq.n	8003b9a <HAL_TIM_ConfigClockSource+0xfa>
 8003b20:	2b50      	cmp	r3, #80	; 0x50
 8003b22:	d873      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b24:	2b40      	cmp	r3, #64	; 0x40
 8003b26:	d058      	beq.n	8003bda <HAL_TIM_ConfigClockSource+0x13a>
 8003b28:	2b40      	cmp	r3, #64	; 0x40
 8003b2a:	d86f      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b2c:	2b30      	cmp	r3, #48	; 0x30
 8003b2e:	d064      	beq.n	8003bfa <HAL_TIM_ConfigClockSource+0x15a>
 8003b30:	2b30      	cmp	r3, #48	; 0x30
 8003b32:	d86b      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b34:	2b20      	cmp	r3, #32
 8003b36:	d060      	beq.n	8003bfa <HAL_TIM_ConfigClockSource+0x15a>
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d867      	bhi.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d05c      	beq.n	8003bfa <HAL_TIM_ConfigClockSource+0x15a>
 8003b40:	2b10      	cmp	r3, #16
 8003b42:	d05a      	beq.n	8003bfa <HAL_TIM_ConfigClockSource+0x15a>
 8003b44:	e062      	b.n	8003c0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6818      	ldr	r0, [r3, #0]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	6899      	ldr	r1, [r3, #8]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	f000 fb35 	bl	80041c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	609a      	str	r2, [r3, #8]
      break;
 8003b72:	e04f      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	6899      	ldr	r1, [r3, #8]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f000 fb1e 	bl	80041c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b96:	609a      	str	r2, [r3, #8]
      break;
 8003b98:	e03c      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6818      	ldr	r0, [r3, #0]
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	6859      	ldr	r1, [r3, #4]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	f000 fa92 	bl	80040d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2150      	movs	r1, #80	; 0x50
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 faeb 	bl	800418e <TIM_ITRx_SetConfig>
      break;
 8003bb8:	e02c      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6818      	ldr	r0, [r3, #0]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	6859      	ldr	r1, [r3, #4]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	f000 fab1 	bl	800412e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2160      	movs	r1, #96	; 0x60
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 fadb 	bl	800418e <TIM_ITRx_SetConfig>
      break;
 8003bd8:	e01c      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6818      	ldr	r0, [r3, #0]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	6859      	ldr	r1, [r3, #4]
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	461a      	mov	r2, r3
 8003be8:	f000 fa72 	bl	80040d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2140      	movs	r1, #64	; 0x40
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f000 facb 	bl	800418e <TIM_ITRx_SetConfig>
      break;
 8003bf8:	e00c      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4619      	mov	r1, r3
 8003c04:	4610      	mov	r0, r2
 8003c06:	f000 fac2 	bl	800418e <TIM_ITRx_SetConfig>
      break;
 8003c0a:	e003      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c10:	e000      	b.n	8003c14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
	...

08003c30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b085      	sub	sp, #20
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a40      	ldr	r2, [pc, #256]	; (8003d44 <TIM_Base_SetConfig+0x114>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d013      	beq.n	8003c70 <TIM_Base_SetConfig+0x40>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c4e:	d00f      	beq.n	8003c70 <TIM_Base_SetConfig+0x40>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a3d      	ldr	r2, [pc, #244]	; (8003d48 <TIM_Base_SetConfig+0x118>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d00b      	beq.n	8003c70 <TIM_Base_SetConfig+0x40>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a3c      	ldr	r2, [pc, #240]	; (8003d4c <TIM_Base_SetConfig+0x11c>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d007      	beq.n	8003c70 <TIM_Base_SetConfig+0x40>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a3b      	ldr	r2, [pc, #236]	; (8003d50 <TIM_Base_SetConfig+0x120>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d003      	beq.n	8003c70 <TIM_Base_SetConfig+0x40>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a3a      	ldr	r2, [pc, #232]	; (8003d54 <TIM_Base_SetConfig+0x124>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d108      	bne.n	8003c82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a2f      	ldr	r2, [pc, #188]	; (8003d44 <TIM_Base_SetConfig+0x114>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d02b      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c90:	d027      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a2c      	ldr	r2, [pc, #176]	; (8003d48 <TIM_Base_SetConfig+0x118>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d023      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a2b      	ldr	r2, [pc, #172]	; (8003d4c <TIM_Base_SetConfig+0x11c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d01f      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a2a      	ldr	r2, [pc, #168]	; (8003d50 <TIM_Base_SetConfig+0x120>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d01b      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a29      	ldr	r2, [pc, #164]	; (8003d54 <TIM_Base_SetConfig+0x124>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d017      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a28      	ldr	r2, [pc, #160]	; (8003d58 <TIM_Base_SetConfig+0x128>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d013      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a27      	ldr	r2, [pc, #156]	; (8003d5c <TIM_Base_SetConfig+0x12c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00f      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a26      	ldr	r2, [pc, #152]	; (8003d60 <TIM_Base_SetConfig+0x130>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d00b      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a25      	ldr	r2, [pc, #148]	; (8003d64 <TIM_Base_SetConfig+0x134>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d007      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a24      	ldr	r2, [pc, #144]	; (8003d68 <TIM_Base_SetConfig+0x138>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d003      	beq.n	8003ce2 <TIM_Base_SetConfig+0xb2>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a23      	ldr	r2, [pc, #140]	; (8003d6c <TIM_Base_SetConfig+0x13c>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d108      	bne.n	8003cf4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ce8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a0a      	ldr	r2, [pc, #40]	; (8003d44 <TIM_Base_SetConfig+0x114>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_Base_SetConfig+0xf8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a0c      	ldr	r2, [pc, #48]	; (8003d54 <TIM_Base_SetConfig+0x124>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d103      	bne.n	8003d30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	691a      	ldr	r2, [r3, #16]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	615a      	str	r2, [r3, #20]
}
 8003d36:	bf00      	nop
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	40010000 	.word	0x40010000
 8003d48:	40000400 	.word	0x40000400
 8003d4c:	40000800 	.word	0x40000800
 8003d50:	40000c00 	.word	0x40000c00
 8003d54:	40010400 	.word	0x40010400
 8003d58:	40014000 	.word	0x40014000
 8003d5c:	40014400 	.word	0x40014400
 8003d60:	40014800 	.word	0x40014800
 8003d64:	40001800 	.word	0x40001800
 8003d68:	40001c00 	.word	0x40001c00
 8003d6c:	40002000 	.word	0x40002000

08003d70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	f023 0201 	bic.w	r2, r3, #1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0303 	bic.w	r3, r3, #3
 8003da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f023 0302 	bic.w	r3, r3, #2
 8003db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a20      	ldr	r2, [pc, #128]	; (8003e48 <TIM_OC1_SetConfig+0xd8>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d003      	beq.n	8003dd4 <TIM_OC1_SetConfig+0x64>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a1f      	ldr	r2, [pc, #124]	; (8003e4c <TIM_OC1_SetConfig+0xdc>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d10c      	bne.n	8003dee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	f023 0308 	bic.w	r3, r3, #8
 8003dda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f023 0304 	bic.w	r3, r3, #4
 8003dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a15      	ldr	r2, [pc, #84]	; (8003e48 <TIM_OC1_SetConfig+0xd8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d003      	beq.n	8003dfe <TIM_OC1_SetConfig+0x8e>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <TIM_OC1_SetConfig+0xdc>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d111      	bne.n	8003e22 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	621a      	str	r2, [r3, #32]
}
 8003e3c:	bf00      	nop
 8003e3e:	371c      	adds	r7, #28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	40010000 	.word	0x40010000
 8003e4c:	40010400 	.word	0x40010400

08003e50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	f023 0210 	bic.w	r2, r3, #16
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	021b      	lsls	r3, r3, #8
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f023 0320 	bic.w	r3, r3, #32
 8003e9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a22      	ldr	r2, [pc, #136]	; (8003f34 <TIM_OC2_SetConfig+0xe4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d003      	beq.n	8003eb8 <TIM_OC2_SetConfig+0x68>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a21      	ldr	r2, [pc, #132]	; (8003f38 <TIM_OC2_SetConfig+0xe8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d10d      	bne.n	8003ed4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ebe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ed2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <TIM_OC2_SetConfig+0xe4>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d003      	beq.n	8003ee4 <TIM_OC2_SetConfig+0x94>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a16      	ldr	r2, [pc, #88]	; (8003f38 <TIM_OC2_SetConfig+0xe8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d113      	bne.n	8003f0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003eea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ef2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	621a      	str	r2, [r3, #32]
}
 8003f26:	bf00      	nop
 8003f28:	371c      	adds	r7, #28
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	40010000 	.word	0x40010000
 8003f38:	40010400 	.word	0x40010400

08003f3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0303 	bic.w	r3, r3, #3
 8003f72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a21      	ldr	r2, [pc, #132]	; (800401c <TIM_OC3_SetConfig+0xe0>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d003      	beq.n	8003fa2 <TIM_OC3_SetConfig+0x66>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a20      	ldr	r2, [pc, #128]	; (8004020 <TIM_OC3_SetConfig+0xe4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d10d      	bne.n	8003fbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	021b      	lsls	r3, r3, #8
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a16      	ldr	r2, [pc, #88]	; (800401c <TIM_OC3_SetConfig+0xe0>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d003      	beq.n	8003fce <TIM_OC3_SetConfig+0x92>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a15      	ldr	r2, [pc, #84]	; (8004020 <TIM_OC3_SetConfig+0xe4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d113      	bne.n	8003ff6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	621a      	str	r2, [r3, #32]
}
 8004010:	bf00      	nop
 8004012:	371c      	adds	r7, #28
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	40010000 	.word	0x40010000
 8004020:	40010400 	.word	0x40010400

08004024 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004024:	b480      	push	{r7}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	69db      	ldr	r3, [r3, #28]
 800404a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800405a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	021b      	lsls	r3, r3, #8
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	4313      	orrs	r3, r2
 8004066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800406e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	031b      	lsls	r3, r3, #12
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a12      	ldr	r2, [pc, #72]	; (80040c8 <TIM_OC4_SetConfig+0xa4>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d003      	beq.n	800408c <TIM_OC4_SetConfig+0x68>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a11      	ldr	r2, [pc, #68]	; (80040cc <TIM_OC4_SetConfig+0xa8>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d109      	bne.n	80040a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004092:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	019b      	lsls	r3, r3, #6
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	4313      	orrs	r3, r2
 800409e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	621a      	str	r2, [r3, #32]
}
 80040ba:	bf00      	nop
 80040bc:	371c      	adds	r7, #28
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40010000 	.word	0x40010000
 80040cc:	40010400 	.word	0x40010400

080040d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	f023 0201 	bic.w	r2, r3, #1
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4313      	orrs	r3, r2
 8004104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f023 030a 	bic.w	r3, r3, #10
 800410c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4313      	orrs	r3, r2
 8004114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	621a      	str	r2, [r3, #32]
}
 8004122:	bf00      	nop
 8004124:	371c      	adds	r7, #28
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800412e:	b480      	push	{r7}
 8004130:	b087      	sub	sp, #28
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	f023 0210 	bic.w	r2, r3, #16
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004158:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	031b      	lsls	r3, r3, #12
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	4313      	orrs	r3, r2
 8004162:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800416a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	4313      	orrs	r3, r2
 8004174:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	621a      	str	r2, [r3, #32]
}
 8004182:	bf00      	nop
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr

0800418e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800418e:	b480      	push	{r7}
 8004190:	b085      	sub	sp, #20
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
 8004196:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f043 0307 	orr.w	r3, r3, #7
 80041b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	609a      	str	r2, [r3, #8]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b087      	sub	sp, #28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	021a      	lsls	r2, r3, #8
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	431a      	orrs	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	609a      	str	r2, [r3, #8]
}
 80041f8:	bf00      	nop
 80041fa:	371c      	adds	r7, #28
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004204:	b480      	push	{r7}
 8004206:	b087      	sub	sp, #28
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f003 031f 	and.w	r3, r3, #31
 8004216:	2201      	movs	r2, #1
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a1a      	ldr	r2, [r3, #32]
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	43db      	mvns	r3, r3
 8004226:	401a      	ands	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a1a      	ldr	r2, [r3, #32]
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	f003 031f 	and.w	r3, r3, #31
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	fa01 f303 	lsl.w	r3, r1, r3
 800423c:	431a      	orrs	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	621a      	str	r2, [r3, #32]
}
 8004242:	bf00      	nop
 8004244:	371c      	adds	r7, #28
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
	...

08004250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004260:	2b01      	cmp	r3, #1
 8004262:	d101      	bne.n	8004268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004264:	2302      	movs	r3, #2
 8004266:	e05a      	b.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800428e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	4313      	orrs	r3, r2
 8004298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a21      	ldr	r2, [pc, #132]	; (800432c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d022      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b4:	d01d      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1d      	ldr	r2, [pc, #116]	; (8004330 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d018      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a1b      	ldr	r2, [pc, #108]	; (8004334 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d013      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a1a      	ldr	r2, [pc, #104]	; (8004338 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00e      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a18      	ldr	r2, [pc, #96]	; (800433c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d009      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a17      	ldr	r2, [pc, #92]	; (8004340 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d004      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a15      	ldr	r2, [pc, #84]	; (8004344 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d10c      	bne.n	800430c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	4313      	orrs	r3, r2
 8004302:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40010000 	.word	0x40010000
 8004330:	40000400 	.word	0x40000400
 8004334:	40000800 	.word	0x40000800
 8004338:	40000c00 	.word	0x40000c00
 800433c:	40010400 	.word	0x40010400
 8004340:	40014000 	.word	0x40014000
 8004344:	40001800 	.word	0x40001800

08004348 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e03f      	b.n	80043da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fd f95a 	bl	8001628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2224      	movs	r2, #36	; 0x24
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68da      	ldr	r2, [r3, #12]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800438a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 fddf 	bl	8004f50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	691a      	ldr	r2, [r3, #16]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695a      	ldr	r2, [r3, #20]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68da      	ldr	r2, [r3, #12]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2220      	movs	r2, #32
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2220      	movs	r2, #32
 80043d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b08a      	sub	sp, #40	; 0x28
 80043e6:	af02      	add	r7, sp, #8
 80043e8:	60f8      	str	r0, [r7, #12]
 80043ea:	60b9      	str	r1, [r7, #8]
 80043ec:	603b      	str	r3, [r7, #0]
 80043ee:	4613      	mov	r3, r2
 80043f0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b20      	cmp	r3, #32
 8004400:	d17c      	bne.n	80044fc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d002      	beq.n	800440e <HAL_UART_Transmit+0x2c>
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e075      	b.n	80044fe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004418:	2b01      	cmp	r3, #1
 800441a:	d101      	bne.n	8004420 <HAL_UART_Transmit+0x3e>
 800441c:	2302      	movs	r3, #2
 800441e:	e06e      	b.n	80044fe <HAL_UART_Transmit+0x11c>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2221      	movs	r2, #33	; 0x21
 8004432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004436:	f7fe f8dd 	bl	80025f4 <HAL_GetTick>
 800443a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	88fa      	ldrh	r2, [r7, #6]
 8004440:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	88fa      	ldrh	r2, [r7, #6]
 8004446:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004450:	d108      	bne.n	8004464 <HAL_UART_Transmit+0x82>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	61bb      	str	r3, [r7, #24]
 8004462:	e003      	b.n	800446c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004468:	2300      	movs	r3, #0
 800446a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004474:	e02a      	b.n	80044cc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	9300      	str	r3, [sp, #0]
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	2200      	movs	r2, #0
 800447e:	2180      	movs	r1, #128	; 0x80
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 fb1f 	bl	8004ac4 <UART_WaitOnFlagUntilTimeout>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e036      	b.n	80044fe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d10b      	bne.n	80044ae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	881b      	ldrh	r3, [r3, #0]
 800449a:	461a      	mov	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	3302      	adds	r3, #2
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	e007      	b.n	80044be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	781a      	ldrb	r2, [r3, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	3301      	adds	r3, #1
 80044bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3b01      	subs	r3, #1
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1cf      	bne.n	8004476 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2200      	movs	r2, #0
 80044de:	2140      	movs	r1, #64	; 0x40
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 faef 	bl	8004ac4 <UART_WaitOnFlagUntilTimeout>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e006      	b.n	80044fe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2220      	movs	r2, #32
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80044f8:	2300      	movs	r3, #0
 80044fa:	e000      	b.n	80044fe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80044fc:	2302      	movs	r3, #2
  }
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3720      	adds	r7, #32
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	4613      	mov	r3, r2
 8004512:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800451a:	b2db      	uxtb	r3, r3
 800451c:	2b20      	cmp	r3, #32
 800451e:	d11d      	bne.n	800455c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d002      	beq.n	800452c <HAL_UART_Receive_IT+0x26>
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d101      	bne.n	8004530 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e016      	b.n	800455e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_UART_Receive_IT+0x38>
 800453a:	2302      	movs	r3, #2
 800453c:	e00f      	b.n	800455e <HAL_UART_Receive_IT+0x58>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800454c:	88fb      	ldrh	r3, [r7, #6]
 800454e:	461a      	mov	r2, r3
 8004550:	68b9      	ldr	r1, [r7, #8]
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fb24 	bl	8004ba0 <UART_Start_Receive_IT>
 8004558:	4603      	mov	r3, r0
 800455a:	e000      	b.n	800455e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800455c:	2302      	movs	r3, #2
  }
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
	...

08004568 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b0ba      	sub	sp, #232	; 0xe8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800458e:	2300      	movs	r3, #0
 8004590:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004594:	2300      	movs	r3, #0
 8004596:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800459a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80045a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10f      	bne.n	80045ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045b2:	f003 0320 	and.w	r3, r3, #32
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d009      	beq.n	80045ce <HAL_UART_IRQHandler+0x66>
 80045ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045be:	f003 0320 	and.w	r3, r3, #32
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fc07 	bl	8004dda <UART_Receive_IT>
      return;
 80045cc:	e256      	b.n	8004a7c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80045ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f000 80de 	beq.w	8004794 <HAL_UART_IRQHandler+0x22c>
 80045d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d106      	bne.n	80045f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f000 80d1 	beq.w	8004794 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00b      	beq.n	8004616 <HAL_UART_IRQHandler+0xae>
 80045fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004606:	2b00      	cmp	r3, #0
 8004608:	d005      	beq.n	8004616 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	f043 0201 	orr.w	r2, r3, #1
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800461a:	f003 0304 	and.w	r3, r3, #4
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00b      	beq.n	800463a <HAL_UART_IRQHandler+0xd2>
 8004622:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	f043 0202 	orr.w	r2, r3, #2
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800463a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00b      	beq.n	800465e <HAL_UART_IRQHandler+0xf6>
 8004646:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	f043 0204 	orr.w	r2, r3, #4
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800465e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d011      	beq.n	800468e <HAL_UART_IRQHandler+0x126>
 800466a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d105      	bne.n	8004682 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004676:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d005      	beq.n	800468e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	f043 0208 	orr.w	r2, r3, #8
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 81ed 	beq.w	8004a72 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800469c:	f003 0320 	and.w	r3, r3, #32
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_UART_IRQHandler+0x14e>
 80046a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a8:	f003 0320 	and.w	r3, r3, #32
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 fb92 	bl	8004dda <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c0:	2b40      	cmp	r3, #64	; 0x40
 80046c2:	bf0c      	ite	eq
 80046c4:	2301      	moveq	r3, #1
 80046c6:	2300      	movne	r3, #0
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	f003 0308 	and.w	r3, r3, #8
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d103      	bne.n	80046e2 <HAL_UART_IRQHandler+0x17a>
 80046da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d04f      	beq.n	8004782 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 fa9a 	bl	8004c1c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f2:	2b40      	cmp	r3, #64	; 0x40
 80046f4:	d141      	bne.n	800477a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	3314      	adds	r3, #20
 80046fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004700:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004704:	e853 3f00 	ldrex	r3, [r3]
 8004708:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800470c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004710:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004714:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3314      	adds	r3, #20
 800471e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004722:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004726:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800472e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004732:	e841 2300 	strex	r3, r2, [r1]
 8004736:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800473a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1d9      	bne.n	80046f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004746:	2b00      	cmp	r3, #0
 8004748:	d013      	beq.n	8004772 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474e:	4a7d      	ldr	r2, [pc, #500]	; (8004944 <HAL_UART_IRQHandler+0x3dc>)
 8004750:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004756:	4618      	mov	r0, r3
 8004758:	f7fe f8d9 	bl	800290e <HAL_DMA_Abort_IT>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d016      	beq.n	8004790 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800476c:	4610      	mov	r0, r2
 800476e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004770:	e00e      	b.n	8004790 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f990 	bl	8004a98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004778:	e00a      	b.n	8004790 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f98c 	bl	8004a98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004780:	e006      	b.n	8004790 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f988 	bl	8004a98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800478e:	e170      	b.n	8004a72 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004790:	bf00      	nop
    return;
 8004792:	e16e      	b.n	8004a72 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004798:	2b01      	cmp	r3, #1
 800479a:	f040 814a 	bne.w	8004a32 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800479e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047a2:	f003 0310 	and.w	r3, r3, #16
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f000 8143 	beq.w	8004a32 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80047ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047b0:	f003 0310 	and.w	r3, r3, #16
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 813c 	beq.w	8004a32 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047ba:	2300      	movs	r3, #0
 80047bc:	60bb      	str	r3, [r7, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	60bb      	str	r3, [r7, #8]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	60bb      	str	r3, [r7, #8]
 80047ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047da:	2b40      	cmp	r3, #64	; 0x40
 80047dc:	f040 80b4 	bne.w	8004948 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 8140 	beq.w	8004a76 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047fe:	429a      	cmp	r2, r3
 8004800:	f080 8139 	bcs.w	8004a76 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800480a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004816:	f000 8088 	beq.w	800492a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	330c      	adds	r3, #12
 8004820:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004824:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004828:	e853 3f00 	ldrex	r3, [r3]
 800482c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004830:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004834:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004838:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	330c      	adds	r3, #12
 8004842:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004846:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800484a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004852:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004856:	e841 2300 	strex	r3, r2, [r1]
 800485a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800485e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1d9      	bne.n	800481a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	3314      	adds	r3, #20
 800486c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004870:	e853 3f00 	ldrex	r3, [r3]
 8004874:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004876:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004878:	f023 0301 	bic.w	r3, r3, #1
 800487c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3314      	adds	r3, #20
 8004886:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800488a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800488e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004890:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004892:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004896:	e841 2300 	strex	r3, r2, [r1]
 800489a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800489c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1e1      	bne.n	8004866 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3314      	adds	r3, #20
 80048a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80048b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3314      	adds	r3, #20
 80048c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80048c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80048cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048ce:	e841 2300 	strex	r3, r2, [r1]
 80048d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1e3      	bne.n	80048a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2220      	movs	r2, #32
 80048de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	330c      	adds	r3, #12
 80048ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048f2:	e853 3f00 	ldrex	r3, [r3]
 80048f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048fa:	f023 0310 	bic.w	r3, r3, #16
 80048fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	330c      	adds	r3, #12
 8004908:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800490c:	65ba      	str	r2, [r7, #88]	; 0x58
 800490e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004910:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004912:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004914:	e841 2300 	strex	r3, r2, [r1]
 8004918:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800491a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1e3      	bne.n	80048e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004924:	4618      	mov	r0, r3
 8004926:	f7fd ff82 	bl	800282e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004932:	b29b      	uxth	r3, r3
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	b29b      	uxth	r3, r3
 8004938:	4619      	mov	r1, r3
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f8b6 	bl	8004aac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004940:	e099      	b.n	8004a76 <HAL_UART_IRQHandler+0x50e>
 8004942:	bf00      	nop
 8004944:	08004ce3 	.word	0x08004ce3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004950:	b29b      	uxth	r3, r3
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800495c:	b29b      	uxth	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 808b 	beq.w	8004a7a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004964:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 8086 	beq.w	8004a7a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	330c      	adds	r3, #12
 8004974:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004978:	e853 3f00 	ldrex	r3, [r3]
 800497c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800497e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004980:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004984:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	330c      	adds	r3, #12
 800498e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004992:	647a      	str	r2, [r7, #68]	; 0x44
 8004994:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004996:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004998:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800499a:	e841 2300 	strex	r3, r2, [r1]
 800499e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80049a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d1e3      	bne.n	800496e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	3314      	adds	r3, #20
 80049ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b0:	e853 3f00 	ldrex	r3, [r3]
 80049b4:	623b      	str	r3, [r7, #32]
   return(result);
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	3314      	adds	r3, #20
 80049c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049ca:	633a      	str	r2, [r7, #48]	; 0x30
 80049cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049d2:	e841 2300 	strex	r3, r2, [r1]
 80049d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1e3      	bne.n	80049a6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2220      	movs	r2, #32
 80049e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	330c      	adds	r3, #12
 80049f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	e853 3f00 	ldrex	r3, [r3]
 80049fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 0310 	bic.w	r3, r3, #16
 8004a02:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	330c      	adds	r3, #12
 8004a0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004a10:	61fa      	str	r2, [r7, #28]
 8004a12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a14:	69b9      	ldr	r1, [r7, #24]
 8004a16:	69fa      	ldr	r2, [r7, #28]
 8004a18:	e841 2300 	strex	r3, r2, [r1]
 8004a1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1e3      	bne.n	80049ec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a28:	4619      	mov	r1, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f83e 	bl	8004aac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a30:	e023      	b.n	8004a7a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d009      	beq.n	8004a52 <HAL_UART_IRQHandler+0x4ea>
 8004a3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f95d 	bl	8004d0a <UART_Transmit_IT>
    return;
 8004a50:	e014      	b.n	8004a7c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00e      	beq.n	8004a7c <HAL_UART_IRQHandler+0x514>
 8004a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d008      	beq.n	8004a7c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f99d 	bl	8004daa <UART_EndTransmit_IT>
    return;
 8004a70:	e004      	b.n	8004a7c <HAL_UART_IRQHandler+0x514>
    return;
 8004a72:	bf00      	nop
 8004a74:	e002      	b.n	8004a7c <HAL_UART_IRQHandler+0x514>
      return;
 8004a76:	bf00      	nop
 8004a78:	e000      	b.n	8004a7c <HAL_UART_IRQHandler+0x514>
      return;
 8004a7a:	bf00      	nop
  }
}
 8004a7c:	37e8      	adds	r7, #232	; 0xe8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop

08004a84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b090      	sub	sp, #64	; 0x40
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ad4:	e050      	b.n	8004b78 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ad6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004adc:	d04c      	beq.n	8004b78 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ae4:	f7fd fd86 	bl	80025f4 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d241      	bcs.n	8004b78 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	330c      	adds	r3, #12
 8004afa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afe:	e853 3f00 	ldrex	r3, [r3]
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	330c      	adds	r3, #12
 8004b12:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b14:	637a      	str	r2, [r7, #52]	; 0x34
 8004b16:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b1c:	e841 2300 	strex	r3, r2, [r1]
 8004b20:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1e5      	bne.n	8004af4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	3314      	adds	r3, #20
 8004b2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	e853 3f00 	ldrex	r3, [r3]
 8004b36:	613b      	str	r3, [r7, #16]
   return(result);
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3314      	adds	r3, #20
 8004b46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b48:	623a      	str	r2, [r7, #32]
 8004b4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4c:	69f9      	ldr	r1, [r7, #28]
 8004b4e:	6a3a      	ldr	r2, [r7, #32]
 8004b50:	e841 2300 	strex	r3, r2, [r1]
 8004b54:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1e5      	bne.n	8004b28 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e00f      	b.n	8004b98 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	4013      	ands	r3, r2
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	bf0c      	ite	eq
 8004b88:	2301      	moveq	r3, #1
 8004b8a:	2300      	movne	r3, #0
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	461a      	mov	r2, r3
 8004b90:	79fb      	ldrb	r3, [r7, #7]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d09f      	beq.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3740      	adds	r7, #64	; 0x40
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	4613      	mov	r3, r2
 8004bac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	88fa      	ldrh	r2, [r7, #6]
 8004bb8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	88fa      	ldrh	r2, [r7, #6]
 8004bbe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2222      	movs	r2, #34	; 0x22
 8004bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d007      	beq.n	8004bee <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68da      	ldr	r2, [r3, #12]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bec:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	695a      	ldr	r2, [r3, #20]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 0201 	orr.w	r2, r2, #1
 8004bfc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f042 0220 	orr.w	r2, r2, #32
 8004c0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b095      	sub	sp, #84	; 0x54
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	330c      	adds	r3, #12
 8004c2a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c2e:	e853 3f00 	ldrex	r3, [r3]
 8004c32:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	330c      	adds	r3, #12
 8004c42:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c44:	643a      	str	r2, [r7, #64]	; 0x40
 8004c46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e5      	bne.n	8004c24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3314      	adds	r3, #20
 8004c5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c60:	6a3b      	ldr	r3, [r7, #32]
 8004c62:	e853 3f00 	ldrex	r3, [r3]
 8004c66:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	f023 0301 	bic.w	r3, r3, #1
 8004c6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3314      	adds	r3, #20
 8004c76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c80:	e841 2300 	strex	r3, r2, [r1]
 8004c84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1e5      	bne.n	8004c58 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d119      	bne.n	8004cc8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	330c      	adds	r3, #12
 8004c9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	e853 3f00 	ldrex	r3, [r3]
 8004ca2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f023 0310 	bic.w	r3, r3, #16
 8004caa:	647b      	str	r3, [r7, #68]	; 0x44
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	330c      	adds	r3, #12
 8004cb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cb4:	61ba      	str	r2, [r7, #24]
 8004cb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb8:	6979      	ldr	r1, [r7, #20]
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	e841 2300 	strex	r3, r2, [r1]
 8004cc0:	613b      	str	r3, [r7, #16]
   return(result);
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1e5      	bne.n	8004c94 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2220      	movs	r2, #32
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004cd6:	bf00      	nop
 8004cd8:	3754      	adds	r7, #84	; 0x54
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f7ff fecb 	bl	8004a98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d02:	bf00      	nop
 8004d04:	3710      	adds	r7, #16
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	b085      	sub	sp, #20
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b21      	cmp	r3, #33	; 0x21
 8004d1c:	d13e      	bne.n	8004d9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d26:	d114      	bne.n	8004d52 <UART_Transmit_IT+0x48>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d110      	bne.n	8004d52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	1c9a      	adds	r2, r3, #2
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	621a      	str	r2, [r3, #32]
 8004d50:	e008      	b.n	8004d64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a1b      	ldr	r3, [r3, #32]
 8004d56:	1c59      	adds	r1, r3, #1
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6211      	str	r1, [r2, #32]
 8004d5c:	781a      	ldrb	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	4619      	mov	r1, r3
 8004d72:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d10f      	bne.n	8004d98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68da      	ldr	r2, [r3, #12]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e000      	b.n	8004d9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d9c:	2302      	movs	r3, #2
  }
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr

08004daa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7ff fe5a 	bl	8004a84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b08c      	sub	sp, #48	; 0x30
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b22      	cmp	r3, #34	; 0x22
 8004dec:	f040 80ab 	bne.w	8004f46 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004df8:	d117      	bne.n	8004e2a <UART_Receive_IT+0x50>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d113      	bne.n	8004e2a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e22:	1c9a      	adds	r2, r3, #2
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	629a      	str	r2, [r3, #40]	; 0x28
 8004e28:	e026      	b.n	8004e78 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e30:	2300      	movs	r3, #0
 8004e32:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3c:	d007      	beq.n	8004e4e <UART_Receive_IT+0x74>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10a      	bne.n	8004e5c <UART_Receive_IT+0x82>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	e008      	b.n	8004e6e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e68:	b2da      	uxtb	r2, r3
 8004e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e6c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	4619      	mov	r1, r3
 8004e86:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d15a      	bne.n	8004f42 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68da      	ldr	r2, [r3, #12]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0220 	bic.w	r2, r2, #32
 8004e9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eaa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	695a      	ldr	r2, [r3, #20]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0201 	bic.w	r2, r2, #1
 8004eba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d135      	bne.n	8004f38 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	330c      	adds	r3, #12
 8004ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	e853 3f00 	ldrex	r3, [r3]
 8004ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	f023 0310 	bic.w	r3, r3, #16
 8004ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	330c      	adds	r3, #12
 8004ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef2:	623a      	str	r2, [r7, #32]
 8004ef4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	69f9      	ldr	r1, [r7, #28]
 8004ef8:	6a3a      	ldr	r2, [r7, #32]
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e5      	bne.n	8004ed2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0310 	and.w	r3, r3, #16
 8004f10:	2b10      	cmp	r3, #16
 8004f12:	d10a      	bne.n	8004f2a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f14:	2300      	movs	r3, #0
 8004f16:	60fb      	str	r3, [r7, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60fb      	str	r3, [r7, #12]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f2e:	4619      	mov	r1, r3
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f7ff fdbb 	bl	8004aac <HAL_UARTEx_RxEventCallback>
 8004f36:	e002      	b.n	8004f3e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7fc fbef 	bl	800171c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	e002      	b.n	8004f48 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e000      	b.n	8004f48 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
  }
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3730      	adds	r7, #48	; 0x30
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f54:	b0c0      	sub	sp, #256	; 0x100
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f6c:	68d9      	ldr	r1, [r3, #12]
 8004f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	ea40 0301 	orr.w	r3, r0, r1
 8004f78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f94:	69db      	ldr	r3, [r3, #28]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004fa8:	f021 010c 	bic.w	r1, r1, #12
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004fb6:	430b      	orrs	r3, r1
 8004fb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fca:	6999      	ldr	r1, [r3, #24]
 8004fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	ea40 0301 	orr.w	r3, r0, r1
 8004fd6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	4b8f      	ldr	r3, [pc, #572]	; (800521c <UART_SetConfig+0x2cc>)
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d005      	beq.n	8004ff0 <UART_SetConfig+0xa0>
 8004fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	4b8d      	ldr	r3, [pc, #564]	; (8005220 <UART_SetConfig+0x2d0>)
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d104      	bne.n	8004ffa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ff0:	f7fe faf4 	bl	80035dc <HAL_RCC_GetPCLK2Freq>
 8004ff4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004ff8:	e003      	b.n	8005002 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ffa:	f7fe fadb 	bl	80035b4 <HAL_RCC_GetPCLK1Freq>
 8004ffe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005006:	69db      	ldr	r3, [r3, #28]
 8005008:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800500c:	f040 810c 	bne.w	8005228 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005014:	2200      	movs	r2, #0
 8005016:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800501a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800501e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005022:	4622      	mov	r2, r4
 8005024:	462b      	mov	r3, r5
 8005026:	1891      	adds	r1, r2, r2
 8005028:	65b9      	str	r1, [r7, #88]	; 0x58
 800502a:	415b      	adcs	r3, r3
 800502c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800502e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005032:	4621      	mov	r1, r4
 8005034:	eb12 0801 	adds.w	r8, r2, r1
 8005038:	4629      	mov	r1, r5
 800503a:	eb43 0901 	adc.w	r9, r3, r1
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800504a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800504e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005052:	4690      	mov	r8, r2
 8005054:	4699      	mov	r9, r3
 8005056:	4623      	mov	r3, r4
 8005058:	eb18 0303 	adds.w	r3, r8, r3
 800505c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005060:	462b      	mov	r3, r5
 8005062:	eb49 0303 	adc.w	r3, r9, r3
 8005066:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800506a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005076:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800507a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800507e:	460b      	mov	r3, r1
 8005080:	18db      	adds	r3, r3, r3
 8005082:	653b      	str	r3, [r7, #80]	; 0x50
 8005084:	4613      	mov	r3, r2
 8005086:	eb42 0303 	adc.w	r3, r2, r3
 800508a:	657b      	str	r3, [r7, #84]	; 0x54
 800508c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005090:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005094:	f7fb fdf8 	bl	8000c88 <__aeabi_uldivmod>
 8005098:	4602      	mov	r2, r0
 800509a:	460b      	mov	r3, r1
 800509c:	4b61      	ldr	r3, [pc, #388]	; (8005224 <UART_SetConfig+0x2d4>)
 800509e:	fba3 2302 	umull	r2, r3, r3, r2
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	011c      	lsls	r4, r3, #4
 80050a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050aa:	2200      	movs	r2, #0
 80050ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80050b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80050b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80050b8:	4642      	mov	r2, r8
 80050ba:	464b      	mov	r3, r9
 80050bc:	1891      	adds	r1, r2, r2
 80050be:	64b9      	str	r1, [r7, #72]	; 0x48
 80050c0:	415b      	adcs	r3, r3
 80050c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80050c8:	4641      	mov	r1, r8
 80050ca:	eb12 0a01 	adds.w	sl, r2, r1
 80050ce:	4649      	mov	r1, r9
 80050d0:	eb43 0b01 	adc.w	fp, r3, r1
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	f04f 0300 	mov.w	r3, #0
 80050dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050e8:	4692      	mov	sl, r2
 80050ea:	469b      	mov	fp, r3
 80050ec:	4643      	mov	r3, r8
 80050ee:	eb1a 0303 	adds.w	r3, sl, r3
 80050f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050f6:	464b      	mov	r3, r9
 80050f8:	eb4b 0303 	adc.w	r3, fp, r3
 80050fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800510c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005110:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005114:	460b      	mov	r3, r1
 8005116:	18db      	adds	r3, r3, r3
 8005118:	643b      	str	r3, [r7, #64]	; 0x40
 800511a:	4613      	mov	r3, r2
 800511c:	eb42 0303 	adc.w	r3, r2, r3
 8005120:	647b      	str	r3, [r7, #68]	; 0x44
 8005122:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005126:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800512a:	f7fb fdad 	bl	8000c88 <__aeabi_uldivmod>
 800512e:	4602      	mov	r2, r0
 8005130:	460b      	mov	r3, r1
 8005132:	4611      	mov	r1, r2
 8005134:	4b3b      	ldr	r3, [pc, #236]	; (8005224 <UART_SetConfig+0x2d4>)
 8005136:	fba3 2301 	umull	r2, r3, r3, r1
 800513a:	095b      	lsrs	r3, r3, #5
 800513c:	2264      	movs	r2, #100	; 0x64
 800513e:	fb02 f303 	mul.w	r3, r2, r3
 8005142:	1acb      	subs	r3, r1, r3
 8005144:	00db      	lsls	r3, r3, #3
 8005146:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800514a:	4b36      	ldr	r3, [pc, #216]	; (8005224 <UART_SetConfig+0x2d4>)
 800514c:	fba3 2302 	umull	r2, r3, r3, r2
 8005150:	095b      	lsrs	r3, r3, #5
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005158:	441c      	add	r4, r3
 800515a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800515e:	2200      	movs	r2, #0
 8005160:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005164:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005168:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800516c:	4642      	mov	r2, r8
 800516e:	464b      	mov	r3, r9
 8005170:	1891      	adds	r1, r2, r2
 8005172:	63b9      	str	r1, [r7, #56]	; 0x38
 8005174:	415b      	adcs	r3, r3
 8005176:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005178:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800517c:	4641      	mov	r1, r8
 800517e:	1851      	adds	r1, r2, r1
 8005180:	6339      	str	r1, [r7, #48]	; 0x30
 8005182:	4649      	mov	r1, r9
 8005184:	414b      	adcs	r3, r1
 8005186:	637b      	str	r3, [r7, #52]	; 0x34
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	f04f 0300 	mov.w	r3, #0
 8005190:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005194:	4659      	mov	r1, fp
 8005196:	00cb      	lsls	r3, r1, #3
 8005198:	4651      	mov	r1, sl
 800519a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800519e:	4651      	mov	r1, sl
 80051a0:	00ca      	lsls	r2, r1, #3
 80051a2:	4610      	mov	r0, r2
 80051a4:	4619      	mov	r1, r3
 80051a6:	4603      	mov	r3, r0
 80051a8:	4642      	mov	r2, r8
 80051aa:	189b      	adds	r3, r3, r2
 80051ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051b0:	464b      	mov	r3, r9
 80051b2:	460a      	mov	r2, r1
 80051b4:	eb42 0303 	adc.w	r3, r2, r3
 80051b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80051bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80051c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80051cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80051d0:	460b      	mov	r3, r1
 80051d2:	18db      	adds	r3, r3, r3
 80051d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80051d6:	4613      	mov	r3, r2
 80051d8:	eb42 0303 	adc.w	r3, r2, r3
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80051e6:	f7fb fd4f 	bl	8000c88 <__aeabi_uldivmod>
 80051ea:	4602      	mov	r2, r0
 80051ec:	460b      	mov	r3, r1
 80051ee:	4b0d      	ldr	r3, [pc, #52]	; (8005224 <UART_SetConfig+0x2d4>)
 80051f0:	fba3 1302 	umull	r1, r3, r3, r2
 80051f4:	095b      	lsrs	r3, r3, #5
 80051f6:	2164      	movs	r1, #100	; 0x64
 80051f8:	fb01 f303 	mul.w	r3, r1, r3
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	00db      	lsls	r3, r3, #3
 8005200:	3332      	adds	r3, #50	; 0x32
 8005202:	4a08      	ldr	r2, [pc, #32]	; (8005224 <UART_SetConfig+0x2d4>)
 8005204:	fba2 2303 	umull	r2, r3, r2, r3
 8005208:	095b      	lsrs	r3, r3, #5
 800520a:	f003 0207 	and.w	r2, r3, #7
 800520e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4422      	add	r2, r4
 8005216:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005218:	e105      	b.n	8005426 <UART_SetConfig+0x4d6>
 800521a:	bf00      	nop
 800521c:	40011000 	.word	0x40011000
 8005220:	40011400 	.word	0x40011400
 8005224:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800522c:	2200      	movs	r2, #0
 800522e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005232:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005236:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800523a:	4642      	mov	r2, r8
 800523c:	464b      	mov	r3, r9
 800523e:	1891      	adds	r1, r2, r2
 8005240:	6239      	str	r1, [r7, #32]
 8005242:	415b      	adcs	r3, r3
 8005244:	627b      	str	r3, [r7, #36]	; 0x24
 8005246:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800524a:	4641      	mov	r1, r8
 800524c:	1854      	adds	r4, r2, r1
 800524e:	4649      	mov	r1, r9
 8005250:	eb43 0501 	adc.w	r5, r3, r1
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	00eb      	lsls	r3, r5, #3
 800525e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005262:	00e2      	lsls	r2, r4, #3
 8005264:	4614      	mov	r4, r2
 8005266:	461d      	mov	r5, r3
 8005268:	4643      	mov	r3, r8
 800526a:	18e3      	adds	r3, r4, r3
 800526c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005270:	464b      	mov	r3, r9
 8005272:	eb45 0303 	adc.w	r3, r5, r3
 8005276:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800527a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005286:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800528a:	f04f 0200 	mov.w	r2, #0
 800528e:	f04f 0300 	mov.w	r3, #0
 8005292:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005296:	4629      	mov	r1, r5
 8005298:	008b      	lsls	r3, r1, #2
 800529a:	4621      	mov	r1, r4
 800529c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052a0:	4621      	mov	r1, r4
 80052a2:	008a      	lsls	r2, r1, #2
 80052a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80052a8:	f7fb fcee 	bl	8000c88 <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4b60      	ldr	r3, [pc, #384]	; (8005434 <UART_SetConfig+0x4e4>)
 80052b2:	fba3 2302 	umull	r2, r3, r3, r2
 80052b6:	095b      	lsrs	r3, r3, #5
 80052b8:	011c      	lsls	r4, r3, #4
 80052ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052be:	2200      	movs	r2, #0
 80052c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80052c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80052c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80052cc:	4642      	mov	r2, r8
 80052ce:	464b      	mov	r3, r9
 80052d0:	1891      	adds	r1, r2, r2
 80052d2:	61b9      	str	r1, [r7, #24]
 80052d4:	415b      	adcs	r3, r3
 80052d6:	61fb      	str	r3, [r7, #28]
 80052d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052dc:	4641      	mov	r1, r8
 80052de:	1851      	adds	r1, r2, r1
 80052e0:	6139      	str	r1, [r7, #16]
 80052e2:	4649      	mov	r1, r9
 80052e4:	414b      	adcs	r3, r1
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	f04f 0200 	mov.w	r2, #0
 80052ec:	f04f 0300 	mov.w	r3, #0
 80052f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052f4:	4659      	mov	r1, fp
 80052f6:	00cb      	lsls	r3, r1, #3
 80052f8:	4651      	mov	r1, sl
 80052fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052fe:	4651      	mov	r1, sl
 8005300:	00ca      	lsls	r2, r1, #3
 8005302:	4610      	mov	r0, r2
 8005304:	4619      	mov	r1, r3
 8005306:	4603      	mov	r3, r0
 8005308:	4642      	mov	r2, r8
 800530a:	189b      	adds	r3, r3, r2
 800530c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005310:	464b      	mov	r3, r9
 8005312:	460a      	mov	r2, r1
 8005314:	eb42 0303 	adc.w	r3, r2, r3
 8005318:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800531c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	67bb      	str	r3, [r7, #120]	; 0x78
 8005326:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	f04f 0300 	mov.w	r3, #0
 8005330:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005334:	4649      	mov	r1, r9
 8005336:	008b      	lsls	r3, r1, #2
 8005338:	4641      	mov	r1, r8
 800533a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800533e:	4641      	mov	r1, r8
 8005340:	008a      	lsls	r2, r1, #2
 8005342:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005346:	f7fb fc9f 	bl	8000c88 <__aeabi_uldivmod>
 800534a:	4602      	mov	r2, r0
 800534c:	460b      	mov	r3, r1
 800534e:	4b39      	ldr	r3, [pc, #228]	; (8005434 <UART_SetConfig+0x4e4>)
 8005350:	fba3 1302 	umull	r1, r3, r3, r2
 8005354:	095b      	lsrs	r3, r3, #5
 8005356:	2164      	movs	r1, #100	; 0x64
 8005358:	fb01 f303 	mul.w	r3, r1, r3
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	3332      	adds	r3, #50	; 0x32
 8005362:	4a34      	ldr	r2, [pc, #208]	; (8005434 <UART_SetConfig+0x4e4>)
 8005364:	fba2 2303 	umull	r2, r3, r2, r3
 8005368:	095b      	lsrs	r3, r3, #5
 800536a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800536e:	441c      	add	r4, r3
 8005370:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005374:	2200      	movs	r2, #0
 8005376:	673b      	str	r3, [r7, #112]	; 0x70
 8005378:	677a      	str	r2, [r7, #116]	; 0x74
 800537a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800537e:	4642      	mov	r2, r8
 8005380:	464b      	mov	r3, r9
 8005382:	1891      	adds	r1, r2, r2
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	415b      	adcs	r3, r3
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800538e:	4641      	mov	r1, r8
 8005390:	1851      	adds	r1, r2, r1
 8005392:	6039      	str	r1, [r7, #0]
 8005394:	4649      	mov	r1, r9
 8005396:	414b      	adcs	r3, r1
 8005398:	607b      	str	r3, [r7, #4]
 800539a:	f04f 0200 	mov.w	r2, #0
 800539e:	f04f 0300 	mov.w	r3, #0
 80053a2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053a6:	4659      	mov	r1, fp
 80053a8:	00cb      	lsls	r3, r1, #3
 80053aa:	4651      	mov	r1, sl
 80053ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053b0:	4651      	mov	r1, sl
 80053b2:	00ca      	lsls	r2, r1, #3
 80053b4:	4610      	mov	r0, r2
 80053b6:	4619      	mov	r1, r3
 80053b8:	4603      	mov	r3, r0
 80053ba:	4642      	mov	r2, r8
 80053bc:	189b      	adds	r3, r3, r2
 80053be:	66bb      	str	r3, [r7, #104]	; 0x68
 80053c0:	464b      	mov	r3, r9
 80053c2:	460a      	mov	r2, r1
 80053c4:	eb42 0303 	adc.w	r3, r2, r3
 80053c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80053ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	663b      	str	r3, [r7, #96]	; 0x60
 80053d4:	667a      	str	r2, [r7, #100]	; 0x64
 80053d6:	f04f 0200 	mov.w	r2, #0
 80053da:	f04f 0300 	mov.w	r3, #0
 80053de:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80053e2:	4649      	mov	r1, r9
 80053e4:	008b      	lsls	r3, r1, #2
 80053e6:	4641      	mov	r1, r8
 80053e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053ec:	4641      	mov	r1, r8
 80053ee:	008a      	lsls	r2, r1, #2
 80053f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053f4:	f7fb fc48 	bl	8000c88 <__aeabi_uldivmod>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	4b0d      	ldr	r3, [pc, #52]	; (8005434 <UART_SetConfig+0x4e4>)
 80053fe:	fba3 1302 	umull	r1, r3, r3, r2
 8005402:	095b      	lsrs	r3, r3, #5
 8005404:	2164      	movs	r1, #100	; 0x64
 8005406:	fb01 f303 	mul.w	r3, r1, r3
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	011b      	lsls	r3, r3, #4
 800540e:	3332      	adds	r3, #50	; 0x32
 8005410:	4a08      	ldr	r2, [pc, #32]	; (8005434 <UART_SetConfig+0x4e4>)
 8005412:	fba2 2303 	umull	r2, r3, r2, r3
 8005416:	095b      	lsrs	r3, r3, #5
 8005418:	f003 020f 	and.w	r2, r3, #15
 800541c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4422      	add	r2, r4
 8005424:	609a      	str	r2, [r3, #8]
}
 8005426:	bf00      	nop
 8005428:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800542c:	46bd      	mov	sp, r7
 800542e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005432:	bf00      	nop
 8005434:	51eb851f 	.word	0x51eb851f

08005438 <__assert_func>:
 8005438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800543a:	4614      	mov	r4, r2
 800543c:	461a      	mov	r2, r3
 800543e:	4b09      	ldr	r3, [pc, #36]	; (8005464 <__assert_func+0x2c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4605      	mov	r5, r0
 8005444:	68d8      	ldr	r0, [r3, #12]
 8005446:	b14c      	cbz	r4, 800545c <__assert_func+0x24>
 8005448:	4b07      	ldr	r3, [pc, #28]	; (8005468 <__assert_func+0x30>)
 800544a:	9100      	str	r1, [sp, #0]
 800544c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005450:	4906      	ldr	r1, [pc, #24]	; (800546c <__assert_func+0x34>)
 8005452:	462b      	mov	r3, r5
 8005454:	f000 f9be 	bl	80057d4 <fiprintf>
 8005458:	f002 fc10 	bl	8007c7c <abort>
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <__assert_func+0x38>)
 800545e:	461c      	mov	r4, r3
 8005460:	e7f3      	b.n	800544a <__assert_func+0x12>
 8005462:	bf00      	nop
 8005464:	2000000c 	.word	0x2000000c
 8005468:	0800ac2c 	.word	0x0800ac2c
 800546c:	0800ac39 	.word	0x0800ac39
 8005470:	0800ac67 	.word	0x0800ac67

08005474 <__errno>:
 8005474:	4b01      	ldr	r3, [pc, #4]	; (800547c <__errno+0x8>)
 8005476:	6818      	ldr	r0, [r3, #0]
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	2000000c 	.word	0x2000000c

08005480 <__sflush_r>:
 8005480:	898a      	ldrh	r2, [r1, #12]
 8005482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005486:	4605      	mov	r5, r0
 8005488:	0710      	lsls	r0, r2, #28
 800548a:	460c      	mov	r4, r1
 800548c:	d458      	bmi.n	8005540 <__sflush_r+0xc0>
 800548e:	684b      	ldr	r3, [r1, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dc05      	bgt.n	80054a0 <__sflush_r+0x20>
 8005494:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	dc02      	bgt.n	80054a0 <__sflush_r+0x20>
 800549a:	2000      	movs	r0, #0
 800549c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	d0f9      	beq.n	800549a <__sflush_r+0x1a>
 80054a6:	2300      	movs	r3, #0
 80054a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80054ac:	682f      	ldr	r7, [r5, #0]
 80054ae:	602b      	str	r3, [r5, #0]
 80054b0:	d032      	beq.n	8005518 <__sflush_r+0x98>
 80054b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054b4:	89a3      	ldrh	r3, [r4, #12]
 80054b6:	075a      	lsls	r2, r3, #29
 80054b8:	d505      	bpl.n	80054c6 <__sflush_r+0x46>
 80054ba:	6863      	ldr	r3, [r4, #4]
 80054bc:	1ac0      	subs	r0, r0, r3
 80054be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054c0:	b10b      	cbz	r3, 80054c6 <__sflush_r+0x46>
 80054c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054c4:	1ac0      	subs	r0, r0, r3
 80054c6:	2300      	movs	r3, #0
 80054c8:	4602      	mov	r2, r0
 80054ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054cc:	6a21      	ldr	r1, [r4, #32]
 80054ce:	4628      	mov	r0, r5
 80054d0:	47b0      	blx	r6
 80054d2:	1c43      	adds	r3, r0, #1
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	d106      	bne.n	80054e6 <__sflush_r+0x66>
 80054d8:	6829      	ldr	r1, [r5, #0]
 80054da:	291d      	cmp	r1, #29
 80054dc:	d82c      	bhi.n	8005538 <__sflush_r+0xb8>
 80054de:	4a2a      	ldr	r2, [pc, #168]	; (8005588 <__sflush_r+0x108>)
 80054e0:	40ca      	lsrs	r2, r1
 80054e2:	07d6      	lsls	r6, r2, #31
 80054e4:	d528      	bpl.n	8005538 <__sflush_r+0xb8>
 80054e6:	2200      	movs	r2, #0
 80054e8:	6062      	str	r2, [r4, #4]
 80054ea:	04d9      	lsls	r1, r3, #19
 80054ec:	6922      	ldr	r2, [r4, #16]
 80054ee:	6022      	str	r2, [r4, #0]
 80054f0:	d504      	bpl.n	80054fc <__sflush_r+0x7c>
 80054f2:	1c42      	adds	r2, r0, #1
 80054f4:	d101      	bne.n	80054fa <__sflush_r+0x7a>
 80054f6:	682b      	ldr	r3, [r5, #0]
 80054f8:	b903      	cbnz	r3, 80054fc <__sflush_r+0x7c>
 80054fa:	6560      	str	r0, [r4, #84]	; 0x54
 80054fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054fe:	602f      	str	r7, [r5, #0]
 8005500:	2900      	cmp	r1, #0
 8005502:	d0ca      	beq.n	800549a <__sflush_r+0x1a>
 8005504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005508:	4299      	cmp	r1, r3
 800550a:	d002      	beq.n	8005512 <__sflush_r+0x92>
 800550c:	4628      	mov	r0, r5
 800550e:	f000 fab7 	bl	8005a80 <_free_r>
 8005512:	2000      	movs	r0, #0
 8005514:	6360      	str	r0, [r4, #52]	; 0x34
 8005516:	e7c1      	b.n	800549c <__sflush_r+0x1c>
 8005518:	6a21      	ldr	r1, [r4, #32]
 800551a:	2301      	movs	r3, #1
 800551c:	4628      	mov	r0, r5
 800551e:	47b0      	blx	r6
 8005520:	1c41      	adds	r1, r0, #1
 8005522:	d1c7      	bne.n	80054b4 <__sflush_r+0x34>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0c4      	beq.n	80054b4 <__sflush_r+0x34>
 800552a:	2b1d      	cmp	r3, #29
 800552c:	d001      	beq.n	8005532 <__sflush_r+0xb2>
 800552e:	2b16      	cmp	r3, #22
 8005530:	d101      	bne.n	8005536 <__sflush_r+0xb6>
 8005532:	602f      	str	r7, [r5, #0]
 8005534:	e7b1      	b.n	800549a <__sflush_r+0x1a>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800553c:	81a3      	strh	r3, [r4, #12]
 800553e:	e7ad      	b.n	800549c <__sflush_r+0x1c>
 8005540:	690f      	ldr	r7, [r1, #16]
 8005542:	2f00      	cmp	r7, #0
 8005544:	d0a9      	beq.n	800549a <__sflush_r+0x1a>
 8005546:	0793      	lsls	r3, r2, #30
 8005548:	680e      	ldr	r6, [r1, #0]
 800554a:	bf08      	it	eq
 800554c:	694b      	ldreq	r3, [r1, #20]
 800554e:	600f      	str	r7, [r1, #0]
 8005550:	bf18      	it	ne
 8005552:	2300      	movne	r3, #0
 8005554:	eba6 0807 	sub.w	r8, r6, r7
 8005558:	608b      	str	r3, [r1, #8]
 800555a:	f1b8 0f00 	cmp.w	r8, #0
 800555e:	dd9c      	ble.n	800549a <__sflush_r+0x1a>
 8005560:	6a21      	ldr	r1, [r4, #32]
 8005562:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005564:	4643      	mov	r3, r8
 8005566:	463a      	mov	r2, r7
 8005568:	4628      	mov	r0, r5
 800556a:	47b0      	blx	r6
 800556c:	2800      	cmp	r0, #0
 800556e:	dc06      	bgt.n	800557e <__sflush_r+0xfe>
 8005570:	89a3      	ldrh	r3, [r4, #12]
 8005572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	f04f 30ff 	mov.w	r0, #4294967295
 800557c:	e78e      	b.n	800549c <__sflush_r+0x1c>
 800557e:	4407      	add	r7, r0
 8005580:	eba8 0800 	sub.w	r8, r8, r0
 8005584:	e7e9      	b.n	800555a <__sflush_r+0xda>
 8005586:	bf00      	nop
 8005588:	20400001 	.word	0x20400001

0800558c <_fflush_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	690b      	ldr	r3, [r1, #16]
 8005590:	4605      	mov	r5, r0
 8005592:	460c      	mov	r4, r1
 8005594:	b913      	cbnz	r3, 800559c <_fflush_r+0x10>
 8005596:	2500      	movs	r5, #0
 8005598:	4628      	mov	r0, r5
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	b118      	cbz	r0, 80055a6 <_fflush_r+0x1a>
 800559e:	6983      	ldr	r3, [r0, #24]
 80055a0:	b90b      	cbnz	r3, 80055a6 <_fflush_r+0x1a>
 80055a2:	f000 f899 	bl	80056d8 <__sinit>
 80055a6:	4b14      	ldr	r3, [pc, #80]	; (80055f8 <_fflush_r+0x6c>)
 80055a8:	429c      	cmp	r4, r3
 80055aa:	d11b      	bne.n	80055e4 <_fflush_r+0x58>
 80055ac:	686c      	ldr	r4, [r5, #4]
 80055ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0ef      	beq.n	8005596 <_fflush_r+0xa>
 80055b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055b8:	07d0      	lsls	r0, r2, #31
 80055ba:	d404      	bmi.n	80055c6 <_fflush_r+0x3a>
 80055bc:	0599      	lsls	r1, r3, #22
 80055be:	d402      	bmi.n	80055c6 <_fflush_r+0x3a>
 80055c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055c2:	f000 fa0c 	bl	80059de <__retarget_lock_acquire_recursive>
 80055c6:	4628      	mov	r0, r5
 80055c8:	4621      	mov	r1, r4
 80055ca:	f7ff ff59 	bl	8005480 <__sflush_r>
 80055ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055d0:	07da      	lsls	r2, r3, #31
 80055d2:	4605      	mov	r5, r0
 80055d4:	d4e0      	bmi.n	8005598 <_fflush_r+0xc>
 80055d6:	89a3      	ldrh	r3, [r4, #12]
 80055d8:	059b      	lsls	r3, r3, #22
 80055da:	d4dd      	bmi.n	8005598 <_fflush_r+0xc>
 80055dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055de:	f000 f9ff 	bl	80059e0 <__retarget_lock_release_recursive>
 80055e2:	e7d9      	b.n	8005598 <_fflush_r+0xc>
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <_fflush_r+0x70>)
 80055e6:	429c      	cmp	r4, r3
 80055e8:	d101      	bne.n	80055ee <_fflush_r+0x62>
 80055ea:	68ac      	ldr	r4, [r5, #8]
 80055ec:	e7df      	b.n	80055ae <_fflush_r+0x22>
 80055ee:	4b04      	ldr	r3, [pc, #16]	; (8005600 <_fflush_r+0x74>)
 80055f0:	429c      	cmp	r4, r3
 80055f2:	bf08      	it	eq
 80055f4:	68ec      	ldreq	r4, [r5, #12]
 80055f6:	e7da      	b.n	80055ae <_fflush_r+0x22>
 80055f8:	0800ad8c 	.word	0x0800ad8c
 80055fc:	0800adac 	.word	0x0800adac
 8005600:	0800ad6c 	.word	0x0800ad6c

08005604 <fflush>:
 8005604:	4601      	mov	r1, r0
 8005606:	b920      	cbnz	r0, 8005612 <fflush+0xe>
 8005608:	4b04      	ldr	r3, [pc, #16]	; (800561c <fflush+0x18>)
 800560a:	4905      	ldr	r1, [pc, #20]	; (8005620 <fflush+0x1c>)
 800560c:	6818      	ldr	r0, [r3, #0]
 800560e:	f000 b933 	b.w	8005878 <_fwalk_reent>
 8005612:	4b04      	ldr	r3, [pc, #16]	; (8005624 <fflush+0x20>)
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	f7ff bfb9 	b.w	800558c <_fflush_r>
 800561a:	bf00      	nop
 800561c:	0800adcc 	.word	0x0800adcc
 8005620:	0800558d 	.word	0x0800558d
 8005624:	2000000c 	.word	0x2000000c

08005628 <std>:
 8005628:	2300      	movs	r3, #0
 800562a:	b510      	push	{r4, lr}
 800562c:	4604      	mov	r4, r0
 800562e:	e9c0 3300 	strd	r3, r3, [r0]
 8005632:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005636:	6083      	str	r3, [r0, #8]
 8005638:	8181      	strh	r1, [r0, #12]
 800563a:	6643      	str	r3, [r0, #100]	; 0x64
 800563c:	81c2      	strh	r2, [r0, #14]
 800563e:	6183      	str	r3, [r0, #24]
 8005640:	4619      	mov	r1, r3
 8005642:	2208      	movs	r2, #8
 8005644:	305c      	adds	r0, #92	; 0x5c
 8005646:	f000 f9fd 	bl	8005a44 <memset>
 800564a:	4b05      	ldr	r3, [pc, #20]	; (8005660 <std+0x38>)
 800564c:	6263      	str	r3, [r4, #36]	; 0x24
 800564e:	4b05      	ldr	r3, [pc, #20]	; (8005664 <std+0x3c>)
 8005650:	62a3      	str	r3, [r4, #40]	; 0x28
 8005652:	4b05      	ldr	r3, [pc, #20]	; (8005668 <std+0x40>)
 8005654:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005656:	4b05      	ldr	r3, [pc, #20]	; (800566c <std+0x44>)
 8005658:	6224      	str	r4, [r4, #32]
 800565a:	6323      	str	r3, [r4, #48]	; 0x30
 800565c:	bd10      	pop	{r4, pc}
 800565e:	bf00      	nop
 8005660:	08006cf9 	.word	0x08006cf9
 8005664:	08006d1b 	.word	0x08006d1b
 8005668:	08006d53 	.word	0x08006d53
 800566c:	08006d77 	.word	0x08006d77

08005670 <_cleanup_r>:
 8005670:	4901      	ldr	r1, [pc, #4]	; (8005678 <_cleanup_r+0x8>)
 8005672:	f000 b901 	b.w	8005878 <_fwalk_reent>
 8005676:	bf00      	nop
 8005678:	0800558d 	.word	0x0800558d

0800567c <__sfmoreglue>:
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	2268      	movs	r2, #104	; 0x68
 8005680:	1e4d      	subs	r5, r1, #1
 8005682:	4355      	muls	r5, r2
 8005684:	460e      	mov	r6, r1
 8005686:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800568a:	f000 fa65 	bl	8005b58 <_malloc_r>
 800568e:	4604      	mov	r4, r0
 8005690:	b140      	cbz	r0, 80056a4 <__sfmoreglue+0x28>
 8005692:	2100      	movs	r1, #0
 8005694:	e9c0 1600 	strd	r1, r6, [r0]
 8005698:	300c      	adds	r0, #12
 800569a:	60a0      	str	r0, [r4, #8]
 800569c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80056a0:	f000 f9d0 	bl	8005a44 <memset>
 80056a4:	4620      	mov	r0, r4
 80056a6:	bd70      	pop	{r4, r5, r6, pc}

080056a8 <__sfp_lock_acquire>:
 80056a8:	4801      	ldr	r0, [pc, #4]	; (80056b0 <__sfp_lock_acquire+0x8>)
 80056aa:	f000 b998 	b.w	80059de <__retarget_lock_acquire_recursive>
 80056ae:	bf00      	nop
 80056b0:	20000ecd 	.word	0x20000ecd

080056b4 <__sfp_lock_release>:
 80056b4:	4801      	ldr	r0, [pc, #4]	; (80056bc <__sfp_lock_release+0x8>)
 80056b6:	f000 b993 	b.w	80059e0 <__retarget_lock_release_recursive>
 80056ba:	bf00      	nop
 80056bc:	20000ecd 	.word	0x20000ecd

080056c0 <__sinit_lock_acquire>:
 80056c0:	4801      	ldr	r0, [pc, #4]	; (80056c8 <__sinit_lock_acquire+0x8>)
 80056c2:	f000 b98c 	b.w	80059de <__retarget_lock_acquire_recursive>
 80056c6:	bf00      	nop
 80056c8:	20000ece 	.word	0x20000ece

080056cc <__sinit_lock_release>:
 80056cc:	4801      	ldr	r0, [pc, #4]	; (80056d4 <__sinit_lock_release+0x8>)
 80056ce:	f000 b987 	b.w	80059e0 <__retarget_lock_release_recursive>
 80056d2:	bf00      	nop
 80056d4:	20000ece 	.word	0x20000ece

080056d8 <__sinit>:
 80056d8:	b510      	push	{r4, lr}
 80056da:	4604      	mov	r4, r0
 80056dc:	f7ff fff0 	bl	80056c0 <__sinit_lock_acquire>
 80056e0:	69a3      	ldr	r3, [r4, #24]
 80056e2:	b11b      	cbz	r3, 80056ec <__sinit+0x14>
 80056e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056e8:	f7ff bff0 	b.w	80056cc <__sinit_lock_release>
 80056ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80056f0:	6523      	str	r3, [r4, #80]	; 0x50
 80056f2:	4b13      	ldr	r3, [pc, #76]	; (8005740 <__sinit+0x68>)
 80056f4:	4a13      	ldr	r2, [pc, #76]	; (8005744 <__sinit+0x6c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80056fa:	42a3      	cmp	r3, r4
 80056fc:	bf04      	itt	eq
 80056fe:	2301      	moveq	r3, #1
 8005700:	61a3      	streq	r3, [r4, #24]
 8005702:	4620      	mov	r0, r4
 8005704:	f000 f820 	bl	8005748 <__sfp>
 8005708:	6060      	str	r0, [r4, #4]
 800570a:	4620      	mov	r0, r4
 800570c:	f000 f81c 	bl	8005748 <__sfp>
 8005710:	60a0      	str	r0, [r4, #8]
 8005712:	4620      	mov	r0, r4
 8005714:	f000 f818 	bl	8005748 <__sfp>
 8005718:	2200      	movs	r2, #0
 800571a:	60e0      	str	r0, [r4, #12]
 800571c:	2104      	movs	r1, #4
 800571e:	6860      	ldr	r0, [r4, #4]
 8005720:	f7ff ff82 	bl	8005628 <std>
 8005724:	68a0      	ldr	r0, [r4, #8]
 8005726:	2201      	movs	r2, #1
 8005728:	2109      	movs	r1, #9
 800572a:	f7ff ff7d 	bl	8005628 <std>
 800572e:	68e0      	ldr	r0, [r4, #12]
 8005730:	2202      	movs	r2, #2
 8005732:	2112      	movs	r1, #18
 8005734:	f7ff ff78 	bl	8005628 <std>
 8005738:	2301      	movs	r3, #1
 800573a:	61a3      	str	r3, [r4, #24]
 800573c:	e7d2      	b.n	80056e4 <__sinit+0xc>
 800573e:	bf00      	nop
 8005740:	0800adcc 	.word	0x0800adcc
 8005744:	08005671 	.word	0x08005671

08005748 <__sfp>:
 8005748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574a:	4607      	mov	r7, r0
 800574c:	f7ff ffac 	bl	80056a8 <__sfp_lock_acquire>
 8005750:	4b1e      	ldr	r3, [pc, #120]	; (80057cc <__sfp+0x84>)
 8005752:	681e      	ldr	r6, [r3, #0]
 8005754:	69b3      	ldr	r3, [r6, #24]
 8005756:	b913      	cbnz	r3, 800575e <__sfp+0x16>
 8005758:	4630      	mov	r0, r6
 800575a:	f7ff ffbd 	bl	80056d8 <__sinit>
 800575e:	3648      	adds	r6, #72	; 0x48
 8005760:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005764:	3b01      	subs	r3, #1
 8005766:	d503      	bpl.n	8005770 <__sfp+0x28>
 8005768:	6833      	ldr	r3, [r6, #0]
 800576a:	b30b      	cbz	r3, 80057b0 <__sfp+0x68>
 800576c:	6836      	ldr	r6, [r6, #0]
 800576e:	e7f7      	b.n	8005760 <__sfp+0x18>
 8005770:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005774:	b9d5      	cbnz	r5, 80057ac <__sfp+0x64>
 8005776:	4b16      	ldr	r3, [pc, #88]	; (80057d0 <__sfp+0x88>)
 8005778:	60e3      	str	r3, [r4, #12]
 800577a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800577e:	6665      	str	r5, [r4, #100]	; 0x64
 8005780:	f000 f92c 	bl	80059dc <__retarget_lock_init_recursive>
 8005784:	f7ff ff96 	bl	80056b4 <__sfp_lock_release>
 8005788:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800578c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005790:	6025      	str	r5, [r4, #0]
 8005792:	61a5      	str	r5, [r4, #24]
 8005794:	2208      	movs	r2, #8
 8005796:	4629      	mov	r1, r5
 8005798:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800579c:	f000 f952 	bl	8005a44 <memset>
 80057a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80057a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80057a8:	4620      	mov	r0, r4
 80057aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057ac:	3468      	adds	r4, #104	; 0x68
 80057ae:	e7d9      	b.n	8005764 <__sfp+0x1c>
 80057b0:	2104      	movs	r1, #4
 80057b2:	4638      	mov	r0, r7
 80057b4:	f7ff ff62 	bl	800567c <__sfmoreglue>
 80057b8:	4604      	mov	r4, r0
 80057ba:	6030      	str	r0, [r6, #0]
 80057bc:	2800      	cmp	r0, #0
 80057be:	d1d5      	bne.n	800576c <__sfp+0x24>
 80057c0:	f7ff ff78 	bl	80056b4 <__sfp_lock_release>
 80057c4:	230c      	movs	r3, #12
 80057c6:	603b      	str	r3, [r7, #0]
 80057c8:	e7ee      	b.n	80057a8 <__sfp+0x60>
 80057ca:	bf00      	nop
 80057cc:	0800adcc 	.word	0x0800adcc
 80057d0:	ffff0001 	.word	0xffff0001

080057d4 <fiprintf>:
 80057d4:	b40e      	push	{r1, r2, r3}
 80057d6:	b503      	push	{r0, r1, lr}
 80057d8:	4601      	mov	r1, r0
 80057da:	ab03      	add	r3, sp, #12
 80057dc:	4805      	ldr	r0, [pc, #20]	; (80057f4 <fiprintf+0x20>)
 80057de:	f853 2b04 	ldr.w	r2, [r3], #4
 80057e2:	6800      	ldr	r0, [r0, #0]
 80057e4:	9301      	str	r3, [sp, #4]
 80057e6:	f000 fa55 	bl	8005c94 <_vfiprintf_r>
 80057ea:	b002      	add	sp, #8
 80057ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80057f0:	b003      	add	sp, #12
 80057f2:	4770      	bx	lr
 80057f4:	2000000c 	.word	0x2000000c

080057f8 <_fputc_r>:
 80057f8:	b570      	push	{r4, r5, r6, lr}
 80057fa:	460e      	mov	r6, r1
 80057fc:	4614      	mov	r4, r2
 80057fe:	4605      	mov	r5, r0
 8005800:	b118      	cbz	r0, 800580a <_fputc_r+0x12>
 8005802:	6983      	ldr	r3, [r0, #24]
 8005804:	b90b      	cbnz	r3, 800580a <_fputc_r+0x12>
 8005806:	f7ff ff67 	bl	80056d8 <__sinit>
 800580a:	4b14      	ldr	r3, [pc, #80]	; (800585c <_fputc_r+0x64>)
 800580c:	429c      	cmp	r4, r3
 800580e:	d11a      	bne.n	8005846 <_fputc_r+0x4e>
 8005810:	686c      	ldr	r4, [r5, #4]
 8005812:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005814:	07d8      	lsls	r0, r3, #31
 8005816:	d405      	bmi.n	8005824 <_fputc_r+0x2c>
 8005818:	89a3      	ldrh	r3, [r4, #12]
 800581a:	0599      	lsls	r1, r3, #22
 800581c:	d402      	bmi.n	8005824 <_fputc_r+0x2c>
 800581e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005820:	f000 f8dd 	bl	80059de <__retarget_lock_acquire_recursive>
 8005824:	4622      	mov	r2, r4
 8005826:	4628      	mov	r0, r5
 8005828:	4631      	mov	r1, r6
 800582a:	f001 f9e7 	bl	8006bfc <_putc_r>
 800582e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005830:	07da      	lsls	r2, r3, #31
 8005832:	4605      	mov	r5, r0
 8005834:	d405      	bmi.n	8005842 <_fputc_r+0x4a>
 8005836:	89a3      	ldrh	r3, [r4, #12]
 8005838:	059b      	lsls	r3, r3, #22
 800583a:	d402      	bmi.n	8005842 <_fputc_r+0x4a>
 800583c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800583e:	f000 f8cf 	bl	80059e0 <__retarget_lock_release_recursive>
 8005842:	4628      	mov	r0, r5
 8005844:	bd70      	pop	{r4, r5, r6, pc}
 8005846:	4b06      	ldr	r3, [pc, #24]	; (8005860 <_fputc_r+0x68>)
 8005848:	429c      	cmp	r4, r3
 800584a:	d101      	bne.n	8005850 <_fputc_r+0x58>
 800584c:	68ac      	ldr	r4, [r5, #8]
 800584e:	e7e0      	b.n	8005812 <_fputc_r+0x1a>
 8005850:	4b04      	ldr	r3, [pc, #16]	; (8005864 <_fputc_r+0x6c>)
 8005852:	429c      	cmp	r4, r3
 8005854:	bf08      	it	eq
 8005856:	68ec      	ldreq	r4, [r5, #12]
 8005858:	e7db      	b.n	8005812 <_fputc_r+0x1a>
 800585a:	bf00      	nop
 800585c:	0800ad8c 	.word	0x0800ad8c
 8005860:	0800adac 	.word	0x0800adac
 8005864:	0800ad6c 	.word	0x0800ad6c

08005868 <fputc>:
 8005868:	4b02      	ldr	r3, [pc, #8]	; (8005874 <fputc+0xc>)
 800586a:	460a      	mov	r2, r1
 800586c:	4601      	mov	r1, r0
 800586e:	6818      	ldr	r0, [r3, #0]
 8005870:	f7ff bfc2 	b.w	80057f8 <_fputc_r>
 8005874:	2000000c 	.word	0x2000000c

08005878 <_fwalk_reent>:
 8005878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800587c:	4606      	mov	r6, r0
 800587e:	4688      	mov	r8, r1
 8005880:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005884:	2700      	movs	r7, #0
 8005886:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800588a:	f1b9 0901 	subs.w	r9, r9, #1
 800588e:	d505      	bpl.n	800589c <_fwalk_reent+0x24>
 8005890:	6824      	ldr	r4, [r4, #0]
 8005892:	2c00      	cmp	r4, #0
 8005894:	d1f7      	bne.n	8005886 <_fwalk_reent+0xe>
 8005896:	4638      	mov	r0, r7
 8005898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800589c:	89ab      	ldrh	r3, [r5, #12]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d907      	bls.n	80058b2 <_fwalk_reent+0x3a>
 80058a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058a6:	3301      	adds	r3, #1
 80058a8:	d003      	beq.n	80058b2 <_fwalk_reent+0x3a>
 80058aa:	4629      	mov	r1, r5
 80058ac:	4630      	mov	r0, r6
 80058ae:	47c0      	blx	r8
 80058b0:	4307      	orrs	r7, r0
 80058b2:	3568      	adds	r5, #104	; 0x68
 80058b4:	e7e9      	b.n	800588a <_fwalk_reent+0x12>
	...

080058b8 <_fwrite_r>:
 80058b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058bc:	9c08      	ldr	r4, [sp, #32]
 80058be:	468a      	mov	sl, r1
 80058c0:	4690      	mov	r8, r2
 80058c2:	fb02 f903 	mul.w	r9, r2, r3
 80058c6:	4605      	mov	r5, r0
 80058c8:	b118      	cbz	r0, 80058d2 <_fwrite_r+0x1a>
 80058ca:	6983      	ldr	r3, [r0, #24]
 80058cc:	b90b      	cbnz	r3, 80058d2 <_fwrite_r+0x1a>
 80058ce:	f7ff ff03 	bl	80056d8 <__sinit>
 80058d2:	4b26      	ldr	r3, [pc, #152]	; (800596c <_fwrite_r+0xb4>)
 80058d4:	429c      	cmp	r4, r3
 80058d6:	d123      	bne.n	8005920 <_fwrite_r+0x68>
 80058d8:	686c      	ldr	r4, [r5, #4]
 80058da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058dc:	07de      	lsls	r6, r3, #31
 80058de:	d405      	bmi.n	80058ec <_fwrite_r+0x34>
 80058e0:	89a3      	ldrh	r3, [r4, #12]
 80058e2:	0598      	lsls	r0, r3, #22
 80058e4:	d402      	bmi.n	80058ec <_fwrite_r+0x34>
 80058e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058e8:	f000 f879 	bl	80059de <__retarget_lock_acquire_recursive>
 80058ec:	89a3      	ldrh	r3, [r4, #12]
 80058ee:	0719      	lsls	r1, r3, #28
 80058f0:	d520      	bpl.n	8005934 <_fwrite_r+0x7c>
 80058f2:	6923      	ldr	r3, [r4, #16]
 80058f4:	b1f3      	cbz	r3, 8005934 <_fwrite_r+0x7c>
 80058f6:	2600      	movs	r6, #0
 80058f8:	454e      	cmp	r6, r9
 80058fa:	d029      	beq.n	8005950 <_fwrite_r+0x98>
 80058fc:	68a7      	ldr	r7, [r4, #8]
 80058fe:	f81a 1006 	ldrb.w	r1, [sl, r6]
 8005902:	3f01      	subs	r7, #1
 8005904:	2f00      	cmp	r7, #0
 8005906:	60a7      	str	r7, [r4, #8]
 8005908:	da04      	bge.n	8005914 <_fwrite_r+0x5c>
 800590a:	69a3      	ldr	r3, [r4, #24]
 800590c:	429f      	cmp	r7, r3
 800590e:	db19      	blt.n	8005944 <_fwrite_r+0x8c>
 8005910:	290a      	cmp	r1, #10
 8005912:	d017      	beq.n	8005944 <_fwrite_r+0x8c>
 8005914:	6823      	ldr	r3, [r4, #0]
 8005916:	1c5a      	adds	r2, r3, #1
 8005918:	6022      	str	r2, [r4, #0]
 800591a:	7019      	strb	r1, [r3, #0]
 800591c:	3601      	adds	r6, #1
 800591e:	e7eb      	b.n	80058f8 <_fwrite_r+0x40>
 8005920:	4b13      	ldr	r3, [pc, #76]	; (8005970 <_fwrite_r+0xb8>)
 8005922:	429c      	cmp	r4, r3
 8005924:	d101      	bne.n	800592a <_fwrite_r+0x72>
 8005926:	68ac      	ldr	r4, [r5, #8]
 8005928:	e7d7      	b.n	80058da <_fwrite_r+0x22>
 800592a:	4b12      	ldr	r3, [pc, #72]	; (8005974 <_fwrite_r+0xbc>)
 800592c:	429c      	cmp	r4, r3
 800592e:	bf08      	it	eq
 8005930:	68ec      	ldreq	r4, [r5, #12]
 8005932:	e7d2      	b.n	80058da <_fwrite_r+0x22>
 8005934:	4621      	mov	r1, r4
 8005936:	4628      	mov	r0, r5
 8005938:	f002 f932 	bl	8007ba0 <__swsetup_r>
 800593c:	2800      	cmp	r0, #0
 800593e:	d0da      	beq.n	80058f6 <_fwrite_r+0x3e>
 8005940:	2600      	movs	r6, #0
 8005942:	e005      	b.n	8005950 <_fwrite_r+0x98>
 8005944:	4622      	mov	r2, r4
 8005946:	4628      	mov	r0, r5
 8005948:	f002 f8c6 	bl	8007ad8 <__swbuf_r>
 800594c:	3001      	adds	r0, #1
 800594e:	d1e5      	bne.n	800591c <_fwrite_r+0x64>
 8005950:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005952:	07da      	lsls	r2, r3, #31
 8005954:	d405      	bmi.n	8005962 <_fwrite_r+0xaa>
 8005956:	89a3      	ldrh	r3, [r4, #12]
 8005958:	059b      	lsls	r3, r3, #22
 800595a:	d402      	bmi.n	8005962 <_fwrite_r+0xaa>
 800595c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800595e:	f000 f83f 	bl	80059e0 <__retarget_lock_release_recursive>
 8005962:	fbb6 f0f8 	udiv	r0, r6, r8
 8005966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800596a:	bf00      	nop
 800596c:	0800ad8c 	.word	0x0800ad8c
 8005970:	0800adac 	.word	0x0800adac
 8005974:	0800ad6c 	.word	0x0800ad6c

08005978 <fwrite>:
 8005978:	b507      	push	{r0, r1, r2, lr}
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	4613      	mov	r3, r2
 800597e:	460a      	mov	r2, r1
 8005980:	4601      	mov	r1, r0
 8005982:	4803      	ldr	r0, [pc, #12]	; (8005990 <fwrite+0x18>)
 8005984:	6800      	ldr	r0, [r0, #0]
 8005986:	f7ff ff97 	bl	80058b8 <_fwrite_r>
 800598a:	b003      	add	sp, #12
 800598c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005990:	2000000c 	.word	0x2000000c

08005994 <__libc_init_array>:
 8005994:	b570      	push	{r4, r5, r6, lr}
 8005996:	4d0d      	ldr	r5, [pc, #52]	; (80059cc <__libc_init_array+0x38>)
 8005998:	4c0d      	ldr	r4, [pc, #52]	; (80059d0 <__libc_init_array+0x3c>)
 800599a:	1b64      	subs	r4, r4, r5
 800599c:	10a4      	asrs	r4, r4, #2
 800599e:	2600      	movs	r6, #0
 80059a0:	42a6      	cmp	r6, r4
 80059a2:	d109      	bne.n	80059b8 <__libc_init_array+0x24>
 80059a4:	4d0b      	ldr	r5, [pc, #44]	; (80059d4 <__libc_init_array+0x40>)
 80059a6:	4c0c      	ldr	r4, [pc, #48]	; (80059d8 <__libc_init_array+0x44>)
 80059a8:	f004 fafe 	bl	8009fa8 <_init>
 80059ac:	1b64      	subs	r4, r4, r5
 80059ae:	10a4      	asrs	r4, r4, #2
 80059b0:	2600      	movs	r6, #0
 80059b2:	42a6      	cmp	r6, r4
 80059b4:	d105      	bne.n	80059c2 <__libc_init_array+0x2e>
 80059b6:	bd70      	pop	{r4, r5, r6, pc}
 80059b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80059bc:	4798      	blx	r3
 80059be:	3601      	adds	r6, #1
 80059c0:	e7ee      	b.n	80059a0 <__libc_init_array+0xc>
 80059c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80059c6:	4798      	blx	r3
 80059c8:	3601      	adds	r6, #1
 80059ca:	e7f2      	b.n	80059b2 <__libc_init_array+0x1e>
 80059cc:	0800b0dc 	.word	0x0800b0dc
 80059d0:	0800b0dc 	.word	0x0800b0dc
 80059d4:	0800b0dc 	.word	0x0800b0dc
 80059d8:	0800b0e0 	.word	0x0800b0e0

080059dc <__retarget_lock_init_recursive>:
 80059dc:	4770      	bx	lr

080059de <__retarget_lock_acquire_recursive>:
 80059de:	4770      	bx	lr

080059e0 <__retarget_lock_release_recursive>:
 80059e0:	4770      	bx	lr
	...

080059e4 <malloc>:
 80059e4:	4b02      	ldr	r3, [pc, #8]	; (80059f0 <malloc+0xc>)
 80059e6:	4601      	mov	r1, r0
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	f000 b8b5 	b.w	8005b58 <_malloc_r>
 80059ee:	bf00      	nop
 80059f0:	2000000c 	.word	0x2000000c

080059f4 <memcpy>:
 80059f4:	440a      	add	r2, r1
 80059f6:	4291      	cmp	r1, r2
 80059f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80059fc:	d100      	bne.n	8005a00 <memcpy+0xc>
 80059fe:	4770      	bx	lr
 8005a00:	b510      	push	{r4, lr}
 8005a02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a0a:	4291      	cmp	r1, r2
 8005a0c:	d1f9      	bne.n	8005a02 <memcpy+0xe>
 8005a0e:	bd10      	pop	{r4, pc}

08005a10 <memmove>:
 8005a10:	4288      	cmp	r0, r1
 8005a12:	b510      	push	{r4, lr}
 8005a14:	eb01 0402 	add.w	r4, r1, r2
 8005a18:	d902      	bls.n	8005a20 <memmove+0x10>
 8005a1a:	4284      	cmp	r4, r0
 8005a1c:	4623      	mov	r3, r4
 8005a1e:	d807      	bhi.n	8005a30 <memmove+0x20>
 8005a20:	1e43      	subs	r3, r0, #1
 8005a22:	42a1      	cmp	r1, r4
 8005a24:	d008      	beq.n	8005a38 <memmove+0x28>
 8005a26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a2e:	e7f8      	b.n	8005a22 <memmove+0x12>
 8005a30:	4402      	add	r2, r0
 8005a32:	4601      	mov	r1, r0
 8005a34:	428a      	cmp	r2, r1
 8005a36:	d100      	bne.n	8005a3a <memmove+0x2a>
 8005a38:	bd10      	pop	{r4, pc}
 8005a3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a42:	e7f7      	b.n	8005a34 <memmove+0x24>

08005a44 <memset>:
 8005a44:	4402      	add	r2, r0
 8005a46:	4603      	mov	r3, r0
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d100      	bne.n	8005a4e <memset+0xa>
 8005a4c:	4770      	bx	lr
 8005a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8005a52:	e7f9      	b.n	8005a48 <memset+0x4>

08005a54 <_calloc_r>:
 8005a54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a56:	fba1 2402 	umull	r2, r4, r1, r2
 8005a5a:	b94c      	cbnz	r4, 8005a70 <_calloc_r+0x1c>
 8005a5c:	4611      	mov	r1, r2
 8005a5e:	9201      	str	r2, [sp, #4]
 8005a60:	f000 f87a 	bl	8005b58 <_malloc_r>
 8005a64:	9a01      	ldr	r2, [sp, #4]
 8005a66:	4605      	mov	r5, r0
 8005a68:	b930      	cbnz	r0, 8005a78 <_calloc_r+0x24>
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	b003      	add	sp, #12
 8005a6e:	bd30      	pop	{r4, r5, pc}
 8005a70:	220c      	movs	r2, #12
 8005a72:	6002      	str	r2, [r0, #0]
 8005a74:	2500      	movs	r5, #0
 8005a76:	e7f8      	b.n	8005a6a <_calloc_r+0x16>
 8005a78:	4621      	mov	r1, r4
 8005a7a:	f7ff ffe3 	bl	8005a44 <memset>
 8005a7e:	e7f4      	b.n	8005a6a <_calloc_r+0x16>

08005a80 <_free_r>:
 8005a80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a82:	2900      	cmp	r1, #0
 8005a84:	d044      	beq.n	8005b10 <_free_r+0x90>
 8005a86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a8a:	9001      	str	r0, [sp, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f1a1 0404 	sub.w	r4, r1, #4
 8005a92:	bfb8      	it	lt
 8005a94:	18e4      	addlt	r4, r4, r3
 8005a96:	f003 fb83 	bl	80091a0 <__malloc_lock>
 8005a9a:	4a1e      	ldr	r2, [pc, #120]	; (8005b14 <_free_r+0x94>)
 8005a9c:	9801      	ldr	r0, [sp, #4]
 8005a9e:	6813      	ldr	r3, [r2, #0]
 8005aa0:	b933      	cbnz	r3, 8005ab0 <_free_r+0x30>
 8005aa2:	6063      	str	r3, [r4, #4]
 8005aa4:	6014      	str	r4, [r2, #0]
 8005aa6:	b003      	add	sp, #12
 8005aa8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005aac:	f003 bb7e 	b.w	80091ac <__malloc_unlock>
 8005ab0:	42a3      	cmp	r3, r4
 8005ab2:	d908      	bls.n	8005ac6 <_free_r+0x46>
 8005ab4:	6825      	ldr	r5, [r4, #0]
 8005ab6:	1961      	adds	r1, r4, r5
 8005ab8:	428b      	cmp	r3, r1
 8005aba:	bf01      	itttt	eq
 8005abc:	6819      	ldreq	r1, [r3, #0]
 8005abe:	685b      	ldreq	r3, [r3, #4]
 8005ac0:	1949      	addeq	r1, r1, r5
 8005ac2:	6021      	streq	r1, [r4, #0]
 8005ac4:	e7ed      	b.n	8005aa2 <_free_r+0x22>
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	b10b      	cbz	r3, 8005ad0 <_free_r+0x50>
 8005acc:	42a3      	cmp	r3, r4
 8005ace:	d9fa      	bls.n	8005ac6 <_free_r+0x46>
 8005ad0:	6811      	ldr	r1, [r2, #0]
 8005ad2:	1855      	adds	r5, r2, r1
 8005ad4:	42a5      	cmp	r5, r4
 8005ad6:	d10b      	bne.n	8005af0 <_free_r+0x70>
 8005ad8:	6824      	ldr	r4, [r4, #0]
 8005ada:	4421      	add	r1, r4
 8005adc:	1854      	adds	r4, r2, r1
 8005ade:	42a3      	cmp	r3, r4
 8005ae0:	6011      	str	r1, [r2, #0]
 8005ae2:	d1e0      	bne.n	8005aa6 <_free_r+0x26>
 8005ae4:	681c      	ldr	r4, [r3, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	6053      	str	r3, [r2, #4]
 8005aea:	4421      	add	r1, r4
 8005aec:	6011      	str	r1, [r2, #0]
 8005aee:	e7da      	b.n	8005aa6 <_free_r+0x26>
 8005af0:	d902      	bls.n	8005af8 <_free_r+0x78>
 8005af2:	230c      	movs	r3, #12
 8005af4:	6003      	str	r3, [r0, #0]
 8005af6:	e7d6      	b.n	8005aa6 <_free_r+0x26>
 8005af8:	6825      	ldr	r5, [r4, #0]
 8005afa:	1961      	adds	r1, r4, r5
 8005afc:	428b      	cmp	r3, r1
 8005afe:	bf04      	itt	eq
 8005b00:	6819      	ldreq	r1, [r3, #0]
 8005b02:	685b      	ldreq	r3, [r3, #4]
 8005b04:	6063      	str	r3, [r4, #4]
 8005b06:	bf04      	itt	eq
 8005b08:	1949      	addeq	r1, r1, r5
 8005b0a:	6021      	streq	r1, [r4, #0]
 8005b0c:	6054      	str	r4, [r2, #4]
 8005b0e:	e7ca      	b.n	8005aa6 <_free_r+0x26>
 8005b10:	b003      	add	sp, #12
 8005b12:	bd30      	pop	{r4, r5, pc}
 8005b14:	20000ed0 	.word	0x20000ed0

08005b18 <sbrk_aligned>:
 8005b18:	b570      	push	{r4, r5, r6, lr}
 8005b1a:	4e0e      	ldr	r6, [pc, #56]	; (8005b54 <sbrk_aligned+0x3c>)
 8005b1c:	460c      	mov	r4, r1
 8005b1e:	6831      	ldr	r1, [r6, #0]
 8005b20:	4605      	mov	r5, r0
 8005b22:	b911      	cbnz	r1, 8005b2a <sbrk_aligned+0x12>
 8005b24:	f001 f8b2 	bl	8006c8c <_sbrk_r>
 8005b28:	6030      	str	r0, [r6, #0]
 8005b2a:	4621      	mov	r1, r4
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	f001 f8ad 	bl	8006c8c <_sbrk_r>
 8005b32:	1c43      	adds	r3, r0, #1
 8005b34:	d00a      	beq.n	8005b4c <sbrk_aligned+0x34>
 8005b36:	1cc4      	adds	r4, r0, #3
 8005b38:	f024 0403 	bic.w	r4, r4, #3
 8005b3c:	42a0      	cmp	r0, r4
 8005b3e:	d007      	beq.n	8005b50 <sbrk_aligned+0x38>
 8005b40:	1a21      	subs	r1, r4, r0
 8005b42:	4628      	mov	r0, r5
 8005b44:	f001 f8a2 	bl	8006c8c <_sbrk_r>
 8005b48:	3001      	adds	r0, #1
 8005b4a:	d101      	bne.n	8005b50 <sbrk_aligned+0x38>
 8005b4c:	f04f 34ff 	mov.w	r4, #4294967295
 8005b50:	4620      	mov	r0, r4
 8005b52:	bd70      	pop	{r4, r5, r6, pc}
 8005b54:	20000ed4 	.word	0x20000ed4

08005b58 <_malloc_r>:
 8005b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b5c:	1ccd      	adds	r5, r1, #3
 8005b5e:	f025 0503 	bic.w	r5, r5, #3
 8005b62:	3508      	adds	r5, #8
 8005b64:	2d0c      	cmp	r5, #12
 8005b66:	bf38      	it	cc
 8005b68:	250c      	movcc	r5, #12
 8005b6a:	2d00      	cmp	r5, #0
 8005b6c:	4607      	mov	r7, r0
 8005b6e:	db01      	blt.n	8005b74 <_malloc_r+0x1c>
 8005b70:	42a9      	cmp	r1, r5
 8005b72:	d905      	bls.n	8005b80 <_malloc_r+0x28>
 8005b74:	230c      	movs	r3, #12
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	2600      	movs	r6, #0
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b80:	4e2e      	ldr	r6, [pc, #184]	; (8005c3c <_malloc_r+0xe4>)
 8005b82:	f003 fb0d 	bl	80091a0 <__malloc_lock>
 8005b86:	6833      	ldr	r3, [r6, #0]
 8005b88:	461c      	mov	r4, r3
 8005b8a:	bb34      	cbnz	r4, 8005bda <_malloc_r+0x82>
 8005b8c:	4629      	mov	r1, r5
 8005b8e:	4638      	mov	r0, r7
 8005b90:	f7ff ffc2 	bl	8005b18 <sbrk_aligned>
 8005b94:	1c43      	adds	r3, r0, #1
 8005b96:	4604      	mov	r4, r0
 8005b98:	d14d      	bne.n	8005c36 <_malloc_r+0xde>
 8005b9a:	6834      	ldr	r4, [r6, #0]
 8005b9c:	4626      	mov	r6, r4
 8005b9e:	2e00      	cmp	r6, #0
 8005ba0:	d140      	bne.n	8005c24 <_malloc_r+0xcc>
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	4631      	mov	r1, r6
 8005ba6:	4638      	mov	r0, r7
 8005ba8:	eb04 0803 	add.w	r8, r4, r3
 8005bac:	f001 f86e 	bl	8006c8c <_sbrk_r>
 8005bb0:	4580      	cmp	r8, r0
 8005bb2:	d13a      	bne.n	8005c2a <_malloc_r+0xd2>
 8005bb4:	6821      	ldr	r1, [r4, #0]
 8005bb6:	3503      	adds	r5, #3
 8005bb8:	1a6d      	subs	r5, r5, r1
 8005bba:	f025 0503 	bic.w	r5, r5, #3
 8005bbe:	3508      	adds	r5, #8
 8005bc0:	2d0c      	cmp	r5, #12
 8005bc2:	bf38      	it	cc
 8005bc4:	250c      	movcc	r5, #12
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	4638      	mov	r0, r7
 8005bca:	f7ff ffa5 	bl	8005b18 <sbrk_aligned>
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d02b      	beq.n	8005c2a <_malloc_r+0xd2>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	442b      	add	r3, r5
 8005bd6:	6023      	str	r3, [r4, #0]
 8005bd8:	e00e      	b.n	8005bf8 <_malloc_r+0xa0>
 8005bda:	6822      	ldr	r2, [r4, #0]
 8005bdc:	1b52      	subs	r2, r2, r5
 8005bde:	d41e      	bmi.n	8005c1e <_malloc_r+0xc6>
 8005be0:	2a0b      	cmp	r2, #11
 8005be2:	d916      	bls.n	8005c12 <_malloc_r+0xba>
 8005be4:	1961      	adds	r1, r4, r5
 8005be6:	42a3      	cmp	r3, r4
 8005be8:	6025      	str	r5, [r4, #0]
 8005bea:	bf18      	it	ne
 8005bec:	6059      	strne	r1, [r3, #4]
 8005bee:	6863      	ldr	r3, [r4, #4]
 8005bf0:	bf08      	it	eq
 8005bf2:	6031      	streq	r1, [r6, #0]
 8005bf4:	5162      	str	r2, [r4, r5]
 8005bf6:	604b      	str	r3, [r1, #4]
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	f104 060b 	add.w	r6, r4, #11
 8005bfe:	f003 fad5 	bl	80091ac <__malloc_unlock>
 8005c02:	f026 0607 	bic.w	r6, r6, #7
 8005c06:	1d23      	adds	r3, r4, #4
 8005c08:	1af2      	subs	r2, r6, r3
 8005c0a:	d0b6      	beq.n	8005b7a <_malloc_r+0x22>
 8005c0c:	1b9b      	subs	r3, r3, r6
 8005c0e:	50a3      	str	r3, [r4, r2]
 8005c10:	e7b3      	b.n	8005b7a <_malloc_r+0x22>
 8005c12:	6862      	ldr	r2, [r4, #4]
 8005c14:	42a3      	cmp	r3, r4
 8005c16:	bf0c      	ite	eq
 8005c18:	6032      	streq	r2, [r6, #0]
 8005c1a:	605a      	strne	r2, [r3, #4]
 8005c1c:	e7ec      	b.n	8005bf8 <_malloc_r+0xa0>
 8005c1e:	4623      	mov	r3, r4
 8005c20:	6864      	ldr	r4, [r4, #4]
 8005c22:	e7b2      	b.n	8005b8a <_malloc_r+0x32>
 8005c24:	4634      	mov	r4, r6
 8005c26:	6876      	ldr	r6, [r6, #4]
 8005c28:	e7b9      	b.n	8005b9e <_malloc_r+0x46>
 8005c2a:	230c      	movs	r3, #12
 8005c2c:	603b      	str	r3, [r7, #0]
 8005c2e:	4638      	mov	r0, r7
 8005c30:	f003 fabc 	bl	80091ac <__malloc_unlock>
 8005c34:	e7a1      	b.n	8005b7a <_malloc_r+0x22>
 8005c36:	6025      	str	r5, [r4, #0]
 8005c38:	e7de      	b.n	8005bf8 <_malloc_r+0xa0>
 8005c3a:	bf00      	nop
 8005c3c:	20000ed0 	.word	0x20000ed0

08005c40 <__sfputc_r>:
 8005c40:	6893      	ldr	r3, [r2, #8]
 8005c42:	3b01      	subs	r3, #1
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	b410      	push	{r4}
 8005c48:	6093      	str	r3, [r2, #8]
 8005c4a:	da08      	bge.n	8005c5e <__sfputc_r+0x1e>
 8005c4c:	6994      	ldr	r4, [r2, #24]
 8005c4e:	42a3      	cmp	r3, r4
 8005c50:	db01      	blt.n	8005c56 <__sfputc_r+0x16>
 8005c52:	290a      	cmp	r1, #10
 8005c54:	d103      	bne.n	8005c5e <__sfputc_r+0x1e>
 8005c56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c5a:	f001 bf3d 	b.w	8007ad8 <__swbuf_r>
 8005c5e:	6813      	ldr	r3, [r2, #0]
 8005c60:	1c58      	adds	r0, r3, #1
 8005c62:	6010      	str	r0, [r2, #0]
 8005c64:	7019      	strb	r1, [r3, #0]
 8005c66:	4608      	mov	r0, r1
 8005c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <__sfputs_r>:
 8005c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c70:	4606      	mov	r6, r0
 8005c72:	460f      	mov	r7, r1
 8005c74:	4614      	mov	r4, r2
 8005c76:	18d5      	adds	r5, r2, r3
 8005c78:	42ac      	cmp	r4, r5
 8005c7a:	d101      	bne.n	8005c80 <__sfputs_r+0x12>
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e007      	b.n	8005c90 <__sfputs_r+0x22>
 8005c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c84:	463a      	mov	r2, r7
 8005c86:	4630      	mov	r0, r6
 8005c88:	f7ff ffda 	bl	8005c40 <__sfputc_r>
 8005c8c:	1c43      	adds	r3, r0, #1
 8005c8e:	d1f3      	bne.n	8005c78 <__sfputs_r+0xa>
 8005c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c94 <_vfiprintf_r>:
 8005c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c98:	460d      	mov	r5, r1
 8005c9a:	b09d      	sub	sp, #116	; 0x74
 8005c9c:	4614      	mov	r4, r2
 8005c9e:	4698      	mov	r8, r3
 8005ca0:	4606      	mov	r6, r0
 8005ca2:	b118      	cbz	r0, 8005cac <_vfiprintf_r+0x18>
 8005ca4:	6983      	ldr	r3, [r0, #24]
 8005ca6:	b90b      	cbnz	r3, 8005cac <_vfiprintf_r+0x18>
 8005ca8:	f7ff fd16 	bl	80056d8 <__sinit>
 8005cac:	4b89      	ldr	r3, [pc, #548]	; (8005ed4 <_vfiprintf_r+0x240>)
 8005cae:	429d      	cmp	r5, r3
 8005cb0:	d11b      	bne.n	8005cea <_vfiprintf_r+0x56>
 8005cb2:	6875      	ldr	r5, [r6, #4]
 8005cb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cb6:	07d9      	lsls	r1, r3, #31
 8005cb8:	d405      	bmi.n	8005cc6 <_vfiprintf_r+0x32>
 8005cba:	89ab      	ldrh	r3, [r5, #12]
 8005cbc:	059a      	lsls	r2, r3, #22
 8005cbe:	d402      	bmi.n	8005cc6 <_vfiprintf_r+0x32>
 8005cc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cc2:	f7ff fe8c 	bl	80059de <__retarget_lock_acquire_recursive>
 8005cc6:	89ab      	ldrh	r3, [r5, #12]
 8005cc8:	071b      	lsls	r3, r3, #28
 8005cca:	d501      	bpl.n	8005cd0 <_vfiprintf_r+0x3c>
 8005ccc:	692b      	ldr	r3, [r5, #16]
 8005cce:	b9eb      	cbnz	r3, 8005d0c <_vfiprintf_r+0x78>
 8005cd0:	4629      	mov	r1, r5
 8005cd2:	4630      	mov	r0, r6
 8005cd4:	f001 ff64 	bl	8007ba0 <__swsetup_r>
 8005cd8:	b1c0      	cbz	r0, 8005d0c <_vfiprintf_r+0x78>
 8005cda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cdc:	07dc      	lsls	r4, r3, #31
 8005cde:	d50e      	bpl.n	8005cfe <_vfiprintf_r+0x6a>
 8005ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce4:	b01d      	add	sp, #116	; 0x74
 8005ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cea:	4b7b      	ldr	r3, [pc, #492]	; (8005ed8 <_vfiprintf_r+0x244>)
 8005cec:	429d      	cmp	r5, r3
 8005cee:	d101      	bne.n	8005cf4 <_vfiprintf_r+0x60>
 8005cf0:	68b5      	ldr	r5, [r6, #8]
 8005cf2:	e7df      	b.n	8005cb4 <_vfiprintf_r+0x20>
 8005cf4:	4b79      	ldr	r3, [pc, #484]	; (8005edc <_vfiprintf_r+0x248>)
 8005cf6:	429d      	cmp	r5, r3
 8005cf8:	bf08      	it	eq
 8005cfa:	68f5      	ldreq	r5, [r6, #12]
 8005cfc:	e7da      	b.n	8005cb4 <_vfiprintf_r+0x20>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	0598      	lsls	r0, r3, #22
 8005d02:	d4ed      	bmi.n	8005ce0 <_vfiprintf_r+0x4c>
 8005d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d06:	f7ff fe6b 	bl	80059e0 <__retarget_lock_release_recursive>
 8005d0a:	e7e9      	b.n	8005ce0 <_vfiprintf_r+0x4c>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d10:	2320      	movs	r3, #32
 8005d12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d16:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d1a:	2330      	movs	r3, #48	; 0x30
 8005d1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ee0 <_vfiprintf_r+0x24c>
 8005d20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d24:	f04f 0901 	mov.w	r9, #1
 8005d28:	4623      	mov	r3, r4
 8005d2a:	469a      	mov	sl, r3
 8005d2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d30:	b10a      	cbz	r2, 8005d36 <_vfiprintf_r+0xa2>
 8005d32:	2a25      	cmp	r2, #37	; 0x25
 8005d34:	d1f9      	bne.n	8005d2a <_vfiprintf_r+0x96>
 8005d36:	ebba 0b04 	subs.w	fp, sl, r4
 8005d3a:	d00b      	beq.n	8005d54 <_vfiprintf_r+0xc0>
 8005d3c:	465b      	mov	r3, fp
 8005d3e:	4622      	mov	r2, r4
 8005d40:	4629      	mov	r1, r5
 8005d42:	4630      	mov	r0, r6
 8005d44:	f7ff ff93 	bl	8005c6e <__sfputs_r>
 8005d48:	3001      	adds	r0, #1
 8005d4a:	f000 80aa 	beq.w	8005ea2 <_vfiprintf_r+0x20e>
 8005d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d50:	445a      	add	r2, fp
 8005d52:	9209      	str	r2, [sp, #36]	; 0x24
 8005d54:	f89a 3000 	ldrb.w	r3, [sl]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 80a2 	beq.w	8005ea2 <_vfiprintf_r+0x20e>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f04f 32ff 	mov.w	r2, #4294967295
 8005d64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d68:	f10a 0a01 	add.w	sl, sl, #1
 8005d6c:	9304      	str	r3, [sp, #16]
 8005d6e:	9307      	str	r3, [sp, #28]
 8005d70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d74:	931a      	str	r3, [sp, #104]	; 0x68
 8005d76:	4654      	mov	r4, sl
 8005d78:	2205      	movs	r2, #5
 8005d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d7e:	4858      	ldr	r0, [pc, #352]	; (8005ee0 <_vfiprintf_r+0x24c>)
 8005d80:	f7fa fa2e 	bl	80001e0 <memchr>
 8005d84:	9a04      	ldr	r2, [sp, #16]
 8005d86:	b9d8      	cbnz	r0, 8005dc0 <_vfiprintf_r+0x12c>
 8005d88:	06d1      	lsls	r1, r2, #27
 8005d8a:	bf44      	itt	mi
 8005d8c:	2320      	movmi	r3, #32
 8005d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d92:	0713      	lsls	r3, r2, #28
 8005d94:	bf44      	itt	mi
 8005d96:	232b      	movmi	r3, #43	; 0x2b
 8005d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005da0:	2b2a      	cmp	r3, #42	; 0x2a
 8005da2:	d015      	beq.n	8005dd0 <_vfiprintf_r+0x13c>
 8005da4:	9a07      	ldr	r2, [sp, #28]
 8005da6:	4654      	mov	r4, sl
 8005da8:	2000      	movs	r0, #0
 8005daa:	f04f 0c0a 	mov.w	ip, #10
 8005dae:	4621      	mov	r1, r4
 8005db0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005db4:	3b30      	subs	r3, #48	; 0x30
 8005db6:	2b09      	cmp	r3, #9
 8005db8:	d94e      	bls.n	8005e58 <_vfiprintf_r+0x1c4>
 8005dba:	b1b0      	cbz	r0, 8005dea <_vfiprintf_r+0x156>
 8005dbc:	9207      	str	r2, [sp, #28]
 8005dbe:	e014      	b.n	8005dea <_vfiprintf_r+0x156>
 8005dc0:	eba0 0308 	sub.w	r3, r0, r8
 8005dc4:	fa09 f303 	lsl.w	r3, r9, r3
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	9304      	str	r3, [sp, #16]
 8005dcc:	46a2      	mov	sl, r4
 8005dce:	e7d2      	b.n	8005d76 <_vfiprintf_r+0xe2>
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	1d19      	adds	r1, r3, #4
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	9103      	str	r1, [sp, #12]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	bfbb      	ittet	lt
 8005ddc:	425b      	neglt	r3, r3
 8005dde:	f042 0202 	orrlt.w	r2, r2, #2
 8005de2:	9307      	strge	r3, [sp, #28]
 8005de4:	9307      	strlt	r3, [sp, #28]
 8005de6:	bfb8      	it	lt
 8005de8:	9204      	strlt	r2, [sp, #16]
 8005dea:	7823      	ldrb	r3, [r4, #0]
 8005dec:	2b2e      	cmp	r3, #46	; 0x2e
 8005dee:	d10c      	bne.n	8005e0a <_vfiprintf_r+0x176>
 8005df0:	7863      	ldrb	r3, [r4, #1]
 8005df2:	2b2a      	cmp	r3, #42	; 0x2a
 8005df4:	d135      	bne.n	8005e62 <_vfiprintf_r+0x1ce>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	1d1a      	adds	r2, r3, #4
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	9203      	str	r2, [sp, #12]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	bfb8      	it	lt
 8005e02:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e06:	3402      	adds	r4, #2
 8005e08:	9305      	str	r3, [sp, #20]
 8005e0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ef0 <_vfiprintf_r+0x25c>
 8005e0e:	7821      	ldrb	r1, [r4, #0]
 8005e10:	2203      	movs	r2, #3
 8005e12:	4650      	mov	r0, sl
 8005e14:	f7fa f9e4 	bl	80001e0 <memchr>
 8005e18:	b140      	cbz	r0, 8005e2c <_vfiprintf_r+0x198>
 8005e1a:	2340      	movs	r3, #64	; 0x40
 8005e1c:	eba0 000a 	sub.w	r0, r0, sl
 8005e20:	fa03 f000 	lsl.w	r0, r3, r0
 8005e24:	9b04      	ldr	r3, [sp, #16]
 8005e26:	4303      	orrs	r3, r0
 8005e28:	3401      	adds	r4, #1
 8005e2a:	9304      	str	r3, [sp, #16]
 8005e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e30:	482c      	ldr	r0, [pc, #176]	; (8005ee4 <_vfiprintf_r+0x250>)
 8005e32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e36:	2206      	movs	r2, #6
 8005e38:	f7fa f9d2 	bl	80001e0 <memchr>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d03f      	beq.n	8005ec0 <_vfiprintf_r+0x22c>
 8005e40:	4b29      	ldr	r3, [pc, #164]	; (8005ee8 <_vfiprintf_r+0x254>)
 8005e42:	bb1b      	cbnz	r3, 8005e8c <_vfiprintf_r+0x1f8>
 8005e44:	9b03      	ldr	r3, [sp, #12]
 8005e46:	3307      	adds	r3, #7
 8005e48:	f023 0307 	bic.w	r3, r3, #7
 8005e4c:	3308      	adds	r3, #8
 8005e4e:	9303      	str	r3, [sp, #12]
 8005e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e52:	443b      	add	r3, r7
 8005e54:	9309      	str	r3, [sp, #36]	; 0x24
 8005e56:	e767      	b.n	8005d28 <_vfiprintf_r+0x94>
 8005e58:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e5c:	460c      	mov	r4, r1
 8005e5e:	2001      	movs	r0, #1
 8005e60:	e7a5      	b.n	8005dae <_vfiprintf_r+0x11a>
 8005e62:	2300      	movs	r3, #0
 8005e64:	3401      	adds	r4, #1
 8005e66:	9305      	str	r3, [sp, #20]
 8005e68:	4619      	mov	r1, r3
 8005e6a:	f04f 0c0a 	mov.w	ip, #10
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e74:	3a30      	subs	r2, #48	; 0x30
 8005e76:	2a09      	cmp	r2, #9
 8005e78:	d903      	bls.n	8005e82 <_vfiprintf_r+0x1ee>
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0c5      	beq.n	8005e0a <_vfiprintf_r+0x176>
 8005e7e:	9105      	str	r1, [sp, #20]
 8005e80:	e7c3      	b.n	8005e0a <_vfiprintf_r+0x176>
 8005e82:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e86:	4604      	mov	r4, r0
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e7f0      	b.n	8005e6e <_vfiprintf_r+0x1da>
 8005e8c:	ab03      	add	r3, sp, #12
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	462a      	mov	r2, r5
 8005e92:	4b16      	ldr	r3, [pc, #88]	; (8005eec <_vfiprintf_r+0x258>)
 8005e94:	a904      	add	r1, sp, #16
 8005e96:	4630      	mov	r0, r6
 8005e98:	f000 f8d6 	bl	8006048 <_printf_float>
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	1c78      	adds	r0, r7, #1
 8005ea0:	d1d6      	bne.n	8005e50 <_vfiprintf_r+0x1bc>
 8005ea2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ea4:	07d9      	lsls	r1, r3, #31
 8005ea6:	d405      	bmi.n	8005eb4 <_vfiprintf_r+0x220>
 8005ea8:	89ab      	ldrh	r3, [r5, #12]
 8005eaa:	059a      	lsls	r2, r3, #22
 8005eac:	d402      	bmi.n	8005eb4 <_vfiprintf_r+0x220>
 8005eae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005eb0:	f7ff fd96 	bl	80059e0 <__retarget_lock_release_recursive>
 8005eb4:	89ab      	ldrh	r3, [r5, #12]
 8005eb6:	065b      	lsls	r3, r3, #25
 8005eb8:	f53f af12 	bmi.w	8005ce0 <_vfiprintf_r+0x4c>
 8005ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ebe:	e711      	b.n	8005ce4 <_vfiprintf_r+0x50>
 8005ec0:	ab03      	add	r3, sp, #12
 8005ec2:	9300      	str	r3, [sp, #0]
 8005ec4:	462a      	mov	r2, r5
 8005ec6:	4b09      	ldr	r3, [pc, #36]	; (8005eec <_vfiprintf_r+0x258>)
 8005ec8:	a904      	add	r1, sp, #16
 8005eca:	4630      	mov	r0, r6
 8005ecc:	f000 fb60 	bl	8006590 <_printf_i>
 8005ed0:	e7e4      	b.n	8005e9c <_vfiprintf_r+0x208>
 8005ed2:	bf00      	nop
 8005ed4:	0800ad8c 	.word	0x0800ad8c
 8005ed8:	0800adac 	.word	0x0800adac
 8005edc:	0800ad6c 	.word	0x0800ad6c
 8005ee0:	0800add0 	.word	0x0800add0
 8005ee4:	0800adda 	.word	0x0800adda
 8005ee8:	08006049 	.word	0x08006049
 8005eec:	08005c6f 	.word	0x08005c6f
 8005ef0:	0800add6 	.word	0x0800add6

08005ef4 <vfiprintf>:
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	460a      	mov	r2, r1
 8005ef8:	4601      	mov	r1, r0
 8005efa:	4802      	ldr	r0, [pc, #8]	; (8005f04 <vfiprintf+0x10>)
 8005efc:	6800      	ldr	r0, [r0, #0]
 8005efe:	f7ff bec9 	b.w	8005c94 <_vfiprintf_r>
 8005f02:	bf00      	nop
 8005f04:	2000000c 	.word	0x2000000c

08005f08 <__cvt>:
 8005f08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f0c:	ec55 4b10 	vmov	r4, r5, d0
 8005f10:	2d00      	cmp	r5, #0
 8005f12:	460e      	mov	r6, r1
 8005f14:	4619      	mov	r1, r3
 8005f16:	462b      	mov	r3, r5
 8005f18:	bfbb      	ittet	lt
 8005f1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f1e:	461d      	movlt	r5, r3
 8005f20:	2300      	movge	r3, #0
 8005f22:	232d      	movlt	r3, #45	; 0x2d
 8005f24:	700b      	strb	r3, [r1, #0]
 8005f26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f2c:	4691      	mov	r9, r2
 8005f2e:	f023 0820 	bic.w	r8, r3, #32
 8005f32:	bfbc      	itt	lt
 8005f34:	4622      	movlt	r2, r4
 8005f36:	4614      	movlt	r4, r2
 8005f38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f3c:	d005      	beq.n	8005f4a <__cvt+0x42>
 8005f3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f42:	d100      	bne.n	8005f46 <__cvt+0x3e>
 8005f44:	3601      	adds	r6, #1
 8005f46:	2102      	movs	r1, #2
 8005f48:	e000      	b.n	8005f4c <__cvt+0x44>
 8005f4a:	2103      	movs	r1, #3
 8005f4c:	ab03      	add	r3, sp, #12
 8005f4e:	9301      	str	r3, [sp, #4]
 8005f50:	ab02      	add	r3, sp, #8
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	ec45 4b10 	vmov	d0, r4, r5
 8005f58:	4653      	mov	r3, sl
 8005f5a:	4632      	mov	r2, r6
 8005f5c:	f001 ff34 	bl	8007dc8 <_dtoa_r>
 8005f60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f64:	4607      	mov	r7, r0
 8005f66:	d102      	bne.n	8005f6e <__cvt+0x66>
 8005f68:	f019 0f01 	tst.w	r9, #1
 8005f6c:	d022      	beq.n	8005fb4 <__cvt+0xac>
 8005f6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f72:	eb07 0906 	add.w	r9, r7, r6
 8005f76:	d110      	bne.n	8005f9a <__cvt+0x92>
 8005f78:	783b      	ldrb	r3, [r7, #0]
 8005f7a:	2b30      	cmp	r3, #48	; 0x30
 8005f7c:	d10a      	bne.n	8005f94 <__cvt+0x8c>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2300      	movs	r3, #0
 8005f82:	4620      	mov	r0, r4
 8005f84:	4629      	mov	r1, r5
 8005f86:	f7fa fd9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f8a:	b918      	cbnz	r0, 8005f94 <__cvt+0x8c>
 8005f8c:	f1c6 0601 	rsb	r6, r6, #1
 8005f90:	f8ca 6000 	str.w	r6, [sl]
 8005f94:	f8da 3000 	ldr.w	r3, [sl]
 8005f98:	4499      	add	r9, r3
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	f7fa fd91 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fa6:	b108      	cbz	r0, 8005fac <__cvt+0xa4>
 8005fa8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fac:	2230      	movs	r2, #48	; 0x30
 8005fae:	9b03      	ldr	r3, [sp, #12]
 8005fb0:	454b      	cmp	r3, r9
 8005fb2:	d307      	bcc.n	8005fc4 <__cvt+0xbc>
 8005fb4:	9b03      	ldr	r3, [sp, #12]
 8005fb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fb8:	1bdb      	subs	r3, r3, r7
 8005fba:	4638      	mov	r0, r7
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	b004      	add	sp, #16
 8005fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fc4:	1c59      	adds	r1, r3, #1
 8005fc6:	9103      	str	r1, [sp, #12]
 8005fc8:	701a      	strb	r2, [r3, #0]
 8005fca:	e7f0      	b.n	8005fae <__cvt+0xa6>

08005fcc <__exponent>:
 8005fcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2900      	cmp	r1, #0
 8005fd2:	bfb8      	it	lt
 8005fd4:	4249      	neglt	r1, r1
 8005fd6:	f803 2b02 	strb.w	r2, [r3], #2
 8005fda:	bfb4      	ite	lt
 8005fdc:	222d      	movlt	r2, #45	; 0x2d
 8005fde:	222b      	movge	r2, #43	; 0x2b
 8005fe0:	2909      	cmp	r1, #9
 8005fe2:	7042      	strb	r2, [r0, #1]
 8005fe4:	dd2a      	ble.n	800603c <__exponent+0x70>
 8005fe6:	f10d 0407 	add.w	r4, sp, #7
 8005fea:	46a4      	mov	ip, r4
 8005fec:	270a      	movs	r7, #10
 8005fee:	46a6      	mov	lr, r4
 8005ff0:	460a      	mov	r2, r1
 8005ff2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005ff6:	fb07 1516 	mls	r5, r7, r6, r1
 8005ffa:	3530      	adds	r5, #48	; 0x30
 8005ffc:	2a63      	cmp	r2, #99	; 0x63
 8005ffe:	f104 34ff 	add.w	r4, r4, #4294967295
 8006002:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006006:	4631      	mov	r1, r6
 8006008:	dcf1      	bgt.n	8005fee <__exponent+0x22>
 800600a:	3130      	adds	r1, #48	; 0x30
 800600c:	f1ae 0502 	sub.w	r5, lr, #2
 8006010:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006014:	1c44      	adds	r4, r0, #1
 8006016:	4629      	mov	r1, r5
 8006018:	4561      	cmp	r1, ip
 800601a:	d30a      	bcc.n	8006032 <__exponent+0x66>
 800601c:	f10d 0209 	add.w	r2, sp, #9
 8006020:	eba2 020e 	sub.w	r2, r2, lr
 8006024:	4565      	cmp	r5, ip
 8006026:	bf88      	it	hi
 8006028:	2200      	movhi	r2, #0
 800602a:	4413      	add	r3, r2
 800602c:	1a18      	subs	r0, r3, r0
 800602e:	b003      	add	sp, #12
 8006030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006032:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006036:	f804 2f01 	strb.w	r2, [r4, #1]!
 800603a:	e7ed      	b.n	8006018 <__exponent+0x4c>
 800603c:	2330      	movs	r3, #48	; 0x30
 800603e:	3130      	adds	r1, #48	; 0x30
 8006040:	7083      	strb	r3, [r0, #2]
 8006042:	70c1      	strb	r1, [r0, #3]
 8006044:	1d03      	adds	r3, r0, #4
 8006046:	e7f1      	b.n	800602c <__exponent+0x60>

08006048 <_printf_float>:
 8006048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800604c:	ed2d 8b02 	vpush	{d8}
 8006050:	b08d      	sub	sp, #52	; 0x34
 8006052:	460c      	mov	r4, r1
 8006054:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006058:	4616      	mov	r6, r2
 800605a:	461f      	mov	r7, r3
 800605c:	4605      	mov	r5, r0
 800605e:	f003 f811 	bl	8009084 <_localeconv_r>
 8006062:	f8d0 a000 	ldr.w	sl, [r0]
 8006066:	4650      	mov	r0, sl
 8006068:	f7fa f8b2 	bl	80001d0 <strlen>
 800606c:	2300      	movs	r3, #0
 800606e:	930a      	str	r3, [sp, #40]	; 0x28
 8006070:	6823      	ldr	r3, [r4, #0]
 8006072:	9305      	str	r3, [sp, #20]
 8006074:	f8d8 3000 	ldr.w	r3, [r8]
 8006078:	f894 b018 	ldrb.w	fp, [r4, #24]
 800607c:	3307      	adds	r3, #7
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	f103 0208 	add.w	r2, r3, #8
 8006086:	f8c8 2000 	str.w	r2, [r8]
 800608a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006092:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006096:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800609a:	9307      	str	r3, [sp, #28]
 800609c:	f8cd 8018 	str.w	r8, [sp, #24]
 80060a0:	ee08 0a10 	vmov	s16, r0
 80060a4:	4b9f      	ldr	r3, [pc, #636]	; (8006324 <_printf_float+0x2dc>)
 80060a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060aa:	f04f 32ff 	mov.w	r2, #4294967295
 80060ae:	f7fa fd3d 	bl	8000b2c <__aeabi_dcmpun>
 80060b2:	bb88      	cbnz	r0, 8006118 <_printf_float+0xd0>
 80060b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060b8:	4b9a      	ldr	r3, [pc, #616]	; (8006324 <_printf_float+0x2dc>)
 80060ba:	f04f 32ff 	mov.w	r2, #4294967295
 80060be:	f7fa fd17 	bl	8000af0 <__aeabi_dcmple>
 80060c2:	bb48      	cbnz	r0, 8006118 <_printf_float+0xd0>
 80060c4:	2200      	movs	r2, #0
 80060c6:	2300      	movs	r3, #0
 80060c8:	4640      	mov	r0, r8
 80060ca:	4649      	mov	r1, r9
 80060cc:	f7fa fd06 	bl	8000adc <__aeabi_dcmplt>
 80060d0:	b110      	cbz	r0, 80060d8 <_printf_float+0x90>
 80060d2:	232d      	movs	r3, #45	; 0x2d
 80060d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060d8:	4b93      	ldr	r3, [pc, #588]	; (8006328 <_printf_float+0x2e0>)
 80060da:	4894      	ldr	r0, [pc, #592]	; (800632c <_printf_float+0x2e4>)
 80060dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80060e0:	bf94      	ite	ls
 80060e2:	4698      	movls	r8, r3
 80060e4:	4680      	movhi	r8, r0
 80060e6:	2303      	movs	r3, #3
 80060e8:	6123      	str	r3, [r4, #16]
 80060ea:	9b05      	ldr	r3, [sp, #20]
 80060ec:	f023 0204 	bic.w	r2, r3, #4
 80060f0:	6022      	str	r2, [r4, #0]
 80060f2:	f04f 0900 	mov.w	r9, #0
 80060f6:	9700      	str	r7, [sp, #0]
 80060f8:	4633      	mov	r3, r6
 80060fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80060fc:	4621      	mov	r1, r4
 80060fe:	4628      	mov	r0, r5
 8006100:	f000 f9d8 	bl	80064b4 <_printf_common>
 8006104:	3001      	adds	r0, #1
 8006106:	f040 8090 	bne.w	800622a <_printf_float+0x1e2>
 800610a:	f04f 30ff 	mov.w	r0, #4294967295
 800610e:	b00d      	add	sp, #52	; 0x34
 8006110:	ecbd 8b02 	vpop	{d8}
 8006114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006118:	4642      	mov	r2, r8
 800611a:	464b      	mov	r3, r9
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa fd04 	bl	8000b2c <__aeabi_dcmpun>
 8006124:	b140      	cbz	r0, 8006138 <_printf_float+0xf0>
 8006126:	464b      	mov	r3, r9
 8006128:	2b00      	cmp	r3, #0
 800612a:	bfbc      	itt	lt
 800612c:	232d      	movlt	r3, #45	; 0x2d
 800612e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006132:	487f      	ldr	r0, [pc, #508]	; (8006330 <_printf_float+0x2e8>)
 8006134:	4b7f      	ldr	r3, [pc, #508]	; (8006334 <_printf_float+0x2ec>)
 8006136:	e7d1      	b.n	80060dc <_printf_float+0x94>
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800613e:	9206      	str	r2, [sp, #24]
 8006140:	1c5a      	adds	r2, r3, #1
 8006142:	d13f      	bne.n	80061c4 <_printf_float+0x17c>
 8006144:	2306      	movs	r3, #6
 8006146:	6063      	str	r3, [r4, #4]
 8006148:	9b05      	ldr	r3, [sp, #20]
 800614a:	6861      	ldr	r1, [r4, #4]
 800614c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006150:	2300      	movs	r3, #0
 8006152:	9303      	str	r3, [sp, #12]
 8006154:	ab0a      	add	r3, sp, #40	; 0x28
 8006156:	e9cd b301 	strd	fp, r3, [sp, #4]
 800615a:	ab09      	add	r3, sp, #36	; 0x24
 800615c:	ec49 8b10 	vmov	d0, r8, r9
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	6022      	str	r2, [r4, #0]
 8006164:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006168:	4628      	mov	r0, r5
 800616a:	f7ff fecd 	bl	8005f08 <__cvt>
 800616e:	9b06      	ldr	r3, [sp, #24]
 8006170:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006172:	2b47      	cmp	r3, #71	; 0x47
 8006174:	4680      	mov	r8, r0
 8006176:	d108      	bne.n	800618a <_printf_float+0x142>
 8006178:	1cc8      	adds	r0, r1, #3
 800617a:	db02      	blt.n	8006182 <_printf_float+0x13a>
 800617c:	6863      	ldr	r3, [r4, #4]
 800617e:	4299      	cmp	r1, r3
 8006180:	dd41      	ble.n	8006206 <_printf_float+0x1be>
 8006182:	f1ab 0b02 	sub.w	fp, fp, #2
 8006186:	fa5f fb8b 	uxtb.w	fp, fp
 800618a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800618e:	d820      	bhi.n	80061d2 <_printf_float+0x18a>
 8006190:	3901      	subs	r1, #1
 8006192:	465a      	mov	r2, fp
 8006194:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006198:	9109      	str	r1, [sp, #36]	; 0x24
 800619a:	f7ff ff17 	bl	8005fcc <__exponent>
 800619e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061a0:	1813      	adds	r3, r2, r0
 80061a2:	2a01      	cmp	r2, #1
 80061a4:	4681      	mov	r9, r0
 80061a6:	6123      	str	r3, [r4, #16]
 80061a8:	dc02      	bgt.n	80061b0 <_printf_float+0x168>
 80061aa:	6822      	ldr	r2, [r4, #0]
 80061ac:	07d2      	lsls	r2, r2, #31
 80061ae:	d501      	bpl.n	80061b4 <_printf_float+0x16c>
 80061b0:	3301      	adds	r3, #1
 80061b2:	6123      	str	r3, [r4, #16]
 80061b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d09c      	beq.n	80060f6 <_printf_float+0xae>
 80061bc:	232d      	movs	r3, #45	; 0x2d
 80061be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061c2:	e798      	b.n	80060f6 <_printf_float+0xae>
 80061c4:	9a06      	ldr	r2, [sp, #24]
 80061c6:	2a47      	cmp	r2, #71	; 0x47
 80061c8:	d1be      	bne.n	8006148 <_printf_float+0x100>
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1bc      	bne.n	8006148 <_printf_float+0x100>
 80061ce:	2301      	movs	r3, #1
 80061d0:	e7b9      	b.n	8006146 <_printf_float+0xfe>
 80061d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80061d6:	d118      	bne.n	800620a <_printf_float+0x1c2>
 80061d8:	2900      	cmp	r1, #0
 80061da:	6863      	ldr	r3, [r4, #4]
 80061dc:	dd0b      	ble.n	80061f6 <_printf_float+0x1ae>
 80061de:	6121      	str	r1, [r4, #16]
 80061e0:	b913      	cbnz	r3, 80061e8 <_printf_float+0x1a0>
 80061e2:	6822      	ldr	r2, [r4, #0]
 80061e4:	07d0      	lsls	r0, r2, #31
 80061e6:	d502      	bpl.n	80061ee <_printf_float+0x1a6>
 80061e8:	3301      	adds	r3, #1
 80061ea:	440b      	add	r3, r1
 80061ec:	6123      	str	r3, [r4, #16]
 80061ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80061f0:	f04f 0900 	mov.w	r9, #0
 80061f4:	e7de      	b.n	80061b4 <_printf_float+0x16c>
 80061f6:	b913      	cbnz	r3, 80061fe <_printf_float+0x1b6>
 80061f8:	6822      	ldr	r2, [r4, #0]
 80061fa:	07d2      	lsls	r2, r2, #31
 80061fc:	d501      	bpl.n	8006202 <_printf_float+0x1ba>
 80061fe:	3302      	adds	r3, #2
 8006200:	e7f4      	b.n	80061ec <_printf_float+0x1a4>
 8006202:	2301      	movs	r3, #1
 8006204:	e7f2      	b.n	80061ec <_printf_float+0x1a4>
 8006206:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800620a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800620c:	4299      	cmp	r1, r3
 800620e:	db05      	blt.n	800621c <_printf_float+0x1d4>
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	6121      	str	r1, [r4, #16]
 8006214:	07d8      	lsls	r0, r3, #31
 8006216:	d5ea      	bpl.n	80061ee <_printf_float+0x1a6>
 8006218:	1c4b      	adds	r3, r1, #1
 800621a:	e7e7      	b.n	80061ec <_printf_float+0x1a4>
 800621c:	2900      	cmp	r1, #0
 800621e:	bfd4      	ite	le
 8006220:	f1c1 0202 	rsble	r2, r1, #2
 8006224:	2201      	movgt	r2, #1
 8006226:	4413      	add	r3, r2
 8006228:	e7e0      	b.n	80061ec <_printf_float+0x1a4>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	055a      	lsls	r2, r3, #21
 800622e:	d407      	bmi.n	8006240 <_printf_float+0x1f8>
 8006230:	6923      	ldr	r3, [r4, #16]
 8006232:	4642      	mov	r2, r8
 8006234:	4631      	mov	r1, r6
 8006236:	4628      	mov	r0, r5
 8006238:	47b8      	blx	r7
 800623a:	3001      	adds	r0, #1
 800623c:	d12c      	bne.n	8006298 <_printf_float+0x250>
 800623e:	e764      	b.n	800610a <_printf_float+0xc2>
 8006240:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006244:	f240 80e0 	bls.w	8006408 <_printf_float+0x3c0>
 8006248:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800624c:	2200      	movs	r2, #0
 800624e:	2300      	movs	r3, #0
 8006250:	f7fa fc3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006254:	2800      	cmp	r0, #0
 8006256:	d034      	beq.n	80062c2 <_printf_float+0x27a>
 8006258:	4a37      	ldr	r2, [pc, #220]	; (8006338 <_printf_float+0x2f0>)
 800625a:	2301      	movs	r3, #1
 800625c:	4631      	mov	r1, r6
 800625e:	4628      	mov	r0, r5
 8006260:	47b8      	blx	r7
 8006262:	3001      	adds	r0, #1
 8006264:	f43f af51 	beq.w	800610a <_printf_float+0xc2>
 8006268:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800626c:	429a      	cmp	r2, r3
 800626e:	db02      	blt.n	8006276 <_printf_float+0x22e>
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	07d8      	lsls	r0, r3, #31
 8006274:	d510      	bpl.n	8006298 <_printf_float+0x250>
 8006276:	ee18 3a10 	vmov	r3, s16
 800627a:	4652      	mov	r2, sl
 800627c:	4631      	mov	r1, r6
 800627e:	4628      	mov	r0, r5
 8006280:	47b8      	blx	r7
 8006282:	3001      	adds	r0, #1
 8006284:	f43f af41 	beq.w	800610a <_printf_float+0xc2>
 8006288:	f04f 0800 	mov.w	r8, #0
 800628c:	f104 091a 	add.w	r9, r4, #26
 8006290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006292:	3b01      	subs	r3, #1
 8006294:	4543      	cmp	r3, r8
 8006296:	dc09      	bgt.n	80062ac <_printf_float+0x264>
 8006298:	6823      	ldr	r3, [r4, #0]
 800629a:	079b      	lsls	r3, r3, #30
 800629c:	f100 8105 	bmi.w	80064aa <_printf_float+0x462>
 80062a0:	68e0      	ldr	r0, [r4, #12]
 80062a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062a4:	4298      	cmp	r0, r3
 80062a6:	bfb8      	it	lt
 80062a8:	4618      	movlt	r0, r3
 80062aa:	e730      	b.n	800610e <_printf_float+0xc6>
 80062ac:	2301      	movs	r3, #1
 80062ae:	464a      	mov	r2, r9
 80062b0:	4631      	mov	r1, r6
 80062b2:	4628      	mov	r0, r5
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f af27 	beq.w	800610a <_printf_float+0xc2>
 80062bc:	f108 0801 	add.w	r8, r8, #1
 80062c0:	e7e6      	b.n	8006290 <_printf_float+0x248>
 80062c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	dc39      	bgt.n	800633c <_printf_float+0x2f4>
 80062c8:	4a1b      	ldr	r2, [pc, #108]	; (8006338 <_printf_float+0x2f0>)
 80062ca:	2301      	movs	r3, #1
 80062cc:	4631      	mov	r1, r6
 80062ce:	4628      	mov	r0, r5
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f af19 	beq.w	800610a <_printf_float+0xc2>
 80062d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062dc:	4313      	orrs	r3, r2
 80062de:	d102      	bne.n	80062e6 <_printf_float+0x29e>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	07d9      	lsls	r1, r3, #31
 80062e4:	d5d8      	bpl.n	8006298 <_printf_float+0x250>
 80062e6:	ee18 3a10 	vmov	r3, s16
 80062ea:	4652      	mov	r2, sl
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	f43f af09 	beq.w	800610a <_printf_float+0xc2>
 80062f8:	f04f 0900 	mov.w	r9, #0
 80062fc:	f104 0a1a 	add.w	sl, r4, #26
 8006300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006302:	425b      	negs	r3, r3
 8006304:	454b      	cmp	r3, r9
 8006306:	dc01      	bgt.n	800630c <_printf_float+0x2c4>
 8006308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800630a:	e792      	b.n	8006232 <_printf_float+0x1ea>
 800630c:	2301      	movs	r3, #1
 800630e:	4652      	mov	r2, sl
 8006310:	4631      	mov	r1, r6
 8006312:	4628      	mov	r0, r5
 8006314:	47b8      	blx	r7
 8006316:	3001      	adds	r0, #1
 8006318:	f43f aef7 	beq.w	800610a <_printf_float+0xc2>
 800631c:	f109 0901 	add.w	r9, r9, #1
 8006320:	e7ee      	b.n	8006300 <_printf_float+0x2b8>
 8006322:	bf00      	nop
 8006324:	7fefffff 	.word	0x7fefffff
 8006328:	0800ade1 	.word	0x0800ade1
 800632c:	0800ade5 	.word	0x0800ade5
 8006330:	0800aded 	.word	0x0800aded
 8006334:	0800ade9 	.word	0x0800ade9
 8006338:	0800adf1 	.word	0x0800adf1
 800633c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800633e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006340:	429a      	cmp	r2, r3
 8006342:	bfa8      	it	ge
 8006344:	461a      	movge	r2, r3
 8006346:	2a00      	cmp	r2, #0
 8006348:	4691      	mov	r9, r2
 800634a:	dc37      	bgt.n	80063bc <_printf_float+0x374>
 800634c:	f04f 0b00 	mov.w	fp, #0
 8006350:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006354:	f104 021a 	add.w	r2, r4, #26
 8006358:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800635a:	9305      	str	r3, [sp, #20]
 800635c:	eba3 0309 	sub.w	r3, r3, r9
 8006360:	455b      	cmp	r3, fp
 8006362:	dc33      	bgt.n	80063cc <_printf_float+0x384>
 8006364:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006368:	429a      	cmp	r2, r3
 800636a:	db3b      	blt.n	80063e4 <_printf_float+0x39c>
 800636c:	6823      	ldr	r3, [r4, #0]
 800636e:	07da      	lsls	r2, r3, #31
 8006370:	d438      	bmi.n	80063e4 <_printf_float+0x39c>
 8006372:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006374:	9a05      	ldr	r2, [sp, #20]
 8006376:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006378:	1a9a      	subs	r2, r3, r2
 800637a:	eba3 0901 	sub.w	r9, r3, r1
 800637e:	4591      	cmp	r9, r2
 8006380:	bfa8      	it	ge
 8006382:	4691      	movge	r9, r2
 8006384:	f1b9 0f00 	cmp.w	r9, #0
 8006388:	dc35      	bgt.n	80063f6 <_printf_float+0x3ae>
 800638a:	f04f 0800 	mov.w	r8, #0
 800638e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006392:	f104 0a1a 	add.w	sl, r4, #26
 8006396:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800639a:	1a9b      	subs	r3, r3, r2
 800639c:	eba3 0309 	sub.w	r3, r3, r9
 80063a0:	4543      	cmp	r3, r8
 80063a2:	f77f af79 	ble.w	8006298 <_printf_float+0x250>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4652      	mov	r2, sl
 80063aa:	4631      	mov	r1, r6
 80063ac:	4628      	mov	r0, r5
 80063ae:	47b8      	blx	r7
 80063b0:	3001      	adds	r0, #1
 80063b2:	f43f aeaa 	beq.w	800610a <_printf_float+0xc2>
 80063b6:	f108 0801 	add.w	r8, r8, #1
 80063ba:	e7ec      	b.n	8006396 <_printf_float+0x34e>
 80063bc:	4613      	mov	r3, r2
 80063be:	4631      	mov	r1, r6
 80063c0:	4642      	mov	r2, r8
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b8      	blx	r7
 80063c6:	3001      	adds	r0, #1
 80063c8:	d1c0      	bne.n	800634c <_printf_float+0x304>
 80063ca:	e69e      	b.n	800610a <_printf_float+0xc2>
 80063cc:	2301      	movs	r3, #1
 80063ce:	4631      	mov	r1, r6
 80063d0:	4628      	mov	r0, r5
 80063d2:	9205      	str	r2, [sp, #20]
 80063d4:	47b8      	blx	r7
 80063d6:	3001      	adds	r0, #1
 80063d8:	f43f ae97 	beq.w	800610a <_printf_float+0xc2>
 80063dc:	9a05      	ldr	r2, [sp, #20]
 80063de:	f10b 0b01 	add.w	fp, fp, #1
 80063e2:	e7b9      	b.n	8006358 <_printf_float+0x310>
 80063e4:	ee18 3a10 	vmov	r3, s16
 80063e8:	4652      	mov	r2, sl
 80063ea:	4631      	mov	r1, r6
 80063ec:	4628      	mov	r0, r5
 80063ee:	47b8      	blx	r7
 80063f0:	3001      	adds	r0, #1
 80063f2:	d1be      	bne.n	8006372 <_printf_float+0x32a>
 80063f4:	e689      	b.n	800610a <_printf_float+0xc2>
 80063f6:	9a05      	ldr	r2, [sp, #20]
 80063f8:	464b      	mov	r3, r9
 80063fa:	4442      	add	r2, r8
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	d1c1      	bne.n	800638a <_printf_float+0x342>
 8006406:	e680      	b.n	800610a <_printf_float+0xc2>
 8006408:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800640a:	2a01      	cmp	r2, #1
 800640c:	dc01      	bgt.n	8006412 <_printf_float+0x3ca>
 800640e:	07db      	lsls	r3, r3, #31
 8006410:	d538      	bpl.n	8006484 <_printf_float+0x43c>
 8006412:	2301      	movs	r3, #1
 8006414:	4642      	mov	r2, r8
 8006416:	4631      	mov	r1, r6
 8006418:	4628      	mov	r0, r5
 800641a:	47b8      	blx	r7
 800641c:	3001      	adds	r0, #1
 800641e:	f43f ae74 	beq.w	800610a <_printf_float+0xc2>
 8006422:	ee18 3a10 	vmov	r3, s16
 8006426:	4652      	mov	r2, sl
 8006428:	4631      	mov	r1, r6
 800642a:	4628      	mov	r0, r5
 800642c:	47b8      	blx	r7
 800642e:	3001      	adds	r0, #1
 8006430:	f43f ae6b 	beq.w	800610a <_printf_float+0xc2>
 8006434:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006438:	2200      	movs	r2, #0
 800643a:	2300      	movs	r3, #0
 800643c:	f7fa fb44 	bl	8000ac8 <__aeabi_dcmpeq>
 8006440:	b9d8      	cbnz	r0, 800647a <_printf_float+0x432>
 8006442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006444:	f108 0201 	add.w	r2, r8, #1
 8006448:	3b01      	subs	r3, #1
 800644a:	4631      	mov	r1, r6
 800644c:	4628      	mov	r0, r5
 800644e:	47b8      	blx	r7
 8006450:	3001      	adds	r0, #1
 8006452:	d10e      	bne.n	8006472 <_printf_float+0x42a>
 8006454:	e659      	b.n	800610a <_printf_float+0xc2>
 8006456:	2301      	movs	r3, #1
 8006458:	4652      	mov	r2, sl
 800645a:	4631      	mov	r1, r6
 800645c:	4628      	mov	r0, r5
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f ae52 	beq.w	800610a <_printf_float+0xc2>
 8006466:	f108 0801 	add.w	r8, r8, #1
 800646a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800646c:	3b01      	subs	r3, #1
 800646e:	4543      	cmp	r3, r8
 8006470:	dcf1      	bgt.n	8006456 <_printf_float+0x40e>
 8006472:	464b      	mov	r3, r9
 8006474:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006478:	e6dc      	b.n	8006234 <_printf_float+0x1ec>
 800647a:	f04f 0800 	mov.w	r8, #0
 800647e:	f104 0a1a 	add.w	sl, r4, #26
 8006482:	e7f2      	b.n	800646a <_printf_float+0x422>
 8006484:	2301      	movs	r3, #1
 8006486:	4642      	mov	r2, r8
 8006488:	e7df      	b.n	800644a <_printf_float+0x402>
 800648a:	2301      	movs	r3, #1
 800648c:	464a      	mov	r2, r9
 800648e:	4631      	mov	r1, r6
 8006490:	4628      	mov	r0, r5
 8006492:	47b8      	blx	r7
 8006494:	3001      	adds	r0, #1
 8006496:	f43f ae38 	beq.w	800610a <_printf_float+0xc2>
 800649a:	f108 0801 	add.w	r8, r8, #1
 800649e:	68e3      	ldr	r3, [r4, #12]
 80064a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064a2:	1a5b      	subs	r3, r3, r1
 80064a4:	4543      	cmp	r3, r8
 80064a6:	dcf0      	bgt.n	800648a <_printf_float+0x442>
 80064a8:	e6fa      	b.n	80062a0 <_printf_float+0x258>
 80064aa:	f04f 0800 	mov.w	r8, #0
 80064ae:	f104 0919 	add.w	r9, r4, #25
 80064b2:	e7f4      	b.n	800649e <_printf_float+0x456>

080064b4 <_printf_common>:
 80064b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b8:	4616      	mov	r6, r2
 80064ba:	4699      	mov	r9, r3
 80064bc:	688a      	ldr	r2, [r1, #8]
 80064be:	690b      	ldr	r3, [r1, #16]
 80064c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064c4:	4293      	cmp	r3, r2
 80064c6:	bfb8      	it	lt
 80064c8:	4613      	movlt	r3, r2
 80064ca:	6033      	str	r3, [r6, #0]
 80064cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064d0:	4607      	mov	r7, r0
 80064d2:	460c      	mov	r4, r1
 80064d4:	b10a      	cbz	r2, 80064da <_printf_common+0x26>
 80064d6:	3301      	adds	r3, #1
 80064d8:	6033      	str	r3, [r6, #0]
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	0699      	lsls	r1, r3, #26
 80064de:	bf42      	ittt	mi
 80064e0:	6833      	ldrmi	r3, [r6, #0]
 80064e2:	3302      	addmi	r3, #2
 80064e4:	6033      	strmi	r3, [r6, #0]
 80064e6:	6825      	ldr	r5, [r4, #0]
 80064e8:	f015 0506 	ands.w	r5, r5, #6
 80064ec:	d106      	bne.n	80064fc <_printf_common+0x48>
 80064ee:	f104 0a19 	add.w	sl, r4, #25
 80064f2:	68e3      	ldr	r3, [r4, #12]
 80064f4:	6832      	ldr	r2, [r6, #0]
 80064f6:	1a9b      	subs	r3, r3, r2
 80064f8:	42ab      	cmp	r3, r5
 80064fa:	dc26      	bgt.n	800654a <_printf_common+0x96>
 80064fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006500:	1e13      	subs	r3, r2, #0
 8006502:	6822      	ldr	r2, [r4, #0]
 8006504:	bf18      	it	ne
 8006506:	2301      	movne	r3, #1
 8006508:	0692      	lsls	r2, r2, #26
 800650a:	d42b      	bmi.n	8006564 <_printf_common+0xb0>
 800650c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006510:	4649      	mov	r1, r9
 8006512:	4638      	mov	r0, r7
 8006514:	47c0      	blx	r8
 8006516:	3001      	adds	r0, #1
 8006518:	d01e      	beq.n	8006558 <_printf_common+0xa4>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	68e5      	ldr	r5, [r4, #12]
 800651e:	6832      	ldr	r2, [r6, #0]
 8006520:	f003 0306 	and.w	r3, r3, #6
 8006524:	2b04      	cmp	r3, #4
 8006526:	bf08      	it	eq
 8006528:	1aad      	subeq	r5, r5, r2
 800652a:	68a3      	ldr	r3, [r4, #8]
 800652c:	6922      	ldr	r2, [r4, #16]
 800652e:	bf0c      	ite	eq
 8006530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006534:	2500      	movne	r5, #0
 8006536:	4293      	cmp	r3, r2
 8006538:	bfc4      	itt	gt
 800653a:	1a9b      	subgt	r3, r3, r2
 800653c:	18ed      	addgt	r5, r5, r3
 800653e:	2600      	movs	r6, #0
 8006540:	341a      	adds	r4, #26
 8006542:	42b5      	cmp	r5, r6
 8006544:	d11a      	bne.n	800657c <_printf_common+0xc8>
 8006546:	2000      	movs	r0, #0
 8006548:	e008      	b.n	800655c <_printf_common+0xa8>
 800654a:	2301      	movs	r3, #1
 800654c:	4652      	mov	r2, sl
 800654e:	4649      	mov	r1, r9
 8006550:	4638      	mov	r0, r7
 8006552:	47c0      	blx	r8
 8006554:	3001      	adds	r0, #1
 8006556:	d103      	bne.n	8006560 <_printf_common+0xac>
 8006558:	f04f 30ff 	mov.w	r0, #4294967295
 800655c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006560:	3501      	adds	r5, #1
 8006562:	e7c6      	b.n	80064f2 <_printf_common+0x3e>
 8006564:	18e1      	adds	r1, r4, r3
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	2030      	movs	r0, #48	; 0x30
 800656a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800656e:	4422      	add	r2, r4
 8006570:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006574:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006578:	3302      	adds	r3, #2
 800657a:	e7c7      	b.n	800650c <_printf_common+0x58>
 800657c:	2301      	movs	r3, #1
 800657e:	4622      	mov	r2, r4
 8006580:	4649      	mov	r1, r9
 8006582:	4638      	mov	r0, r7
 8006584:	47c0      	blx	r8
 8006586:	3001      	adds	r0, #1
 8006588:	d0e6      	beq.n	8006558 <_printf_common+0xa4>
 800658a:	3601      	adds	r6, #1
 800658c:	e7d9      	b.n	8006542 <_printf_common+0x8e>
	...

08006590 <_printf_i>:
 8006590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006594:	7e0f      	ldrb	r7, [r1, #24]
 8006596:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006598:	2f78      	cmp	r7, #120	; 0x78
 800659a:	4691      	mov	r9, r2
 800659c:	4680      	mov	r8, r0
 800659e:	460c      	mov	r4, r1
 80065a0:	469a      	mov	sl, r3
 80065a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065a6:	d807      	bhi.n	80065b8 <_printf_i+0x28>
 80065a8:	2f62      	cmp	r7, #98	; 0x62
 80065aa:	d80a      	bhi.n	80065c2 <_printf_i+0x32>
 80065ac:	2f00      	cmp	r7, #0
 80065ae:	f000 80d8 	beq.w	8006762 <_printf_i+0x1d2>
 80065b2:	2f58      	cmp	r7, #88	; 0x58
 80065b4:	f000 80a3 	beq.w	80066fe <_printf_i+0x16e>
 80065b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065c0:	e03a      	b.n	8006638 <_printf_i+0xa8>
 80065c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065c6:	2b15      	cmp	r3, #21
 80065c8:	d8f6      	bhi.n	80065b8 <_printf_i+0x28>
 80065ca:	a101      	add	r1, pc, #4	; (adr r1, 80065d0 <_printf_i+0x40>)
 80065cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065d0:	08006629 	.word	0x08006629
 80065d4:	0800663d 	.word	0x0800663d
 80065d8:	080065b9 	.word	0x080065b9
 80065dc:	080065b9 	.word	0x080065b9
 80065e0:	080065b9 	.word	0x080065b9
 80065e4:	080065b9 	.word	0x080065b9
 80065e8:	0800663d 	.word	0x0800663d
 80065ec:	080065b9 	.word	0x080065b9
 80065f0:	080065b9 	.word	0x080065b9
 80065f4:	080065b9 	.word	0x080065b9
 80065f8:	080065b9 	.word	0x080065b9
 80065fc:	08006749 	.word	0x08006749
 8006600:	0800666d 	.word	0x0800666d
 8006604:	0800672b 	.word	0x0800672b
 8006608:	080065b9 	.word	0x080065b9
 800660c:	080065b9 	.word	0x080065b9
 8006610:	0800676b 	.word	0x0800676b
 8006614:	080065b9 	.word	0x080065b9
 8006618:	0800666d 	.word	0x0800666d
 800661c:	080065b9 	.word	0x080065b9
 8006620:	080065b9 	.word	0x080065b9
 8006624:	08006733 	.word	0x08006733
 8006628:	682b      	ldr	r3, [r5, #0]
 800662a:	1d1a      	adds	r2, r3, #4
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	602a      	str	r2, [r5, #0]
 8006630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006638:	2301      	movs	r3, #1
 800663a:	e0a3      	b.n	8006784 <_printf_i+0x1f4>
 800663c:	6820      	ldr	r0, [r4, #0]
 800663e:	6829      	ldr	r1, [r5, #0]
 8006640:	0606      	lsls	r6, r0, #24
 8006642:	f101 0304 	add.w	r3, r1, #4
 8006646:	d50a      	bpl.n	800665e <_printf_i+0xce>
 8006648:	680e      	ldr	r6, [r1, #0]
 800664a:	602b      	str	r3, [r5, #0]
 800664c:	2e00      	cmp	r6, #0
 800664e:	da03      	bge.n	8006658 <_printf_i+0xc8>
 8006650:	232d      	movs	r3, #45	; 0x2d
 8006652:	4276      	negs	r6, r6
 8006654:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006658:	485e      	ldr	r0, [pc, #376]	; (80067d4 <_printf_i+0x244>)
 800665a:	230a      	movs	r3, #10
 800665c:	e019      	b.n	8006692 <_printf_i+0x102>
 800665e:	680e      	ldr	r6, [r1, #0]
 8006660:	602b      	str	r3, [r5, #0]
 8006662:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006666:	bf18      	it	ne
 8006668:	b236      	sxthne	r6, r6
 800666a:	e7ef      	b.n	800664c <_printf_i+0xbc>
 800666c:	682b      	ldr	r3, [r5, #0]
 800666e:	6820      	ldr	r0, [r4, #0]
 8006670:	1d19      	adds	r1, r3, #4
 8006672:	6029      	str	r1, [r5, #0]
 8006674:	0601      	lsls	r1, r0, #24
 8006676:	d501      	bpl.n	800667c <_printf_i+0xec>
 8006678:	681e      	ldr	r6, [r3, #0]
 800667a:	e002      	b.n	8006682 <_printf_i+0xf2>
 800667c:	0646      	lsls	r6, r0, #25
 800667e:	d5fb      	bpl.n	8006678 <_printf_i+0xe8>
 8006680:	881e      	ldrh	r6, [r3, #0]
 8006682:	4854      	ldr	r0, [pc, #336]	; (80067d4 <_printf_i+0x244>)
 8006684:	2f6f      	cmp	r7, #111	; 0x6f
 8006686:	bf0c      	ite	eq
 8006688:	2308      	moveq	r3, #8
 800668a:	230a      	movne	r3, #10
 800668c:	2100      	movs	r1, #0
 800668e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006692:	6865      	ldr	r5, [r4, #4]
 8006694:	60a5      	str	r5, [r4, #8]
 8006696:	2d00      	cmp	r5, #0
 8006698:	bfa2      	ittt	ge
 800669a:	6821      	ldrge	r1, [r4, #0]
 800669c:	f021 0104 	bicge.w	r1, r1, #4
 80066a0:	6021      	strge	r1, [r4, #0]
 80066a2:	b90e      	cbnz	r6, 80066a8 <_printf_i+0x118>
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	d04d      	beq.n	8006744 <_printf_i+0x1b4>
 80066a8:	4615      	mov	r5, r2
 80066aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80066ae:	fb03 6711 	mls	r7, r3, r1, r6
 80066b2:	5dc7      	ldrb	r7, [r0, r7]
 80066b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066b8:	4637      	mov	r7, r6
 80066ba:	42bb      	cmp	r3, r7
 80066bc:	460e      	mov	r6, r1
 80066be:	d9f4      	bls.n	80066aa <_printf_i+0x11a>
 80066c0:	2b08      	cmp	r3, #8
 80066c2:	d10b      	bne.n	80066dc <_printf_i+0x14c>
 80066c4:	6823      	ldr	r3, [r4, #0]
 80066c6:	07de      	lsls	r6, r3, #31
 80066c8:	d508      	bpl.n	80066dc <_printf_i+0x14c>
 80066ca:	6923      	ldr	r3, [r4, #16]
 80066cc:	6861      	ldr	r1, [r4, #4]
 80066ce:	4299      	cmp	r1, r3
 80066d0:	bfde      	ittt	le
 80066d2:	2330      	movle	r3, #48	; 0x30
 80066d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066dc:	1b52      	subs	r2, r2, r5
 80066de:	6122      	str	r2, [r4, #16]
 80066e0:	f8cd a000 	str.w	sl, [sp]
 80066e4:	464b      	mov	r3, r9
 80066e6:	aa03      	add	r2, sp, #12
 80066e8:	4621      	mov	r1, r4
 80066ea:	4640      	mov	r0, r8
 80066ec:	f7ff fee2 	bl	80064b4 <_printf_common>
 80066f0:	3001      	adds	r0, #1
 80066f2:	d14c      	bne.n	800678e <_printf_i+0x1fe>
 80066f4:	f04f 30ff 	mov.w	r0, #4294967295
 80066f8:	b004      	add	sp, #16
 80066fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066fe:	4835      	ldr	r0, [pc, #212]	; (80067d4 <_printf_i+0x244>)
 8006700:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006704:	6829      	ldr	r1, [r5, #0]
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	f851 6b04 	ldr.w	r6, [r1], #4
 800670c:	6029      	str	r1, [r5, #0]
 800670e:	061d      	lsls	r5, r3, #24
 8006710:	d514      	bpl.n	800673c <_printf_i+0x1ac>
 8006712:	07df      	lsls	r7, r3, #31
 8006714:	bf44      	itt	mi
 8006716:	f043 0320 	orrmi.w	r3, r3, #32
 800671a:	6023      	strmi	r3, [r4, #0]
 800671c:	b91e      	cbnz	r6, 8006726 <_printf_i+0x196>
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	f023 0320 	bic.w	r3, r3, #32
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	2310      	movs	r3, #16
 8006728:	e7b0      	b.n	800668c <_printf_i+0xfc>
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	f043 0320 	orr.w	r3, r3, #32
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	2378      	movs	r3, #120	; 0x78
 8006734:	4828      	ldr	r0, [pc, #160]	; (80067d8 <_printf_i+0x248>)
 8006736:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800673a:	e7e3      	b.n	8006704 <_printf_i+0x174>
 800673c:	0659      	lsls	r1, r3, #25
 800673e:	bf48      	it	mi
 8006740:	b2b6      	uxthmi	r6, r6
 8006742:	e7e6      	b.n	8006712 <_printf_i+0x182>
 8006744:	4615      	mov	r5, r2
 8006746:	e7bb      	b.n	80066c0 <_printf_i+0x130>
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	6826      	ldr	r6, [r4, #0]
 800674c:	6961      	ldr	r1, [r4, #20]
 800674e:	1d18      	adds	r0, r3, #4
 8006750:	6028      	str	r0, [r5, #0]
 8006752:	0635      	lsls	r5, r6, #24
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	d501      	bpl.n	800675c <_printf_i+0x1cc>
 8006758:	6019      	str	r1, [r3, #0]
 800675a:	e002      	b.n	8006762 <_printf_i+0x1d2>
 800675c:	0670      	lsls	r0, r6, #25
 800675e:	d5fb      	bpl.n	8006758 <_printf_i+0x1c8>
 8006760:	8019      	strh	r1, [r3, #0]
 8006762:	2300      	movs	r3, #0
 8006764:	6123      	str	r3, [r4, #16]
 8006766:	4615      	mov	r5, r2
 8006768:	e7ba      	b.n	80066e0 <_printf_i+0x150>
 800676a:	682b      	ldr	r3, [r5, #0]
 800676c:	1d1a      	adds	r2, r3, #4
 800676e:	602a      	str	r2, [r5, #0]
 8006770:	681d      	ldr	r5, [r3, #0]
 8006772:	6862      	ldr	r2, [r4, #4]
 8006774:	2100      	movs	r1, #0
 8006776:	4628      	mov	r0, r5
 8006778:	f7f9 fd32 	bl	80001e0 <memchr>
 800677c:	b108      	cbz	r0, 8006782 <_printf_i+0x1f2>
 800677e:	1b40      	subs	r0, r0, r5
 8006780:	6060      	str	r0, [r4, #4]
 8006782:	6863      	ldr	r3, [r4, #4]
 8006784:	6123      	str	r3, [r4, #16]
 8006786:	2300      	movs	r3, #0
 8006788:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800678c:	e7a8      	b.n	80066e0 <_printf_i+0x150>
 800678e:	6923      	ldr	r3, [r4, #16]
 8006790:	462a      	mov	r2, r5
 8006792:	4649      	mov	r1, r9
 8006794:	4640      	mov	r0, r8
 8006796:	47d0      	blx	sl
 8006798:	3001      	adds	r0, #1
 800679a:	d0ab      	beq.n	80066f4 <_printf_i+0x164>
 800679c:	6823      	ldr	r3, [r4, #0]
 800679e:	079b      	lsls	r3, r3, #30
 80067a0:	d413      	bmi.n	80067ca <_printf_i+0x23a>
 80067a2:	68e0      	ldr	r0, [r4, #12]
 80067a4:	9b03      	ldr	r3, [sp, #12]
 80067a6:	4298      	cmp	r0, r3
 80067a8:	bfb8      	it	lt
 80067aa:	4618      	movlt	r0, r3
 80067ac:	e7a4      	b.n	80066f8 <_printf_i+0x168>
 80067ae:	2301      	movs	r3, #1
 80067b0:	4632      	mov	r2, r6
 80067b2:	4649      	mov	r1, r9
 80067b4:	4640      	mov	r0, r8
 80067b6:	47d0      	blx	sl
 80067b8:	3001      	adds	r0, #1
 80067ba:	d09b      	beq.n	80066f4 <_printf_i+0x164>
 80067bc:	3501      	adds	r5, #1
 80067be:	68e3      	ldr	r3, [r4, #12]
 80067c0:	9903      	ldr	r1, [sp, #12]
 80067c2:	1a5b      	subs	r3, r3, r1
 80067c4:	42ab      	cmp	r3, r5
 80067c6:	dcf2      	bgt.n	80067ae <_printf_i+0x21e>
 80067c8:	e7eb      	b.n	80067a2 <_printf_i+0x212>
 80067ca:	2500      	movs	r5, #0
 80067cc:	f104 0619 	add.w	r6, r4, #25
 80067d0:	e7f5      	b.n	80067be <_printf_i+0x22e>
 80067d2:	bf00      	nop
 80067d4:	0800adf3 	.word	0x0800adf3
 80067d8:	0800ae04 	.word	0x0800ae04

080067dc <_scanf_float>:
 80067dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e0:	b087      	sub	sp, #28
 80067e2:	4617      	mov	r7, r2
 80067e4:	9303      	str	r3, [sp, #12]
 80067e6:	688b      	ldr	r3, [r1, #8]
 80067e8:	1e5a      	subs	r2, r3, #1
 80067ea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80067ee:	bf83      	ittte	hi
 80067f0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80067f4:	195b      	addhi	r3, r3, r5
 80067f6:	9302      	strhi	r3, [sp, #8]
 80067f8:	2300      	movls	r3, #0
 80067fa:	bf86      	itte	hi
 80067fc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006800:	608b      	strhi	r3, [r1, #8]
 8006802:	9302      	strls	r3, [sp, #8]
 8006804:	680b      	ldr	r3, [r1, #0]
 8006806:	468b      	mov	fp, r1
 8006808:	2500      	movs	r5, #0
 800680a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800680e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006812:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006816:	4680      	mov	r8, r0
 8006818:	460c      	mov	r4, r1
 800681a:	465e      	mov	r6, fp
 800681c:	46aa      	mov	sl, r5
 800681e:	46a9      	mov	r9, r5
 8006820:	9501      	str	r5, [sp, #4]
 8006822:	68a2      	ldr	r2, [r4, #8]
 8006824:	b152      	cbz	r2, 800683c <_scanf_float+0x60>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	2b4e      	cmp	r3, #78	; 0x4e
 800682c:	d864      	bhi.n	80068f8 <_scanf_float+0x11c>
 800682e:	2b40      	cmp	r3, #64	; 0x40
 8006830:	d83c      	bhi.n	80068ac <_scanf_float+0xd0>
 8006832:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006836:	b2c8      	uxtb	r0, r1
 8006838:	280e      	cmp	r0, #14
 800683a:	d93a      	bls.n	80068b2 <_scanf_float+0xd6>
 800683c:	f1b9 0f00 	cmp.w	r9, #0
 8006840:	d003      	beq.n	800684a <_scanf_float+0x6e>
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006848:	6023      	str	r3, [r4, #0]
 800684a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800684e:	f1ba 0f01 	cmp.w	sl, #1
 8006852:	f200 8113 	bhi.w	8006a7c <_scanf_float+0x2a0>
 8006856:	455e      	cmp	r6, fp
 8006858:	f200 8105 	bhi.w	8006a66 <_scanf_float+0x28a>
 800685c:	2501      	movs	r5, #1
 800685e:	4628      	mov	r0, r5
 8006860:	b007      	add	sp, #28
 8006862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006866:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800686a:	2a0d      	cmp	r2, #13
 800686c:	d8e6      	bhi.n	800683c <_scanf_float+0x60>
 800686e:	a101      	add	r1, pc, #4	; (adr r1, 8006874 <_scanf_float+0x98>)
 8006870:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006874:	080069b3 	.word	0x080069b3
 8006878:	0800683d 	.word	0x0800683d
 800687c:	0800683d 	.word	0x0800683d
 8006880:	0800683d 	.word	0x0800683d
 8006884:	08006a13 	.word	0x08006a13
 8006888:	080069eb 	.word	0x080069eb
 800688c:	0800683d 	.word	0x0800683d
 8006890:	0800683d 	.word	0x0800683d
 8006894:	080069c1 	.word	0x080069c1
 8006898:	0800683d 	.word	0x0800683d
 800689c:	0800683d 	.word	0x0800683d
 80068a0:	0800683d 	.word	0x0800683d
 80068a4:	0800683d 	.word	0x0800683d
 80068a8:	08006979 	.word	0x08006979
 80068ac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80068b0:	e7db      	b.n	800686a <_scanf_float+0x8e>
 80068b2:	290e      	cmp	r1, #14
 80068b4:	d8c2      	bhi.n	800683c <_scanf_float+0x60>
 80068b6:	a001      	add	r0, pc, #4	; (adr r0, 80068bc <_scanf_float+0xe0>)
 80068b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80068bc:	0800696b 	.word	0x0800696b
 80068c0:	0800683d 	.word	0x0800683d
 80068c4:	0800696b 	.word	0x0800696b
 80068c8:	080069ff 	.word	0x080069ff
 80068cc:	0800683d 	.word	0x0800683d
 80068d0:	08006919 	.word	0x08006919
 80068d4:	08006955 	.word	0x08006955
 80068d8:	08006955 	.word	0x08006955
 80068dc:	08006955 	.word	0x08006955
 80068e0:	08006955 	.word	0x08006955
 80068e4:	08006955 	.word	0x08006955
 80068e8:	08006955 	.word	0x08006955
 80068ec:	08006955 	.word	0x08006955
 80068f0:	08006955 	.word	0x08006955
 80068f4:	08006955 	.word	0x08006955
 80068f8:	2b6e      	cmp	r3, #110	; 0x6e
 80068fa:	d809      	bhi.n	8006910 <_scanf_float+0x134>
 80068fc:	2b60      	cmp	r3, #96	; 0x60
 80068fe:	d8b2      	bhi.n	8006866 <_scanf_float+0x8a>
 8006900:	2b54      	cmp	r3, #84	; 0x54
 8006902:	d077      	beq.n	80069f4 <_scanf_float+0x218>
 8006904:	2b59      	cmp	r3, #89	; 0x59
 8006906:	d199      	bne.n	800683c <_scanf_float+0x60>
 8006908:	2d07      	cmp	r5, #7
 800690a:	d197      	bne.n	800683c <_scanf_float+0x60>
 800690c:	2508      	movs	r5, #8
 800690e:	e029      	b.n	8006964 <_scanf_float+0x188>
 8006910:	2b74      	cmp	r3, #116	; 0x74
 8006912:	d06f      	beq.n	80069f4 <_scanf_float+0x218>
 8006914:	2b79      	cmp	r3, #121	; 0x79
 8006916:	e7f6      	b.n	8006906 <_scanf_float+0x12a>
 8006918:	6821      	ldr	r1, [r4, #0]
 800691a:	05c8      	lsls	r0, r1, #23
 800691c:	d51a      	bpl.n	8006954 <_scanf_float+0x178>
 800691e:	9b02      	ldr	r3, [sp, #8]
 8006920:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006924:	6021      	str	r1, [r4, #0]
 8006926:	f109 0901 	add.w	r9, r9, #1
 800692a:	b11b      	cbz	r3, 8006934 <_scanf_float+0x158>
 800692c:	3b01      	subs	r3, #1
 800692e:	3201      	adds	r2, #1
 8006930:	9302      	str	r3, [sp, #8]
 8006932:	60a2      	str	r2, [r4, #8]
 8006934:	68a3      	ldr	r3, [r4, #8]
 8006936:	3b01      	subs	r3, #1
 8006938:	60a3      	str	r3, [r4, #8]
 800693a:	6923      	ldr	r3, [r4, #16]
 800693c:	3301      	adds	r3, #1
 800693e:	6123      	str	r3, [r4, #16]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	3b01      	subs	r3, #1
 8006944:	2b00      	cmp	r3, #0
 8006946:	607b      	str	r3, [r7, #4]
 8006948:	f340 8084 	ble.w	8006a54 <_scanf_float+0x278>
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	3301      	adds	r3, #1
 8006950:	603b      	str	r3, [r7, #0]
 8006952:	e766      	b.n	8006822 <_scanf_float+0x46>
 8006954:	eb1a 0f05 	cmn.w	sl, r5
 8006958:	f47f af70 	bne.w	800683c <_scanf_float+0x60>
 800695c:	6822      	ldr	r2, [r4, #0]
 800695e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006962:	6022      	str	r2, [r4, #0]
 8006964:	f806 3b01 	strb.w	r3, [r6], #1
 8006968:	e7e4      	b.n	8006934 <_scanf_float+0x158>
 800696a:	6822      	ldr	r2, [r4, #0]
 800696c:	0610      	lsls	r0, r2, #24
 800696e:	f57f af65 	bpl.w	800683c <_scanf_float+0x60>
 8006972:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006976:	e7f4      	b.n	8006962 <_scanf_float+0x186>
 8006978:	f1ba 0f00 	cmp.w	sl, #0
 800697c:	d10e      	bne.n	800699c <_scanf_float+0x1c0>
 800697e:	f1b9 0f00 	cmp.w	r9, #0
 8006982:	d10e      	bne.n	80069a2 <_scanf_float+0x1c6>
 8006984:	6822      	ldr	r2, [r4, #0]
 8006986:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800698a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800698e:	d108      	bne.n	80069a2 <_scanf_float+0x1c6>
 8006990:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006994:	6022      	str	r2, [r4, #0]
 8006996:	f04f 0a01 	mov.w	sl, #1
 800699a:	e7e3      	b.n	8006964 <_scanf_float+0x188>
 800699c:	f1ba 0f02 	cmp.w	sl, #2
 80069a0:	d055      	beq.n	8006a4e <_scanf_float+0x272>
 80069a2:	2d01      	cmp	r5, #1
 80069a4:	d002      	beq.n	80069ac <_scanf_float+0x1d0>
 80069a6:	2d04      	cmp	r5, #4
 80069a8:	f47f af48 	bne.w	800683c <_scanf_float+0x60>
 80069ac:	3501      	adds	r5, #1
 80069ae:	b2ed      	uxtb	r5, r5
 80069b0:	e7d8      	b.n	8006964 <_scanf_float+0x188>
 80069b2:	f1ba 0f01 	cmp.w	sl, #1
 80069b6:	f47f af41 	bne.w	800683c <_scanf_float+0x60>
 80069ba:	f04f 0a02 	mov.w	sl, #2
 80069be:	e7d1      	b.n	8006964 <_scanf_float+0x188>
 80069c0:	b97d      	cbnz	r5, 80069e2 <_scanf_float+0x206>
 80069c2:	f1b9 0f00 	cmp.w	r9, #0
 80069c6:	f47f af3c 	bne.w	8006842 <_scanf_float+0x66>
 80069ca:	6822      	ldr	r2, [r4, #0]
 80069cc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80069d0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80069d4:	f47f af39 	bne.w	800684a <_scanf_float+0x6e>
 80069d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80069dc:	6022      	str	r2, [r4, #0]
 80069de:	2501      	movs	r5, #1
 80069e0:	e7c0      	b.n	8006964 <_scanf_float+0x188>
 80069e2:	2d03      	cmp	r5, #3
 80069e4:	d0e2      	beq.n	80069ac <_scanf_float+0x1d0>
 80069e6:	2d05      	cmp	r5, #5
 80069e8:	e7de      	b.n	80069a8 <_scanf_float+0x1cc>
 80069ea:	2d02      	cmp	r5, #2
 80069ec:	f47f af26 	bne.w	800683c <_scanf_float+0x60>
 80069f0:	2503      	movs	r5, #3
 80069f2:	e7b7      	b.n	8006964 <_scanf_float+0x188>
 80069f4:	2d06      	cmp	r5, #6
 80069f6:	f47f af21 	bne.w	800683c <_scanf_float+0x60>
 80069fa:	2507      	movs	r5, #7
 80069fc:	e7b2      	b.n	8006964 <_scanf_float+0x188>
 80069fe:	6822      	ldr	r2, [r4, #0]
 8006a00:	0591      	lsls	r1, r2, #22
 8006a02:	f57f af1b 	bpl.w	800683c <_scanf_float+0x60>
 8006a06:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006a0a:	6022      	str	r2, [r4, #0]
 8006a0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006a10:	e7a8      	b.n	8006964 <_scanf_float+0x188>
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006a18:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006a1c:	d006      	beq.n	8006a2c <_scanf_float+0x250>
 8006a1e:	0550      	lsls	r0, r2, #21
 8006a20:	f57f af0c 	bpl.w	800683c <_scanf_float+0x60>
 8006a24:	f1b9 0f00 	cmp.w	r9, #0
 8006a28:	f43f af0f 	beq.w	800684a <_scanf_float+0x6e>
 8006a2c:	0591      	lsls	r1, r2, #22
 8006a2e:	bf58      	it	pl
 8006a30:	9901      	ldrpl	r1, [sp, #4]
 8006a32:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a36:	bf58      	it	pl
 8006a38:	eba9 0101 	subpl.w	r1, r9, r1
 8006a3c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006a40:	bf58      	it	pl
 8006a42:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006a46:	6022      	str	r2, [r4, #0]
 8006a48:	f04f 0900 	mov.w	r9, #0
 8006a4c:	e78a      	b.n	8006964 <_scanf_float+0x188>
 8006a4e:	f04f 0a03 	mov.w	sl, #3
 8006a52:	e787      	b.n	8006964 <_scanf_float+0x188>
 8006a54:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006a58:	4639      	mov	r1, r7
 8006a5a:	4640      	mov	r0, r8
 8006a5c:	4798      	blx	r3
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	f43f aedf 	beq.w	8006822 <_scanf_float+0x46>
 8006a64:	e6ea      	b.n	800683c <_scanf_float+0x60>
 8006a66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a6e:	463a      	mov	r2, r7
 8006a70:	4640      	mov	r0, r8
 8006a72:	4798      	blx	r3
 8006a74:	6923      	ldr	r3, [r4, #16]
 8006a76:	3b01      	subs	r3, #1
 8006a78:	6123      	str	r3, [r4, #16]
 8006a7a:	e6ec      	b.n	8006856 <_scanf_float+0x7a>
 8006a7c:	1e6b      	subs	r3, r5, #1
 8006a7e:	2b06      	cmp	r3, #6
 8006a80:	d825      	bhi.n	8006ace <_scanf_float+0x2f2>
 8006a82:	2d02      	cmp	r5, #2
 8006a84:	d836      	bhi.n	8006af4 <_scanf_float+0x318>
 8006a86:	455e      	cmp	r6, fp
 8006a88:	f67f aee8 	bls.w	800685c <_scanf_float+0x80>
 8006a8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a90:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a94:	463a      	mov	r2, r7
 8006a96:	4640      	mov	r0, r8
 8006a98:	4798      	blx	r3
 8006a9a:	6923      	ldr	r3, [r4, #16]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	6123      	str	r3, [r4, #16]
 8006aa0:	e7f1      	b.n	8006a86 <_scanf_float+0x2aa>
 8006aa2:	9802      	ldr	r0, [sp, #8]
 8006aa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006aa8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006aac:	9002      	str	r0, [sp, #8]
 8006aae:	463a      	mov	r2, r7
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	4798      	blx	r3
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	6123      	str	r3, [r4, #16]
 8006aba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006abe:	fa5f fa8a 	uxtb.w	sl, sl
 8006ac2:	f1ba 0f02 	cmp.w	sl, #2
 8006ac6:	d1ec      	bne.n	8006aa2 <_scanf_float+0x2c6>
 8006ac8:	3d03      	subs	r5, #3
 8006aca:	b2ed      	uxtb	r5, r5
 8006acc:	1b76      	subs	r6, r6, r5
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	05da      	lsls	r2, r3, #23
 8006ad2:	d52f      	bpl.n	8006b34 <_scanf_float+0x358>
 8006ad4:	055b      	lsls	r3, r3, #21
 8006ad6:	d510      	bpl.n	8006afa <_scanf_float+0x31e>
 8006ad8:	455e      	cmp	r6, fp
 8006ada:	f67f aebf 	bls.w	800685c <_scanf_float+0x80>
 8006ade:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ae2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ae6:	463a      	mov	r2, r7
 8006ae8:	4640      	mov	r0, r8
 8006aea:	4798      	blx	r3
 8006aec:	6923      	ldr	r3, [r4, #16]
 8006aee:	3b01      	subs	r3, #1
 8006af0:	6123      	str	r3, [r4, #16]
 8006af2:	e7f1      	b.n	8006ad8 <_scanf_float+0x2fc>
 8006af4:	46aa      	mov	sl, r5
 8006af6:	9602      	str	r6, [sp, #8]
 8006af8:	e7df      	b.n	8006aba <_scanf_float+0x2de>
 8006afa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006afe:	6923      	ldr	r3, [r4, #16]
 8006b00:	2965      	cmp	r1, #101	; 0x65
 8006b02:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b06:	f106 35ff 	add.w	r5, r6, #4294967295
 8006b0a:	6123      	str	r3, [r4, #16]
 8006b0c:	d00c      	beq.n	8006b28 <_scanf_float+0x34c>
 8006b0e:	2945      	cmp	r1, #69	; 0x45
 8006b10:	d00a      	beq.n	8006b28 <_scanf_float+0x34c>
 8006b12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b16:	463a      	mov	r2, r7
 8006b18:	4640      	mov	r0, r8
 8006b1a:	4798      	blx	r3
 8006b1c:	6923      	ldr	r3, [r4, #16]
 8006b1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006b22:	3b01      	subs	r3, #1
 8006b24:	1eb5      	subs	r5, r6, #2
 8006b26:	6123      	str	r3, [r4, #16]
 8006b28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b2c:	463a      	mov	r2, r7
 8006b2e:	4640      	mov	r0, r8
 8006b30:	4798      	blx	r3
 8006b32:	462e      	mov	r6, r5
 8006b34:	6825      	ldr	r5, [r4, #0]
 8006b36:	f015 0510 	ands.w	r5, r5, #16
 8006b3a:	d159      	bne.n	8006bf0 <_scanf_float+0x414>
 8006b3c:	7035      	strb	r5, [r6, #0]
 8006b3e:	6823      	ldr	r3, [r4, #0]
 8006b40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006b44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b48:	d11b      	bne.n	8006b82 <_scanf_float+0x3a6>
 8006b4a:	9b01      	ldr	r3, [sp, #4]
 8006b4c:	454b      	cmp	r3, r9
 8006b4e:	eba3 0209 	sub.w	r2, r3, r9
 8006b52:	d123      	bne.n	8006b9c <_scanf_float+0x3c0>
 8006b54:	2200      	movs	r2, #0
 8006b56:	4659      	mov	r1, fp
 8006b58:	4640      	mov	r0, r8
 8006b5a:	f000 ff33 	bl	80079c4 <_strtod_r>
 8006b5e:	6822      	ldr	r2, [r4, #0]
 8006b60:	9b03      	ldr	r3, [sp, #12]
 8006b62:	f012 0f02 	tst.w	r2, #2
 8006b66:	ec57 6b10 	vmov	r6, r7, d0
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	d021      	beq.n	8006bb2 <_scanf_float+0x3d6>
 8006b6e:	9903      	ldr	r1, [sp, #12]
 8006b70:	1d1a      	adds	r2, r3, #4
 8006b72:	600a      	str	r2, [r1, #0]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	e9c3 6700 	strd	r6, r7, [r3]
 8006b7a:	68e3      	ldr	r3, [r4, #12]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	60e3      	str	r3, [r4, #12]
 8006b80:	e66d      	b.n	800685e <_scanf_float+0x82>
 8006b82:	9b04      	ldr	r3, [sp, #16]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d0e5      	beq.n	8006b54 <_scanf_float+0x378>
 8006b88:	9905      	ldr	r1, [sp, #20]
 8006b8a:	230a      	movs	r3, #10
 8006b8c:	462a      	mov	r2, r5
 8006b8e:	3101      	adds	r1, #1
 8006b90:	4640      	mov	r0, r8
 8006b92:	f000 ff9f 	bl	8007ad4 <_strtol_r>
 8006b96:	9b04      	ldr	r3, [sp, #16]
 8006b98:	9e05      	ldr	r6, [sp, #20]
 8006b9a:	1ac2      	subs	r2, r0, r3
 8006b9c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006ba0:	429e      	cmp	r6, r3
 8006ba2:	bf28      	it	cs
 8006ba4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006ba8:	4912      	ldr	r1, [pc, #72]	; (8006bf4 <_scanf_float+0x418>)
 8006baa:	4630      	mov	r0, r6
 8006bac:	f000 f884 	bl	8006cb8 <siprintf>
 8006bb0:	e7d0      	b.n	8006b54 <_scanf_float+0x378>
 8006bb2:	9903      	ldr	r1, [sp, #12]
 8006bb4:	f012 0f04 	tst.w	r2, #4
 8006bb8:	f103 0204 	add.w	r2, r3, #4
 8006bbc:	600a      	str	r2, [r1, #0]
 8006bbe:	d1d9      	bne.n	8006b74 <_scanf_float+0x398>
 8006bc0:	f8d3 8000 	ldr.w	r8, [r3]
 8006bc4:	ee10 2a10 	vmov	r2, s0
 8006bc8:	ee10 0a10 	vmov	r0, s0
 8006bcc:	463b      	mov	r3, r7
 8006bce:	4639      	mov	r1, r7
 8006bd0:	f7f9 ffac 	bl	8000b2c <__aeabi_dcmpun>
 8006bd4:	b128      	cbz	r0, 8006be2 <_scanf_float+0x406>
 8006bd6:	4808      	ldr	r0, [pc, #32]	; (8006bf8 <_scanf_float+0x41c>)
 8006bd8:	f000 f868 	bl	8006cac <nanf>
 8006bdc:	ed88 0a00 	vstr	s0, [r8]
 8006be0:	e7cb      	b.n	8006b7a <_scanf_float+0x39e>
 8006be2:	4630      	mov	r0, r6
 8006be4:	4639      	mov	r1, r7
 8006be6:	f7f9 ffff 	bl	8000be8 <__aeabi_d2f>
 8006bea:	f8c8 0000 	str.w	r0, [r8]
 8006bee:	e7c4      	b.n	8006b7a <_scanf_float+0x39e>
 8006bf0:	2500      	movs	r5, #0
 8006bf2:	e634      	b.n	800685e <_scanf_float+0x82>
 8006bf4:	0800ae15 	.word	0x0800ae15
 8006bf8:	0800ac67 	.word	0x0800ac67

08006bfc <_putc_r>:
 8006bfc:	b570      	push	{r4, r5, r6, lr}
 8006bfe:	460d      	mov	r5, r1
 8006c00:	4614      	mov	r4, r2
 8006c02:	4606      	mov	r6, r0
 8006c04:	b118      	cbz	r0, 8006c0e <_putc_r+0x12>
 8006c06:	6983      	ldr	r3, [r0, #24]
 8006c08:	b90b      	cbnz	r3, 8006c0e <_putc_r+0x12>
 8006c0a:	f7fe fd65 	bl	80056d8 <__sinit>
 8006c0e:	4b1c      	ldr	r3, [pc, #112]	; (8006c80 <_putc_r+0x84>)
 8006c10:	429c      	cmp	r4, r3
 8006c12:	d124      	bne.n	8006c5e <_putc_r+0x62>
 8006c14:	6874      	ldr	r4, [r6, #4]
 8006c16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c18:	07d8      	lsls	r0, r3, #31
 8006c1a:	d405      	bmi.n	8006c28 <_putc_r+0x2c>
 8006c1c:	89a3      	ldrh	r3, [r4, #12]
 8006c1e:	0599      	lsls	r1, r3, #22
 8006c20:	d402      	bmi.n	8006c28 <_putc_r+0x2c>
 8006c22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c24:	f7fe fedb 	bl	80059de <__retarget_lock_acquire_recursive>
 8006c28:	68a3      	ldr	r3, [r4, #8]
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	60a3      	str	r3, [r4, #8]
 8006c30:	da05      	bge.n	8006c3e <_putc_r+0x42>
 8006c32:	69a2      	ldr	r2, [r4, #24]
 8006c34:	4293      	cmp	r3, r2
 8006c36:	db1c      	blt.n	8006c72 <_putc_r+0x76>
 8006c38:	b2eb      	uxtb	r3, r5
 8006c3a:	2b0a      	cmp	r3, #10
 8006c3c:	d019      	beq.n	8006c72 <_putc_r+0x76>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	6022      	str	r2, [r4, #0]
 8006c44:	701d      	strb	r5, [r3, #0]
 8006c46:	b2ed      	uxtb	r5, r5
 8006c48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c4a:	07da      	lsls	r2, r3, #31
 8006c4c:	d405      	bmi.n	8006c5a <_putc_r+0x5e>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	059b      	lsls	r3, r3, #22
 8006c52:	d402      	bmi.n	8006c5a <_putc_r+0x5e>
 8006c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c56:	f7fe fec3 	bl	80059e0 <__retarget_lock_release_recursive>
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	bd70      	pop	{r4, r5, r6, pc}
 8006c5e:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <_putc_r+0x88>)
 8006c60:	429c      	cmp	r4, r3
 8006c62:	d101      	bne.n	8006c68 <_putc_r+0x6c>
 8006c64:	68b4      	ldr	r4, [r6, #8]
 8006c66:	e7d6      	b.n	8006c16 <_putc_r+0x1a>
 8006c68:	4b07      	ldr	r3, [pc, #28]	; (8006c88 <_putc_r+0x8c>)
 8006c6a:	429c      	cmp	r4, r3
 8006c6c:	bf08      	it	eq
 8006c6e:	68f4      	ldreq	r4, [r6, #12]
 8006c70:	e7d1      	b.n	8006c16 <_putc_r+0x1a>
 8006c72:	4629      	mov	r1, r5
 8006c74:	4622      	mov	r2, r4
 8006c76:	4630      	mov	r0, r6
 8006c78:	f000 ff2e 	bl	8007ad8 <__swbuf_r>
 8006c7c:	4605      	mov	r5, r0
 8006c7e:	e7e3      	b.n	8006c48 <_putc_r+0x4c>
 8006c80:	0800ad8c 	.word	0x0800ad8c
 8006c84:	0800adac 	.word	0x0800adac
 8006c88:	0800ad6c 	.word	0x0800ad6c

08006c8c <_sbrk_r>:
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	4d06      	ldr	r5, [pc, #24]	; (8006ca8 <_sbrk_r+0x1c>)
 8006c90:	2300      	movs	r3, #0
 8006c92:	4604      	mov	r4, r0
 8006c94:	4608      	mov	r0, r1
 8006c96:	602b      	str	r3, [r5, #0]
 8006c98:	f7fa fb80 	bl	800139c <_sbrk>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d102      	bne.n	8006ca6 <_sbrk_r+0x1a>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	b103      	cbz	r3, 8006ca6 <_sbrk_r+0x1a>
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	20000ed8 	.word	0x20000ed8

08006cac <nanf>:
 8006cac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006cb4 <nanf+0x8>
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	7fc00000 	.word	0x7fc00000

08006cb8 <siprintf>:
 8006cb8:	b40e      	push	{r1, r2, r3}
 8006cba:	b500      	push	{lr}
 8006cbc:	b09c      	sub	sp, #112	; 0x70
 8006cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8006cc0:	9002      	str	r0, [sp, #8]
 8006cc2:	9006      	str	r0, [sp, #24]
 8006cc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cc8:	4809      	ldr	r0, [pc, #36]	; (8006cf0 <siprintf+0x38>)
 8006cca:	9107      	str	r1, [sp, #28]
 8006ccc:	9104      	str	r1, [sp, #16]
 8006cce:	4909      	ldr	r1, [pc, #36]	; (8006cf4 <siprintf+0x3c>)
 8006cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cd4:	9105      	str	r1, [sp, #20]
 8006cd6:	6800      	ldr	r0, [r0, #0]
 8006cd8:	9301      	str	r3, [sp, #4]
 8006cda:	a902      	add	r1, sp, #8
 8006cdc:	f002 ffb8 	bl	8009c50 <_svfiprintf_r>
 8006ce0:	9b02      	ldr	r3, [sp, #8]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	701a      	strb	r2, [r3, #0]
 8006ce6:	b01c      	add	sp, #112	; 0x70
 8006ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cec:	b003      	add	sp, #12
 8006cee:	4770      	bx	lr
 8006cf0:	2000000c 	.word	0x2000000c
 8006cf4:	ffff0208 	.word	0xffff0208

08006cf8 <__sread>:
 8006cf8:	b510      	push	{r4, lr}
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d00:	f003 f8a6 	bl	8009e50 <_read_r>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	bfab      	itete	ge
 8006d08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d0a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d0c:	181b      	addge	r3, r3, r0
 8006d0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006d12:	bfac      	ite	ge
 8006d14:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d16:	81a3      	strhlt	r3, [r4, #12]
 8006d18:	bd10      	pop	{r4, pc}

08006d1a <__swrite>:
 8006d1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d1e:	461f      	mov	r7, r3
 8006d20:	898b      	ldrh	r3, [r1, #12]
 8006d22:	05db      	lsls	r3, r3, #23
 8006d24:	4605      	mov	r5, r0
 8006d26:	460c      	mov	r4, r1
 8006d28:	4616      	mov	r6, r2
 8006d2a:	d505      	bpl.n	8006d38 <__swrite+0x1e>
 8006d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d30:	2302      	movs	r3, #2
 8006d32:	2200      	movs	r2, #0
 8006d34:	f002 f9aa 	bl	800908c <_lseek_r>
 8006d38:	89a3      	ldrh	r3, [r4, #12]
 8006d3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d42:	81a3      	strh	r3, [r4, #12]
 8006d44:	4632      	mov	r2, r6
 8006d46:	463b      	mov	r3, r7
 8006d48:	4628      	mov	r0, r5
 8006d4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d4e:	f000 bf15 	b.w	8007b7c <_write_r>

08006d52 <__sseek>:
 8006d52:	b510      	push	{r4, lr}
 8006d54:	460c      	mov	r4, r1
 8006d56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d5a:	f002 f997 	bl	800908c <_lseek_r>
 8006d5e:	1c43      	adds	r3, r0, #1
 8006d60:	89a3      	ldrh	r3, [r4, #12]
 8006d62:	bf15      	itete	ne
 8006d64:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d6e:	81a3      	strheq	r3, [r4, #12]
 8006d70:	bf18      	it	ne
 8006d72:	81a3      	strhne	r3, [r4, #12]
 8006d74:	bd10      	pop	{r4, pc}

08006d76 <__sclose>:
 8006d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d7a:	f000 bf87 	b.w	8007c8c <_close_r>

08006d7e <sulp>:
 8006d7e:	b570      	push	{r4, r5, r6, lr}
 8006d80:	4604      	mov	r4, r0
 8006d82:	460d      	mov	r5, r1
 8006d84:	ec45 4b10 	vmov	d0, r4, r5
 8006d88:	4616      	mov	r6, r2
 8006d8a:	f002 fd87 	bl	800989c <__ulp>
 8006d8e:	ec51 0b10 	vmov	r0, r1, d0
 8006d92:	b17e      	cbz	r6, 8006db4 <sulp+0x36>
 8006d94:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006d98:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dd09      	ble.n	8006db4 <sulp+0x36>
 8006da0:	051b      	lsls	r3, r3, #20
 8006da2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006da6:	2400      	movs	r4, #0
 8006da8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006dac:	4622      	mov	r2, r4
 8006dae:	462b      	mov	r3, r5
 8006db0:	f7f9 fc22 	bl	80005f8 <__aeabi_dmul>
 8006db4:	bd70      	pop	{r4, r5, r6, pc}
	...

08006db8 <_strtod_l>:
 8006db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dbc:	ed2d 8b02 	vpush	{d8}
 8006dc0:	b09d      	sub	sp, #116	; 0x74
 8006dc2:	461f      	mov	r7, r3
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	9318      	str	r3, [sp, #96]	; 0x60
 8006dc8:	4ba2      	ldr	r3, [pc, #648]	; (8007054 <_strtod_l+0x29c>)
 8006dca:	9213      	str	r2, [sp, #76]	; 0x4c
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	9305      	str	r3, [sp, #20]
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	4688      	mov	r8, r1
 8006dd6:	f7f9 f9fb 	bl	80001d0 <strlen>
 8006dda:	f04f 0a00 	mov.w	sl, #0
 8006dde:	4605      	mov	r5, r0
 8006de0:	f04f 0b00 	mov.w	fp, #0
 8006de4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006de8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006dea:	781a      	ldrb	r2, [r3, #0]
 8006dec:	2a2b      	cmp	r2, #43	; 0x2b
 8006dee:	d04e      	beq.n	8006e8e <_strtod_l+0xd6>
 8006df0:	d83b      	bhi.n	8006e6a <_strtod_l+0xb2>
 8006df2:	2a0d      	cmp	r2, #13
 8006df4:	d834      	bhi.n	8006e60 <_strtod_l+0xa8>
 8006df6:	2a08      	cmp	r2, #8
 8006df8:	d834      	bhi.n	8006e64 <_strtod_l+0xac>
 8006dfa:	2a00      	cmp	r2, #0
 8006dfc:	d03e      	beq.n	8006e7c <_strtod_l+0xc4>
 8006dfe:	2300      	movs	r3, #0
 8006e00:	930a      	str	r3, [sp, #40]	; 0x28
 8006e02:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006e04:	7833      	ldrb	r3, [r6, #0]
 8006e06:	2b30      	cmp	r3, #48	; 0x30
 8006e08:	f040 80b0 	bne.w	8006f6c <_strtod_l+0x1b4>
 8006e0c:	7873      	ldrb	r3, [r6, #1]
 8006e0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e12:	2b58      	cmp	r3, #88	; 0x58
 8006e14:	d168      	bne.n	8006ee8 <_strtod_l+0x130>
 8006e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e18:	9301      	str	r3, [sp, #4]
 8006e1a:	ab18      	add	r3, sp, #96	; 0x60
 8006e1c:	9702      	str	r7, [sp, #8]
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	4a8d      	ldr	r2, [pc, #564]	; (8007058 <_strtod_l+0x2a0>)
 8006e22:	ab19      	add	r3, sp, #100	; 0x64
 8006e24:	a917      	add	r1, sp, #92	; 0x5c
 8006e26:	4620      	mov	r0, r4
 8006e28:	f001 fe24 	bl	8008a74 <__gethex>
 8006e2c:	f010 0707 	ands.w	r7, r0, #7
 8006e30:	4605      	mov	r5, r0
 8006e32:	d005      	beq.n	8006e40 <_strtod_l+0x88>
 8006e34:	2f06      	cmp	r7, #6
 8006e36:	d12c      	bne.n	8006e92 <_strtod_l+0xda>
 8006e38:	3601      	adds	r6, #1
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	9617      	str	r6, [sp, #92]	; 0x5c
 8006e3e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f040 8590 	bne.w	8007968 <_strtod_l+0xbb0>
 8006e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e4a:	b1eb      	cbz	r3, 8006e88 <_strtod_l+0xd0>
 8006e4c:	4652      	mov	r2, sl
 8006e4e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006e52:	ec43 2b10 	vmov	d0, r2, r3
 8006e56:	b01d      	add	sp, #116	; 0x74
 8006e58:	ecbd 8b02 	vpop	{d8}
 8006e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e60:	2a20      	cmp	r2, #32
 8006e62:	d1cc      	bne.n	8006dfe <_strtod_l+0x46>
 8006e64:	3301      	adds	r3, #1
 8006e66:	9317      	str	r3, [sp, #92]	; 0x5c
 8006e68:	e7be      	b.n	8006de8 <_strtod_l+0x30>
 8006e6a:	2a2d      	cmp	r2, #45	; 0x2d
 8006e6c:	d1c7      	bne.n	8006dfe <_strtod_l+0x46>
 8006e6e:	2201      	movs	r2, #1
 8006e70:	920a      	str	r2, [sp, #40]	; 0x28
 8006e72:	1c5a      	adds	r2, r3, #1
 8006e74:	9217      	str	r2, [sp, #92]	; 0x5c
 8006e76:	785b      	ldrb	r3, [r3, #1]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1c2      	bne.n	8006e02 <_strtod_l+0x4a>
 8006e7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e7e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f040 856e 	bne.w	8007964 <_strtod_l+0xbac>
 8006e88:	4652      	mov	r2, sl
 8006e8a:	465b      	mov	r3, fp
 8006e8c:	e7e1      	b.n	8006e52 <_strtod_l+0x9a>
 8006e8e:	2200      	movs	r2, #0
 8006e90:	e7ee      	b.n	8006e70 <_strtod_l+0xb8>
 8006e92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006e94:	b13a      	cbz	r2, 8006ea6 <_strtod_l+0xee>
 8006e96:	2135      	movs	r1, #53	; 0x35
 8006e98:	a81a      	add	r0, sp, #104	; 0x68
 8006e9a:	f002 fe0a 	bl	8009ab2 <__copybits>
 8006e9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ea0:	4620      	mov	r0, r4
 8006ea2:	f002 f9c9 	bl	8009238 <_Bfree>
 8006ea6:	3f01      	subs	r7, #1
 8006ea8:	2f04      	cmp	r7, #4
 8006eaa:	d806      	bhi.n	8006eba <_strtod_l+0x102>
 8006eac:	e8df f007 	tbb	[pc, r7]
 8006eb0:	1714030a 	.word	0x1714030a
 8006eb4:	0a          	.byte	0x0a
 8006eb5:	00          	.byte	0x00
 8006eb6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006eba:	0728      	lsls	r0, r5, #28
 8006ebc:	d5c0      	bpl.n	8006e40 <_strtod_l+0x88>
 8006ebe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006ec2:	e7bd      	b.n	8006e40 <_strtod_l+0x88>
 8006ec4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006ec8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006eca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006ece:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006ed2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006ed6:	e7f0      	b.n	8006eba <_strtod_l+0x102>
 8006ed8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800705c <_strtod_l+0x2a4>
 8006edc:	e7ed      	b.n	8006eba <_strtod_l+0x102>
 8006ede:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006ee2:	f04f 3aff 	mov.w	sl, #4294967295
 8006ee6:	e7e8      	b.n	8006eba <_strtod_l+0x102>
 8006ee8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006eea:	1c5a      	adds	r2, r3, #1
 8006eec:	9217      	str	r2, [sp, #92]	; 0x5c
 8006eee:	785b      	ldrb	r3, [r3, #1]
 8006ef0:	2b30      	cmp	r3, #48	; 0x30
 8006ef2:	d0f9      	beq.n	8006ee8 <_strtod_l+0x130>
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d0a3      	beq.n	8006e40 <_strtod_l+0x88>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	f04f 0900 	mov.w	r9, #0
 8006efe:	9304      	str	r3, [sp, #16]
 8006f00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f02:	9308      	str	r3, [sp, #32]
 8006f04:	f8cd 901c 	str.w	r9, [sp, #28]
 8006f08:	464f      	mov	r7, r9
 8006f0a:	220a      	movs	r2, #10
 8006f0c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006f0e:	7806      	ldrb	r6, [r0, #0]
 8006f10:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006f14:	b2d9      	uxtb	r1, r3
 8006f16:	2909      	cmp	r1, #9
 8006f18:	d92a      	bls.n	8006f70 <_strtod_l+0x1b8>
 8006f1a:	9905      	ldr	r1, [sp, #20]
 8006f1c:	462a      	mov	r2, r5
 8006f1e:	f002 fff7 	bl	8009f10 <strncmp>
 8006f22:	b398      	cbz	r0, 8006f8c <_strtod_l+0x1d4>
 8006f24:	2000      	movs	r0, #0
 8006f26:	4632      	mov	r2, r6
 8006f28:	463d      	mov	r5, r7
 8006f2a:	9005      	str	r0, [sp, #20]
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2a65      	cmp	r2, #101	; 0x65
 8006f30:	d001      	beq.n	8006f36 <_strtod_l+0x17e>
 8006f32:	2a45      	cmp	r2, #69	; 0x45
 8006f34:	d118      	bne.n	8006f68 <_strtod_l+0x1b0>
 8006f36:	b91d      	cbnz	r5, 8006f40 <_strtod_l+0x188>
 8006f38:	9a04      	ldr	r2, [sp, #16]
 8006f3a:	4302      	orrs	r2, r0
 8006f3c:	d09e      	beq.n	8006e7c <_strtod_l+0xc4>
 8006f3e:	2500      	movs	r5, #0
 8006f40:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006f44:	f108 0201 	add.w	r2, r8, #1
 8006f48:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f4a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006f4e:	2a2b      	cmp	r2, #43	; 0x2b
 8006f50:	d075      	beq.n	800703e <_strtod_l+0x286>
 8006f52:	2a2d      	cmp	r2, #45	; 0x2d
 8006f54:	d07b      	beq.n	800704e <_strtod_l+0x296>
 8006f56:	f04f 0c00 	mov.w	ip, #0
 8006f5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006f5e:	2909      	cmp	r1, #9
 8006f60:	f240 8082 	bls.w	8007068 <_strtod_l+0x2b0>
 8006f64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006f68:	2600      	movs	r6, #0
 8006f6a:	e09d      	b.n	80070a8 <_strtod_l+0x2f0>
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	e7c4      	b.n	8006efa <_strtod_l+0x142>
 8006f70:	2f08      	cmp	r7, #8
 8006f72:	bfd8      	it	le
 8006f74:	9907      	ldrle	r1, [sp, #28]
 8006f76:	f100 0001 	add.w	r0, r0, #1
 8006f7a:	bfda      	itte	le
 8006f7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006f80:	9307      	strle	r3, [sp, #28]
 8006f82:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006f86:	3701      	adds	r7, #1
 8006f88:	9017      	str	r0, [sp, #92]	; 0x5c
 8006f8a:	e7bf      	b.n	8006f0c <_strtod_l+0x154>
 8006f8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f8e:	195a      	adds	r2, r3, r5
 8006f90:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f92:	5d5a      	ldrb	r2, [r3, r5]
 8006f94:	2f00      	cmp	r7, #0
 8006f96:	d037      	beq.n	8007008 <_strtod_l+0x250>
 8006f98:	9005      	str	r0, [sp, #20]
 8006f9a:	463d      	mov	r5, r7
 8006f9c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006fa0:	2b09      	cmp	r3, #9
 8006fa2:	d912      	bls.n	8006fca <_strtod_l+0x212>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e7c2      	b.n	8006f2e <_strtod_l+0x176>
 8006fa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006faa:	1c5a      	adds	r2, r3, #1
 8006fac:	9217      	str	r2, [sp, #92]	; 0x5c
 8006fae:	785a      	ldrb	r2, [r3, #1]
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	2a30      	cmp	r2, #48	; 0x30
 8006fb4:	d0f8      	beq.n	8006fa8 <_strtod_l+0x1f0>
 8006fb6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006fba:	2b08      	cmp	r3, #8
 8006fbc:	f200 84d9 	bhi.w	8007972 <_strtod_l+0xbba>
 8006fc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fc2:	9005      	str	r0, [sp, #20]
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	9308      	str	r3, [sp, #32]
 8006fc8:	4605      	mov	r5, r0
 8006fca:	3a30      	subs	r2, #48	; 0x30
 8006fcc:	f100 0301 	add.w	r3, r0, #1
 8006fd0:	d014      	beq.n	8006ffc <_strtod_l+0x244>
 8006fd2:	9905      	ldr	r1, [sp, #20]
 8006fd4:	4419      	add	r1, r3
 8006fd6:	9105      	str	r1, [sp, #20]
 8006fd8:	462b      	mov	r3, r5
 8006fda:	eb00 0e05 	add.w	lr, r0, r5
 8006fde:	210a      	movs	r1, #10
 8006fe0:	4573      	cmp	r3, lr
 8006fe2:	d113      	bne.n	800700c <_strtod_l+0x254>
 8006fe4:	182b      	adds	r3, r5, r0
 8006fe6:	2b08      	cmp	r3, #8
 8006fe8:	f105 0501 	add.w	r5, r5, #1
 8006fec:	4405      	add	r5, r0
 8006fee:	dc1c      	bgt.n	800702a <_strtod_l+0x272>
 8006ff0:	9907      	ldr	r1, [sp, #28]
 8006ff2:	230a      	movs	r3, #10
 8006ff4:	fb03 2301 	mla	r3, r3, r1, r2
 8006ff8:	9307      	str	r3, [sp, #28]
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006ffe:	1c51      	adds	r1, r2, #1
 8007000:	9117      	str	r1, [sp, #92]	; 0x5c
 8007002:	7852      	ldrb	r2, [r2, #1]
 8007004:	4618      	mov	r0, r3
 8007006:	e7c9      	b.n	8006f9c <_strtod_l+0x1e4>
 8007008:	4638      	mov	r0, r7
 800700a:	e7d2      	b.n	8006fb2 <_strtod_l+0x1fa>
 800700c:	2b08      	cmp	r3, #8
 800700e:	dc04      	bgt.n	800701a <_strtod_l+0x262>
 8007010:	9e07      	ldr	r6, [sp, #28]
 8007012:	434e      	muls	r6, r1
 8007014:	9607      	str	r6, [sp, #28]
 8007016:	3301      	adds	r3, #1
 8007018:	e7e2      	b.n	8006fe0 <_strtod_l+0x228>
 800701a:	f103 0c01 	add.w	ip, r3, #1
 800701e:	f1bc 0f10 	cmp.w	ip, #16
 8007022:	bfd8      	it	le
 8007024:	fb01 f909 	mulle.w	r9, r1, r9
 8007028:	e7f5      	b.n	8007016 <_strtod_l+0x25e>
 800702a:	2d10      	cmp	r5, #16
 800702c:	bfdc      	itt	le
 800702e:	230a      	movle	r3, #10
 8007030:	fb03 2909 	mlale	r9, r3, r9, r2
 8007034:	e7e1      	b.n	8006ffa <_strtod_l+0x242>
 8007036:	2300      	movs	r3, #0
 8007038:	9305      	str	r3, [sp, #20]
 800703a:	2301      	movs	r3, #1
 800703c:	e77c      	b.n	8006f38 <_strtod_l+0x180>
 800703e:	f04f 0c00 	mov.w	ip, #0
 8007042:	f108 0202 	add.w	r2, r8, #2
 8007046:	9217      	str	r2, [sp, #92]	; 0x5c
 8007048:	f898 2002 	ldrb.w	r2, [r8, #2]
 800704c:	e785      	b.n	8006f5a <_strtod_l+0x1a2>
 800704e:	f04f 0c01 	mov.w	ip, #1
 8007052:	e7f6      	b.n	8007042 <_strtod_l+0x28a>
 8007054:	0800af68 	.word	0x0800af68
 8007058:	0800ae1c 	.word	0x0800ae1c
 800705c:	7ff00000 	.word	0x7ff00000
 8007060:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007062:	1c51      	adds	r1, r2, #1
 8007064:	9117      	str	r1, [sp, #92]	; 0x5c
 8007066:	7852      	ldrb	r2, [r2, #1]
 8007068:	2a30      	cmp	r2, #48	; 0x30
 800706a:	d0f9      	beq.n	8007060 <_strtod_l+0x2a8>
 800706c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007070:	2908      	cmp	r1, #8
 8007072:	f63f af79 	bhi.w	8006f68 <_strtod_l+0x1b0>
 8007076:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800707a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800707c:	9206      	str	r2, [sp, #24]
 800707e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007080:	1c51      	adds	r1, r2, #1
 8007082:	9117      	str	r1, [sp, #92]	; 0x5c
 8007084:	7852      	ldrb	r2, [r2, #1]
 8007086:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800708a:	2e09      	cmp	r6, #9
 800708c:	d937      	bls.n	80070fe <_strtod_l+0x346>
 800708e:	9e06      	ldr	r6, [sp, #24]
 8007090:	1b89      	subs	r1, r1, r6
 8007092:	2908      	cmp	r1, #8
 8007094:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007098:	dc02      	bgt.n	80070a0 <_strtod_l+0x2e8>
 800709a:	4576      	cmp	r6, lr
 800709c:	bfa8      	it	ge
 800709e:	4676      	movge	r6, lr
 80070a0:	f1bc 0f00 	cmp.w	ip, #0
 80070a4:	d000      	beq.n	80070a8 <_strtod_l+0x2f0>
 80070a6:	4276      	negs	r6, r6
 80070a8:	2d00      	cmp	r5, #0
 80070aa:	d14d      	bne.n	8007148 <_strtod_l+0x390>
 80070ac:	9904      	ldr	r1, [sp, #16]
 80070ae:	4301      	orrs	r1, r0
 80070b0:	f47f aec6 	bne.w	8006e40 <_strtod_l+0x88>
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f47f aee1 	bne.w	8006e7c <_strtod_l+0xc4>
 80070ba:	2a69      	cmp	r2, #105	; 0x69
 80070bc:	d027      	beq.n	800710e <_strtod_l+0x356>
 80070be:	dc24      	bgt.n	800710a <_strtod_l+0x352>
 80070c0:	2a49      	cmp	r2, #73	; 0x49
 80070c2:	d024      	beq.n	800710e <_strtod_l+0x356>
 80070c4:	2a4e      	cmp	r2, #78	; 0x4e
 80070c6:	f47f aed9 	bne.w	8006e7c <_strtod_l+0xc4>
 80070ca:	499f      	ldr	r1, [pc, #636]	; (8007348 <_strtod_l+0x590>)
 80070cc:	a817      	add	r0, sp, #92	; 0x5c
 80070ce:	f001 ff29 	bl	8008f24 <__match>
 80070d2:	2800      	cmp	r0, #0
 80070d4:	f43f aed2 	beq.w	8006e7c <_strtod_l+0xc4>
 80070d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	2b28      	cmp	r3, #40	; 0x28
 80070de:	d12d      	bne.n	800713c <_strtod_l+0x384>
 80070e0:	499a      	ldr	r1, [pc, #616]	; (800734c <_strtod_l+0x594>)
 80070e2:	aa1a      	add	r2, sp, #104	; 0x68
 80070e4:	a817      	add	r0, sp, #92	; 0x5c
 80070e6:	f001 ff31 	bl	8008f4c <__hexnan>
 80070ea:	2805      	cmp	r0, #5
 80070ec:	d126      	bne.n	800713c <_strtod_l+0x384>
 80070ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070f0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80070f4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80070f8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80070fc:	e6a0      	b.n	8006e40 <_strtod_l+0x88>
 80070fe:	210a      	movs	r1, #10
 8007100:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007104:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007108:	e7b9      	b.n	800707e <_strtod_l+0x2c6>
 800710a:	2a6e      	cmp	r2, #110	; 0x6e
 800710c:	e7db      	b.n	80070c6 <_strtod_l+0x30e>
 800710e:	4990      	ldr	r1, [pc, #576]	; (8007350 <_strtod_l+0x598>)
 8007110:	a817      	add	r0, sp, #92	; 0x5c
 8007112:	f001 ff07 	bl	8008f24 <__match>
 8007116:	2800      	cmp	r0, #0
 8007118:	f43f aeb0 	beq.w	8006e7c <_strtod_l+0xc4>
 800711c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800711e:	498d      	ldr	r1, [pc, #564]	; (8007354 <_strtod_l+0x59c>)
 8007120:	3b01      	subs	r3, #1
 8007122:	a817      	add	r0, sp, #92	; 0x5c
 8007124:	9317      	str	r3, [sp, #92]	; 0x5c
 8007126:	f001 fefd 	bl	8008f24 <__match>
 800712a:	b910      	cbnz	r0, 8007132 <_strtod_l+0x37a>
 800712c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800712e:	3301      	adds	r3, #1
 8007130:	9317      	str	r3, [sp, #92]	; 0x5c
 8007132:	f8df b230 	ldr.w	fp, [pc, #560]	; 8007364 <_strtod_l+0x5ac>
 8007136:	f04f 0a00 	mov.w	sl, #0
 800713a:	e681      	b.n	8006e40 <_strtod_l+0x88>
 800713c:	4886      	ldr	r0, [pc, #536]	; (8007358 <_strtod_l+0x5a0>)
 800713e:	f002 fe9b 	bl	8009e78 <nan>
 8007142:	ec5b ab10 	vmov	sl, fp, d0
 8007146:	e67b      	b.n	8006e40 <_strtod_l+0x88>
 8007148:	9b05      	ldr	r3, [sp, #20]
 800714a:	9807      	ldr	r0, [sp, #28]
 800714c:	1af3      	subs	r3, r6, r3
 800714e:	2f00      	cmp	r7, #0
 8007150:	bf08      	it	eq
 8007152:	462f      	moveq	r7, r5
 8007154:	2d10      	cmp	r5, #16
 8007156:	9306      	str	r3, [sp, #24]
 8007158:	46a8      	mov	r8, r5
 800715a:	bfa8      	it	ge
 800715c:	f04f 0810 	movge.w	r8, #16
 8007160:	f7f9 f9d0 	bl	8000504 <__aeabi_ui2d>
 8007164:	2d09      	cmp	r5, #9
 8007166:	4682      	mov	sl, r0
 8007168:	468b      	mov	fp, r1
 800716a:	dd13      	ble.n	8007194 <_strtod_l+0x3dc>
 800716c:	4b7b      	ldr	r3, [pc, #492]	; (800735c <_strtod_l+0x5a4>)
 800716e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007172:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007176:	f7f9 fa3f 	bl	80005f8 <__aeabi_dmul>
 800717a:	4682      	mov	sl, r0
 800717c:	4648      	mov	r0, r9
 800717e:	468b      	mov	fp, r1
 8007180:	f7f9 f9c0 	bl	8000504 <__aeabi_ui2d>
 8007184:	4602      	mov	r2, r0
 8007186:	460b      	mov	r3, r1
 8007188:	4650      	mov	r0, sl
 800718a:	4659      	mov	r1, fp
 800718c:	f7f9 f87e 	bl	800028c <__adddf3>
 8007190:	4682      	mov	sl, r0
 8007192:	468b      	mov	fp, r1
 8007194:	2d0f      	cmp	r5, #15
 8007196:	dc38      	bgt.n	800720a <_strtod_l+0x452>
 8007198:	9b06      	ldr	r3, [sp, #24]
 800719a:	2b00      	cmp	r3, #0
 800719c:	f43f ae50 	beq.w	8006e40 <_strtod_l+0x88>
 80071a0:	dd24      	ble.n	80071ec <_strtod_l+0x434>
 80071a2:	2b16      	cmp	r3, #22
 80071a4:	dc0b      	bgt.n	80071be <_strtod_l+0x406>
 80071a6:	496d      	ldr	r1, [pc, #436]	; (800735c <_strtod_l+0x5a4>)
 80071a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80071ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071b0:	4652      	mov	r2, sl
 80071b2:	465b      	mov	r3, fp
 80071b4:	f7f9 fa20 	bl	80005f8 <__aeabi_dmul>
 80071b8:	4682      	mov	sl, r0
 80071ba:	468b      	mov	fp, r1
 80071bc:	e640      	b.n	8006e40 <_strtod_l+0x88>
 80071be:	9a06      	ldr	r2, [sp, #24]
 80071c0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80071c4:	4293      	cmp	r3, r2
 80071c6:	db20      	blt.n	800720a <_strtod_l+0x452>
 80071c8:	4c64      	ldr	r4, [pc, #400]	; (800735c <_strtod_l+0x5a4>)
 80071ca:	f1c5 050f 	rsb	r5, r5, #15
 80071ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80071d2:	4652      	mov	r2, sl
 80071d4:	465b      	mov	r3, fp
 80071d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071da:	f7f9 fa0d 	bl	80005f8 <__aeabi_dmul>
 80071de:	9b06      	ldr	r3, [sp, #24]
 80071e0:	1b5d      	subs	r5, r3, r5
 80071e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80071e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80071ea:	e7e3      	b.n	80071b4 <_strtod_l+0x3fc>
 80071ec:	9b06      	ldr	r3, [sp, #24]
 80071ee:	3316      	adds	r3, #22
 80071f0:	db0b      	blt.n	800720a <_strtod_l+0x452>
 80071f2:	9b05      	ldr	r3, [sp, #20]
 80071f4:	1b9e      	subs	r6, r3, r6
 80071f6:	4b59      	ldr	r3, [pc, #356]	; (800735c <_strtod_l+0x5a4>)
 80071f8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80071fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007200:	4650      	mov	r0, sl
 8007202:	4659      	mov	r1, fp
 8007204:	f7f9 fb22 	bl	800084c <__aeabi_ddiv>
 8007208:	e7d6      	b.n	80071b8 <_strtod_l+0x400>
 800720a:	9b06      	ldr	r3, [sp, #24]
 800720c:	eba5 0808 	sub.w	r8, r5, r8
 8007210:	4498      	add	r8, r3
 8007212:	f1b8 0f00 	cmp.w	r8, #0
 8007216:	dd74      	ble.n	8007302 <_strtod_l+0x54a>
 8007218:	f018 030f 	ands.w	r3, r8, #15
 800721c:	d00a      	beq.n	8007234 <_strtod_l+0x47c>
 800721e:	494f      	ldr	r1, [pc, #316]	; (800735c <_strtod_l+0x5a4>)
 8007220:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007224:	4652      	mov	r2, sl
 8007226:	465b      	mov	r3, fp
 8007228:	e9d1 0100 	ldrd	r0, r1, [r1]
 800722c:	f7f9 f9e4 	bl	80005f8 <__aeabi_dmul>
 8007230:	4682      	mov	sl, r0
 8007232:	468b      	mov	fp, r1
 8007234:	f038 080f 	bics.w	r8, r8, #15
 8007238:	d04f      	beq.n	80072da <_strtod_l+0x522>
 800723a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800723e:	dd22      	ble.n	8007286 <_strtod_l+0x4ce>
 8007240:	2500      	movs	r5, #0
 8007242:	462e      	mov	r6, r5
 8007244:	9507      	str	r5, [sp, #28]
 8007246:	9505      	str	r5, [sp, #20]
 8007248:	2322      	movs	r3, #34	; 0x22
 800724a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8007364 <_strtod_l+0x5ac>
 800724e:	6023      	str	r3, [r4, #0]
 8007250:	f04f 0a00 	mov.w	sl, #0
 8007254:	9b07      	ldr	r3, [sp, #28]
 8007256:	2b00      	cmp	r3, #0
 8007258:	f43f adf2 	beq.w	8006e40 <_strtod_l+0x88>
 800725c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800725e:	4620      	mov	r0, r4
 8007260:	f001 ffea 	bl	8009238 <_Bfree>
 8007264:	9905      	ldr	r1, [sp, #20]
 8007266:	4620      	mov	r0, r4
 8007268:	f001 ffe6 	bl	8009238 <_Bfree>
 800726c:	4631      	mov	r1, r6
 800726e:	4620      	mov	r0, r4
 8007270:	f001 ffe2 	bl	8009238 <_Bfree>
 8007274:	9907      	ldr	r1, [sp, #28]
 8007276:	4620      	mov	r0, r4
 8007278:	f001 ffde 	bl	8009238 <_Bfree>
 800727c:	4629      	mov	r1, r5
 800727e:	4620      	mov	r0, r4
 8007280:	f001 ffda 	bl	8009238 <_Bfree>
 8007284:	e5dc      	b.n	8006e40 <_strtod_l+0x88>
 8007286:	4b36      	ldr	r3, [pc, #216]	; (8007360 <_strtod_l+0x5a8>)
 8007288:	9304      	str	r3, [sp, #16]
 800728a:	2300      	movs	r3, #0
 800728c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007290:	4650      	mov	r0, sl
 8007292:	4659      	mov	r1, fp
 8007294:	4699      	mov	r9, r3
 8007296:	f1b8 0f01 	cmp.w	r8, #1
 800729a:	dc21      	bgt.n	80072e0 <_strtod_l+0x528>
 800729c:	b10b      	cbz	r3, 80072a2 <_strtod_l+0x4ea>
 800729e:	4682      	mov	sl, r0
 80072a0:	468b      	mov	fp, r1
 80072a2:	4b2f      	ldr	r3, [pc, #188]	; (8007360 <_strtod_l+0x5a8>)
 80072a4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80072a8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80072ac:	4652      	mov	r2, sl
 80072ae:	465b      	mov	r3, fp
 80072b0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80072b4:	f7f9 f9a0 	bl	80005f8 <__aeabi_dmul>
 80072b8:	4b2a      	ldr	r3, [pc, #168]	; (8007364 <_strtod_l+0x5ac>)
 80072ba:	460a      	mov	r2, r1
 80072bc:	400b      	ands	r3, r1
 80072be:	492a      	ldr	r1, [pc, #168]	; (8007368 <_strtod_l+0x5b0>)
 80072c0:	428b      	cmp	r3, r1
 80072c2:	4682      	mov	sl, r0
 80072c4:	d8bc      	bhi.n	8007240 <_strtod_l+0x488>
 80072c6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80072ca:	428b      	cmp	r3, r1
 80072cc:	bf86      	itte	hi
 80072ce:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800736c <_strtod_l+0x5b4>
 80072d2:	f04f 3aff 	movhi.w	sl, #4294967295
 80072d6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80072da:	2300      	movs	r3, #0
 80072dc:	9304      	str	r3, [sp, #16]
 80072de:	e084      	b.n	80073ea <_strtod_l+0x632>
 80072e0:	f018 0f01 	tst.w	r8, #1
 80072e4:	d005      	beq.n	80072f2 <_strtod_l+0x53a>
 80072e6:	9b04      	ldr	r3, [sp, #16]
 80072e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ec:	f7f9 f984 	bl	80005f8 <__aeabi_dmul>
 80072f0:	2301      	movs	r3, #1
 80072f2:	9a04      	ldr	r2, [sp, #16]
 80072f4:	3208      	adds	r2, #8
 80072f6:	f109 0901 	add.w	r9, r9, #1
 80072fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80072fe:	9204      	str	r2, [sp, #16]
 8007300:	e7c9      	b.n	8007296 <_strtod_l+0x4de>
 8007302:	d0ea      	beq.n	80072da <_strtod_l+0x522>
 8007304:	f1c8 0800 	rsb	r8, r8, #0
 8007308:	f018 020f 	ands.w	r2, r8, #15
 800730c:	d00a      	beq.n	8007324 <_strtod_l+0x56c>
 800730e:	4b13      	ldr	r3, [pc, #76]	; (800735c <_strtod_l+0x5a4>)
 8007310:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007314:	4650      	mov	r0, sl
 8007316:	4659      	mov	r1, fp
 8007318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731c:	f7f9 fa96 	bl	800084c <__aeabi_ddiv>
 8007320:	4682      	mov	sl, r0
 8007322:	468b      	mov	fp, r1
 8007324:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007328:	d0d7      	beq.n	80072da <_strtod_l+0x522>
 800732a:	f1b8 0f1f 	cmp.w	r8, #31
 800732e:	dd1f      	ble.n	8007370 <_strtod_l+0x5b8>
 8007330:	2500      	movs	r5, #0
 8007332:	462e      	mov	r6, r5
 8007334:	9507      	str	r5, [sp, #28]
 8007336:	9505      	str	r5, [sp, #20]
 8007338:	2322      	movs	r3, #34	; 0x22
 800733a:	f04f 0a00 	mov.w	sl, #0
 800733e:	f04f 0b00 	mov.w	fp, #0
 8007342:	6023      	str	r3, [r4, #0]
 8007344:	e786      	b.n	8007254 <_strtod_l+0x49c>
 8007346:	bf00      	nop
 8007348:	0800adee 	.word	0x0800adee
 800734c:	0800ae30 	.word	0x0800ae30
 8007350:	0800ade6 	.word	0x0800ade6
 8007354:	0800ae73 	.word	0x0800ae73
 8007358:	0800ac67 	.word	0x0800ac67
 800735c:	0800b000 	.word	0x0800b000
 8007360:	0800afd8 	.word	0x0800afd8
 8007364:	7ff00000 	.word	0x7ff00000
 8007368:	7ca00000 	.word	0x7ca00000
 800736c:	7fefffff 	.word	0x7fefffff
 8007370:	f018 0310 	ands.w	r3, r8, #16
 8007374:	bf18      	it	ne
 8007376:	236a      	movne	r3, #106	; 0x6a
 8007378:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007728 <_strtod_l+0x970>
 800737c:	9304      	str	r3, [sp, #16]
 800737e:	4650      	mov	r0, sl
 8007380:	4659      	mov	r1, fp
 8007382:	2300      	movs	r3, #0
 8007384:	f018 0f01 	tst.w	r8, #1
 8007388:	d004      	beq.n	8007394 <_strtod_l+0x5dc>
 800738a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800738e:	f7f9 f933 	bl	80005f8 <__aeabi_dmul>
 8007392:	2301      	movs	r3, #1
 8007394:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007398:	f109 0908 	add.w	r9, r9, #8
 800739c:	d1f2      	bne.n	8007384 <_strtod_l+0x5cc>
 800739e:	b10b      	cbz	r3, 80073a4 <_strtod_l+0x5ec>
 80073a0:	4682      	mov	sl, r0
 80073a2:	468b      	mov	fp, r1
 80073a4:	9b04      	ldr	r3, [sp, #16]
 80073a6:	b1c3      	cbz	r3, 80073da <_strtod_l+0x622>
 80073a8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80073ac:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	4659      	mov	r1, fp
 80073b4:	dd11      	ble.n	80073da <_strtod_l+0x622>
 80073b6:	2b1f      	cmp	r3, #31
 80073b8:	f340 8124 	ble.w	8007604 <_strtod_l+0x84c>
 80073bc:	2b34      	cmp	r3, #52	; 0x34
 80073be:	bfde      	ittt	le
 80073c0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80073c4:	f04f 33ff 	movle.w	r3, #4294967295
 80073c8:	fa03 f202 	lslle.w	r2, r3, r2
 80073cc:	f04f 0a00 	mov.w	sl, #0
 80073d0:	bfcc      	ite	gt
 80073d2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80073d6:	ea02 0b01 	andle.w	fp, r2, r1
 80073da:	2200      	movs	r2, #0
 80073dc:	2300      	movs	r3, #0
 80073de:	4650      	mov	r0, sl
 80073e0:	4659      	mov	r1, fp
 80073e2:	f7f9 fb71 	bl	8000ac8 <__aeabi_dcmpeq>
 80073e6:	2800      	cmp	r0, #0
 80073e8:	d1a2      	bne.n	8007330 <_strtod_l+0x578>
 80073ea:	9b07      	ldr	r3, [sp, #28]
 80073ec:	9300      	str	r3, [sp, #0]
 80073ee:	9908      	ldr	r1, [sp, #32]
 80073f0:	462b      	mov	r3, r5
 80073f2:	463a      	mov	r2, r7
 80073f4:	4620      	mov	r0, r4
 80073f6:	f001 ff87 	bl	8009308 <__s2b>
 80073fa:	9007      	str	r0, [sp, #28]
 80073fc:	2800      	cmp	r0, #0
 80073fe:	f43f af1f 	beq.w	8007240 <_strtod_l+0x488>
 8007402:	9b05      	ldr	r3, [sp, #20]
 8007404:	1b9e      	subs	r6, r3, r6
 8007406:	9b06      	ldr	r3, [sp, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	bfb4      	ite	lt
 800740c:	4633      	movlt	r3, r6
 800740e:	2300      	movge	r3, #0
 8007410:	930c      	str	r3, [sp, #48]	; 0x30
 8007412:	9b06      	ldr	r3, [sp, #24]
 8007414:	2500      	movs	r5, #0
 8007416:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800741a:	9312      	str	r3, [sp, #72]	; 0x48
 800741c:	462e      	mov	r6, r5
 800741e:	9b07      	ldr	r3, [sp, #28]
 8007420:	4620      	mov	r0, r4
 8007422:	6859      	ldr	r1, [r3, #4]
 8007424:	f001 fec8 	bl	80091b8 <_Balloc>
 8007428:	9005      	str	r0, [sp, #20]
 800742a:	2800      	cmp	r0, #0
 800742c:	f43f af0c 	beq.w	8007248 <_strtod_l+0x490>
 8007430:	9b07      	ldr	r3, [sp, #28]
 8007432:	691a      	ldr	r2, [r3, #16]
 8007434:	3202      	adds	r2, #2
 8007436:	f103 010c 	add.w	r1, r3, #12
 800743a:	0092      	lsls	r2, r2, #2
 800743c:	300c      	adds	r0, #12
 800743e:	f7fe fad9 	bl	80059f4 <memcpy>
 8007442:	ec4b ab10 	vmov	d0, sl, fp
 8007446:	aa1a      	add	r2, sp, #104	; 0x68
 8007448:	a919      	add	r1, sp, #100	; 0x64
 800744a:	4620      	mov	r0, r4
 800744c:	f002 faa2 	bl	8009994 <__d2b>
 8007450:	ec4b ab18 	vmov	d8, sl, fp
 8007454:	9018      	str	r0, [sp, #96]	; 0x60
 8007456:	2800      	cmp	r0, #0
 8007458:	f43f aef6 	beq.w	8007248 <_strtod_l+0x490>
 800745c:	2101      	movs	r1, #1
 800745e:	4620      	mov	r0, r4
 8007460:	f001 ffec 	bl	800943c <__i2b>
 8007464:	4606      	mov	r6, r0
 8007466:	2800      	cmp	r0, #0
 8007468:	f43f aeee 	beq.w	8007248 <_strtod_l+0x490>
 800746c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800746e:	9904      	ldr	r1, [sp, #16]
 8007470:	2b00      	cmp	r3, #0
 8007472:	bfab      	itete	ge
 8007474:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007476:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007478:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800747a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800747e:	bfac      	ite	ge
 8007480:	eb03 0902 	addge.w	r9, r3, r2
 8007484:	1ad7      	sublt	r7, r2, r3
 8007486:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007488:	eba3 0801 	sub.w	r8, r3, r1
 800748c:	4490      	add	r8, r2
 800748e:	4ba1      	ldr	r3, [pc, #644]	; (8007714 <_strtod_l+0x95c>)
 8007490:	f108 38ff 	add.w	r8, r8, #4294967295
 8007494:	4598      	cmp	r8, r3
 8007496:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800749a:	f280 80c7 	bge.w	800762c <_strtod_l+0x874>
 800749e:	eba3 0308 	sub.w	r3, r3, r8
 80074a2:	2b1f      	cmp	r3, #31
 80074a4:	eba2 0203 	sub.w	r2, r2, r3
 80074a8:	f04f 0101 	mov.w	r1, #1
 80074ac:	f300 80b1 	bgt.w	8007612 <_strtod_l+0x85a>
 80074b0:	fa01 f303 	lsl.w	r3, r1, r3
 80074b4:	930d      	str	r3, [sp, #52]	; 0x34
 80074b6:	2300      	movs	r3, #0
 80074b8:	9308      	str	r3, [sp, #32]
 80074ba:	eb09 0802 	add.w	r8, r9, r2
 80074be:	9b04      	ldr	r3, [sp, #16]
 80074c0:	45c1      	cmp	r9, r8
 80074c2:	4417      	add	r7, r2
 80074c4:	441f      	add	r7, r3
 80074c6:	464b      	mov	r3, r9
 80074c8:	bfa8      	it	ge
 80074ca:	4643      	movge	r3, r8
 80074cc:	42bb      	cmp	r3, r7
 80074ce:	bfa8      	it	ge
 80074d0:	463b      	movge	r3, r7
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	bfc2      	ittt	gt
 80074d6:	eba8 0803 	subgt.w	r8, r8, r3
 80074da:	1aff      	subgt	r7, r7, r3
 80074dc:	eba9 0903 	subgt.w	r9, r9, r3
 80074e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	dd17      	ble.n	8007516 <_strtod_l+0x75e>
 80074e6:	4631      	mov	r1, r6
 80074e8:	461a      	mov	r2, r3
 80074ea:	4620      	mov	r0, r4
 80074ec:	f002 f866 	bl	80095bc <__pow5mult>
 80074f0:	4606      	mov	r6, r0
 80074f2:	2800      	cmp	r0, #0
 80074f4:	f43f aea8 	beq.w	8007248 <_strtod_l+0x490>
 80074f8:	4601      	mov	r1, r0
 80074fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80074fc:	4620      	mov	r0, r4
 80074fe:	f001 ffb3 	bl	8009468 <__multiply>
 8007502:	900b      	str	r0, [sp, #44]	; 0x2c
 8007504:	2800      	cmp	r0, #0
 8007506:	f43f ae9f 	beq.w	8007248 <_strtod_l+0x490>
 800750a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800750c:	4620      	mov	r0, r4
 800750e:	f001 fe93 	bl	8009238 <_Bfree>
 8007512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007514:	9318      	str	r3, [sp, #96]	; 0x60
 8007516:	f1b8 0f00 	cmp.w	r8, #0
 800751a:	f300 808c 	bgt.w	8007636 <_strtod_l+0x87e>
 800751e:	9b06      	ldr	r3, [sp, #24]
 8007520:	2b00      	cmp	r3, #0
 8007522:	dd08      	ble.n	8007536 <_strtod_l+0x77e>
 8007524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007526:	9905      	ldr	r1, [sp, #20]
 8007528:	4620      	mov	r0, r4
 800752a:	f002 f847 	bl	80095bc <__pow5mult>
 800752e:	9005      	str	r0, [sp, #20]
 8007530:	2800      	cmp	r0, #0
 8007532:	f43f ae89 	beq.w	8007248 <_strtod_l+0x490>
 8007536:	2f00      	cmp	r7, #0
 8007538:	dd08      	ble.n	800754c <_strtod_l+0x794>
 800753a:	9905      	ldr	r1, [sp, #20]
 800753c:	463a      	mov	r2, r7
 800753e:	4620      	mov	r0, r4
 8007540:	f002 f896 	bl	8009670 <__lshift>
 8007544:	9005      	str	r0, [sp, #20]
 8007546:	2800      	cmp	r0, #0
 8007548:	f43f ae7e 	beq.w	8007248 <_strtod_l+0x490>
 800754c:	f1b9 0f00 	cmp.w	r9, #0
 8007550:	dd08      	ble.n	8007564 <_strtod_l+0x7ac>
 8007552:	4631      	mov	r1, r6
 8007554:	464a      	mov	r2, r9
 8007556:	4620      	mov	r0, r4
 8007558:	f002 f88a 	bl	8009670 <__lshift>
 800755c:	4606      	mov	r6, r0
 800755e:	2800      	cmp	r0, #0
 8007560:	f43f ae72 	beq.w	8007248 <_strtod_l+0x490>
 8007564:	9a05      	ldr	r2, [sp, #20]
 8007566:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007568:	4620      	mov	r0, r4
 800756a:	f002 f90d 	bl	8009788 <__mdiff>
 800756e:	4605      	mov	r5, r0
 8007570:	2800      	cmp	r0, #0
 8007572:	f43f ae69 	beq.w	8007248 <_strtod_l+0x490>
 8007576:	68c3      	ldr	r3, [r0, #12]
 8007578:	930b      	str	r3, [sp, #44]	; 0x2c
 800757a:	2300      	movs	r3, #0
 800757c:	60c3      	str	r3, [r0, #12]
 800757e:	4631      	mov	r1, r6
 8007580:	f002 f8e6 	bl	8009750 <__mcmp>
 8007584:	2800      	cmp	r0, #0
 8007586:	da60      	bge.n	800764a <_strtod_l+0x892>
 8007588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800758a:	ea53 030a 	orrs.w	r3, r3, sl
 800758e:	f040 8082 	bne.w	8007696 <_strtod_l+0x8de>
 8007592:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007596:	2b00      	cmp	r3, #0
 8007598:	d17d      	bne.n	8007696 <_strtod_l+0x8de>
 800759a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800759e:	0d1b      	lsrs	r3, r3, #20
 80075a0:	051b      	lsls	r3, r3, #20
 80075a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80075a6:	d976      	bls.n	8007696 <_strtod_l+0x8de>
 80075a8:	696b      	ldr	r3, [r5, #20]
 80075aa:	b913      	cbnz	r3, 80075b2 <_strtod_l+0x7fa>
 80075ac:	692b      	ldr	r3, [r5, #16]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	dd71      	ble.n	8007696 <_strtod_l+0x8de>
 80075b2:	4629      	mov	r1, r5
 80075b4:	2201      	movs	r2, #1
 80075b6:	4620      	mov	r0, r4
 80075b8:	f002 f85a 	bl	8009670 <__lshift>
 80075bc:	4631      	mov	r1, r6
 80075be:	4605      	mov	r5, r0
 80075c0:	f002 f8c6 	bl	8009750 <__mcmp>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	dd66      	ble.n	8007696 <_strtod_l+0x8de>
 80075c8:	9904      	ldr	r1, [sp, #16]
 80075ca:	4a53      	ldr	r2, [pc, #332]	; (8007718 <_strtod_l+0x960>)
 80075cc:	465b      	mov	r3, fp
 80075ce:	2900      	cmp	r1, #0
 80075d0:	f000 8081 	beq.w	80076d6 <_strtod_l+0x91e>
 80075d4:	ea02 010b 	and.w	r1, r2, fp
 80075d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80075dc:	dc7b      	bgt.n	80076d6 <_strtod_l+0x91e>
 80075de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80075e2:	f77f aea9 	ble.w	8007338 <_strtod_l+0x580>
 80075e6:	4b4d      	ldr	r3, [pc, #308]	; (800771c <_strtod_l+0x964>)
 80075e8:	4650      	mov	r0, sl
 80075ea:	4659      	mov	r1, fp
 80075ec:	2200      	movs	r2, #0
 80075ee:	f7f9 f803 	bl	80005f8 <__aeabi_dmul>
 80075f2:	460b      	mov	r3, r1
 80075f4:	4303      	orrs	r3, r0
 80075f6:	bf08      	it	eq
 80075f8:	2322      	moveq	r3, #34	; 0x22
 80075fa:	4682      	mov	sl, r0
 80075fc:	468b      	mov	fp, r1
 80075fe:	bf08      	it	eq
 8007600:	6023      	streq	r3, [r4, #0]
 8007602:	e62b      	b.n	800725c <_strtod_l+0x4a4>
 8007604:	f04f 32ff 	mov.w	r2, #4294967295
 8007608:	fa02 f303 	lsl.w	r3, r2, r3
 800760c:	ea03 0a0a 	and.w	sl, r3, sl
 8007610:	e6e3      	b.n	80073da <_strtod_l+0x622>
 8007612:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007616:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800761a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800761e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007622:	fa01 f308 	lsl.w	r3, r1, r8
 8007626:	9308      	str	r3, [sp, #32]
 8007628:	910d      	str	r1, [sp, #52]	; 0x34
 800762a:	e746      	b.n	80074ba <_strtod_l+0x702>
 800762c:	2300      	movs	r3, #0
 800762e:	9308      	str	r3, [sp, #32]
 8007630:	2301      	movs	r3, #1
 8007632:	930d      	str	r3, [sp, #52]	; 0x34
 8007634:	e741      	b.n	80074ba <_strtod_l+0x702>
 8007636:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007638:	4642      	mov	r2, r8
 800763a:	4620      	mov	r0, r4
 800763c:	f002 f818 	bl	8009670 <__lshift>
 8007640:	9018      	str	r0, [sp, #96]	; 0x60
 8007642:	2800      	cmp	r0, #0
 8007644:	f47f af6b 	bne.w	800751e <_strtod_l+0x766>
 8007648:	e5fe      	b.n	8007248 <_strtod_l+0x490>
 800764a:	465f      	mov	r7, fp
 800764c:	d16e      	bne.n	800772c <_strtod_l+0x974>
 800764e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007650:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007654:	b342      	cbz	r2, 80076a8 <_strtod_l+0x8f0>
 8007656:	4a32      	ldr	r2, [pc, #200]	; (8007720 <_strtod_l+0x968>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d128      	bne.n	80076ae <_strtod_l+0x8f6>
 800765c:	9b04      	ldr	r3, [sp, #16]
 800765e:	4651      	mov	r1, sl
 8007660:	b1eb      	cbz	r3, 800769e <_strtod_l+0x8e6>
 8007662:	4b2d      	ldr	r3, [pc, #180]	; (8007718 <_strtod_l+0x960>)
 8007664:	403b      	ands	r3, r7
 8007666:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800766a:	f04f 32ff 	mov.w	r2, #4294967295
 800766e:	d819      	bhi.n	80076a4 <_strtod_l+0x8ec>
 8007670:	0d1b      	lsrs	r3, r3, #20
 8007672:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007676:	fa02 f303 	lsl.w	r3, r2, r3
 800767a:	4299      	cmp	r1, r3
 800767c:	d117      	bne.n	80076ae <_strtod_l+0x8f6>
 800767e:	4b29      	ldr	r3, [pc, #164]	; (8007724 <_strtod_l+0x96c>)
 8007680:	429f      	cmp	r7, r3
 8007682:	d102      	bne.n	800768a <_strtod_l+0x8d2>
 8007684:	3101      	adds	r1, #1
 8007686:	f43f addf 	beq.w	8007248 <_strtod_l+0x490>
 800768a:	4b23      	ldr	r3, [pc, #140]	; (8007718 <_strtod_l+0x960>)
 800768c:	403b      	ands	r3, r7
 800768e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007692:	f04f 0a00 	mov.w	sl, #0
 8007696:	9b04      	ldr	r3, [sp, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d1a4      	bne.n	80075e6 <_strtod_l+0x82e>
 800769c:	e5de      	b.n	800725c <_strtod_l+0x4a4>
 800769e:	f04f 33ff 	mov.w	r3, #4294967295
 80076a2:	e7ea      	b.n	800767a <_strtod_l+0x8c2>
 80076a4:	4613      	mov	r3, r2
 80076a6:	e7e8      	b.n	800767a <_strtod_l+0x8c2>
 80076a8:	ea53 030a 	orrs.w	r3, r3, sl
 80076ac:	d08c      	beq.n	80075c8 <_strtod_l+0x810>
 80076ae:	9b08      	ldr	r3, [sp, #32]
 80076b0:	b1db      	cbz	r3, 80076ea <_strtod_l+0x932>
 80076b2:	423b      	tst	r3, r7
 80076b4:	d0ef      	beq.n	8007696 <_strtod_l+0x8de>
 80076b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076b8:	9a04      	ldr	r2, [sp, #16]
 80076ba:	4650      	mov	r0, sl
 80076bc:	4659      	mov	r1, fp
 80076be:	b1c3      	cbz	r3, 80076f2 <_strtod_l+0x93a>
 80076c0:	f7ff fb5d 	bl	8006d7e <sulp>
 80076c4:	4602      	mov	r2, r0
 80076c6:	460b      	mov	r3, r1
 80076c8:	ec51 0b18 	vmov	r0, r1, d8
 80076cc:	f7f8 fdde 	bl	800028c <__adddf3>
 80076d0:	4682      	mov	sl, r0
 80076d2:	468b      	mov	fp, r1
 80076d4:	e7df      	b.n	8007696 <_strtod_l+0x8de>
 80076d6:	4013      	ands	r3, r2
 80076d8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80076dc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80076e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80076e4:	f04f 3aff 	mov.w	sl, #4294967295
 80076e8:	e7d5      	b.n	8007696 <_strtod_l+0x8de>
 80076ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ec:	ea13 0f0a 	tst.w	r3, sl
 80076f0:	e7e0      	b.n	80076b4 <_strtod_l+0x8fc>
 80076f2:	f7ff fb44 	bl	8006d7e <sulp>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	ec51 0b18 	vmov	r0, r1, d8
 80076fe:	f7f8 fdc3 	bl	8000288 <__aeabi_dsub>
 8007702:	2200      	movs	r2, #0
 8007704:	2300      	movs	r3, #0
 8007706:	4682      	mov	sl, r0
 8007708:	468b      	mov	fp, r1
 800770a:	f7f9 f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800770e:	2800      	cmp	r0, #0
 8007710:	d0c1      	beq.n	8007696 <_strtod_l+0x8de>
 8007712:	e611      	b.n	8007338 <_strtod_l+0x580>
 8007714:	fffffc02 	.word	0xfffffc02
 8007718:	7ff00000 	.word	0x7ff00000
 800771c:	39500000 	.word	0x39500000
 8007720:	000fffff 	.word	0x000fffff
 8007724:	7fefffff 	.word	0x7fefffff
 8007728:	0800ae48 	.word	0x0800ae48
 800772c:	4631      	mov	r1, r6
 800772e:	4628      	mov	r0, r5
 8007730:	f002 f98c 	bl	8009a4c <__ratio>
 8007734:	ec59 8b10 	vmov	r8, r9, d0
 8007738:	ee10 0a10 	vmov	r0, s0
 800773c:	2200      	movs	r2, #0
 800773e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007742:	4649      	mov	r1, r9
 8007744:	f7f9 f9d4 	bl	8000af0 <__aeabi_dcmple>
 8007748:	2800      	cmp	r0, #0
 800774a:	d07a      	beq.n	8007842 <_strtod_l+0xa8a>
 800774c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800774e:	2b00      	cmp	r3, #0
 8007750:	d04a      	beq.n	80077e8 <_strtod_l+0xa30>
 8007752:	4b95      	ldr	r3, [pc, #596]	; (80079a8 <_strtod_l+0xbf0>)
 8007754:	2200      	movs	r2, #0
 8007756:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800775a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80079a8 <_strtod_l+0xbf0>
 800775e:	f04f 0800 	mov.w	r8, #0
 8007762:	4b92      	ldr	r3, [pc, #584]	; (80079ac <_strtod_l+0xbf4>)
 8007764:	403b      	ands	r3, r7
 8007766:	930d      	str	r3, [sp, #52]	; 0x34
 8007768:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800776a:	4b91      	ldr	r3, [pc, #580]	; (80079b0 <_strtod_l+0xbf8>)
 800776c:	429a      	cmp	r2, r3
 800776e:	f040 80b0 	bne.w	80078d2 <_strtod_l+0xb1a>
 8007772:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007776:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800777a:	ec4b ab10 	vmov	d0, sl, fp
 800777e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007782:	f002 f88b 	bl	800989c <__ulp>
 8007786:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800778a:	ec53 2b10 	vmov	r2, r3, d0
 800778e:	f7f8 ff33 	bl	80005f8 <__aeabi_dmul>
 8007792:	4652      	mov	r2, sl
 8007794:	465b      	mov	r3, fp
 8007796:	f7f8 fd79 	bl	800028c <__adddf3>
 800779a:	460b      	mov	r3, r1
 800779c:	4983      	ldr	r1, [pc, #524]	; (80079ac <_strtod_l+0xbf4>)
 800779e:	4a85      	ldr	r2, [pc, #532]	; (80079b4 <_strtod_l+0xbfc>)
 80077a0:	4019      	ands	r1, r3
 80077a2:	4291      	cmp	r1, r2
 80077a4:	4682      	mov	sl, r0
 80077a6:	d960      	bls.n	800786a <_strtod_l+0xab2>
 80077a8:	ee18 3a90 	vmov	r3, s17
 80077ac:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d104      	bne.n	80077be <_strtod_l+0xa06>
 80077b4:	ee18 3a10 	vmov	r3, s16
 80077b8:	3301      	adds	r3, #1
 80077ba:	f43f ad45 	beq.w	8007248 <_strtod_l+0x490>
 80077be:	f8df b200 	ldr.w	fp, [pc, #512]	; 80079c0 <_strtod_l+0xc08>
 80077c2:	f04f 3aff 	mov.w	sl, #4294967295
 80077c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077c8:	4620      	mov	r0, r4
 80077ca:	f001 fd35 	bl	8009238 <_Bfree>
 80077ce:	9905      	ldr	r1, [sp, #20]
 80077d0:	4620      	mov	r0, r4
 80077d2:	f001 fd31 	bl	8009238 <_Bfree>
 80077d6:	4631      	mov	r1, r6
 80077d8:	4620      	mov	r0, r4
 80077da:	f001 fd2d 	bl	8009238 <_Bfree>
 80077de:	4629      	mov	r1, r5
 80077e0:	4620      	mov	r0, r4
 80077e2:	f001 fd29 	bl	8009238 <_Bfree>
 80077e6:	e61a      	b.n	800741e <_strtod_l+0x666>
 80077e8:	f1ba 0f00 	cmp.w	sl, #0
 80077ec:	d11b      	bne.n	8007826 <_strtod_l+0xa6e>
 80077ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077f2:	b9f3      	cbnz	r3, 8007832 <_strtod_l+0xa7a>
 80077f4:	4b6c      	ldr	r3, [pc, #432]	; (80079a8 <_strtod_l+0xbf0>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	4640      	mov	r0, r8
 80077fa:	4649      	mov	r1, r9
 80077fc:	f7f9 f96e 	bl	8000adc <__aeabi_dcmplt>
 8007800:	b9d0      	cbnz	r0, 8007838 <_strtod_l+0xa80>
 8007802:	4640      	mov	r0, r8
 8007804:	4649      	mov	r1, r9
 8007806:	4b6c      	ldr	r3, [pc, #432]	; (80079b8 <_strtod_l+0xc00>)
 8007808:	2200      	movs	r2, #0
 800780a:	f7f8 fef5 	bl	80005f8 <__aeabi_dmul>
 800780e:	4680      	mov	r8, r0
 8007810:	4689      	mov	r9, r1
 8007812:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007816:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800781a:	9315      	str	r3, [sp, #84]	; 0x54
 800781c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007824:	e79d      	b.n	8007762 <_strtod_l+0x9aa>
 8007826:	f1ba 0f01 	cmp.w	sl, #1
 800782a:	d102      	bne.n	8007832 <_strtod_l+0xa7a>
 800782c:	2f00      	cmp	r7, #0
 800782e:	f43f ad83 	beq.w	8007338 <_strtod_l+0x580>
 8007832:	4b62      	ldr	r3, [pc, #392]	; (80079bc <_strtod_l+0xc04>)
 8007834:	2200      	movs	r2, #0
 8007836:	e78e      	b.n	8007756 <_strtod_l+0x99e>
 8007838:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80079b8 <_strtod_l+0xc00>
 800783c:	f04f 0800 	mov.w	r8, #0
 8007840:	e7e7      	b.n	8007812 <_strtod_l+0xa5a>
 8007842:	4b5d      	ldr	r3, [pc, #372]	; (80079b8 <_strtod_l+0xc00>)
 8007844:	4640      	mov	r0, r8
 8007846:	4649      	mov	r1, r9
 8007848:	2200      	movs	r2, #0
 800784a:	f7f8 fed5 	bl	80005f8 <__aeabi_dmul>
 800784e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007850:	4680      	mov	r8, r0
 8007852:	4689      	mov	r9, r1
 8007854:	b933      	cbnz	r3, 8007864 <_strtod_l+0xaac>
 8007856:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800785a:	900e      	str	r0, [sp, #56]	; 0x38
 800785c:	930f      	str	r3, [sp, #60]	; 0x3c
 800785e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007862:	e7dd      	b.n	8007820 <_strtod_l+0xa68>
 8007864:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007868:	e7f9      	b.n	800785e <_strtod_l+0xaa6>
 800786a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800786e:	9b04      	ldr	r3, [sp, #16]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d1a8      	bne.n	80077c6 <_strtod_l+0xa0e>
 8007874:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007878:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800787a:	0d1b      	lsrs	r3, r3, #20
 800787c:	051b      	lsls	r3, r3, #20
 800787e:	429a      	cmp	r2, r3
 8007880:	d1a1      	bne.n	80077c6 <_strtod_l+0xa0e>
 8007882:	4640      	mov	r0, r8
 8007884:	4649      	mov	r1, r9
 8007886:	f7f9 fa17 	bl	8000cb8 <__aeabi_d2lz>
 800788a:	f7f8 fe87 	bl	800059c <__aeabi_l2d>
 800788e:	4602      	mov	r2, r0
 8007890:	460b      	mov	r3, r1
 8007892:	4640      	mov	r0, r8
 8007894:	4649      	mov	r1, r9
 8007896:	f7f8 fcf7 	bl	8000288 <__aeabi_dsub>
 800789a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800789c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078a0:	ea43 030a 	orr.w	r3, r3, sl
 80078a4:	4313      	orrs	r3, r2
 80078a6:	4680      	mov	r8, r0
 80078a8:	4689      	mov	r9, r1
 80078aa:	d055      	beq.n	8007958 <_strtod_l+0xba0>
 80078ac:	a336      	add	r3, pc, #216	; (adr r3, 8007988 <_strtod_l+0xbd0>)
 80078ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b2:	f7f9 f913 	bl	8000adc <__aeabi_dcmplt>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	f47f acd0 	bne.w	800725c <_strtod_l+0x4a4>
 80078bc:	a334      	add	r3, pc, #208	; (adr r3, 8007990 <_strtod_l+0xbd8>)
 80078be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c2:	4640      	mov	r0, r8
 80078c4:	4649      	mov	r1, r9
 80078c6:	f7f9 f927 	bl	8000b18 <__aeabi_dcmpgt>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f43f af7b 	beq.w	80077c6 <_strtod_l+0xa0e>
 80078d0:	e4c4      	b.n	800725c <_strtod_l+0x4a4>
 80078d2:	9b04      	ldr	r3, [sp, #16]
 80078d4:	b333      	cbz	r3, 8007924 <_strtod_l+0xb6c>
 80078d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078d8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80078dc:	d822      	bhi.n	8007924 <_strtod_l+0xb6c>
 80078de:	a32e      	add	r3, pc, #184	; (adr r3, 8007998 <_strtod_l+0xbe0>)
 80078e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e4:	4640      	mov	r0, r8
 80078e6:	4649      	mov	r1, r9
 80078e8:	f7f9 f902 	bl	8000af0 <__aeabi_dcmple>
 80078ec:	b1a0      	cbz	r0, 8007918 <_strtod_l+0xb60>
 80078ee:	4649      	mov	r1, r9
 80078f0:	4640      	mov	r0, r8
 80078f2:	f7f9 f959 	bl	8000ba8 <__aeabi_d2uiz>
 80078f6:	2801      	cmp	r0, #1
 80078f8:	bf38      	it	cc
 80078fa:	2001      	movcc	r0, #1
 80078fc:	f7f8 fe02 	bl	8000504 <__aeabi_ui2d>
 8007900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007902:	4680      	mov	r8, r0
 8007904:	4689      	mov	r9, r1
 8007906:	bb23      	cbnz	r3, 8007952 <_strtod_l+0xb9a>
 8007908:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800790c:	9010      	str	r0, [sp, #64]	; 0x40
 800790e:	9311      	str	r3, [sp, #68]	; 0x44
 8007910:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007914:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800791a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800791c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007920:	1a9b      	subs	r3, r3, r2
 8007922:	9309      	str	r3, [sp, #36]	; 0x24
 8007924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007928:	eeb0 0a48 	vmov.f32	s0, s16
 800792c:	eef0 0a68 	vmov.f32	s1, s17
 8007930:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007934:	f001 ffb2 	bl	800989c <__ulp>
 8007938:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800793c:	ec53 2b10 	vmov	r2, r3, d0
 8007940:	f7f8 fe5a 	bl	80005f8 <__aeabi_dmul>
 8007944:	ec53 2b18 	vmov	r2, r3, d8
 8007948:	f7f8 fca0 	bl	800028c <__adddf3>
 800794c:	4682      	mov	sl, r0
 800794e:	468b      	mov	fp, r1
 8007950:	e78d      	b.n	800786e <_strtod_l+0xab6>
 8007952:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007956:	e7db      	b.n	8007910 <_strtod_l+0xb58>
 8007958:	a311      	add	r3, pc, #68	; (adr r3, 80079a0 <_strtod_l+0xbe8>)
 800795a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795e:	f7f9 f8bd 	bl	8000adc <__aeabi_dcmplt>
 8007962:	e7b2      	b.n	80078ca <_strtod_l+0xb12>
 8007964:	2300      	movs	r3, #0
 8007966:	930a      	str	r3, [sp, #40]	; 0x28
 8007968:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800796a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800796c:	6013      	str	r3, [r2, #0]
 800796e:	f7ff ba6b 	b.w	8006e48 <_strtod_l+0x90>
 8007972:	2a65      	cmp	r2, #101	; 0x65
 8007974:	f43f ab5f 	beq.w	8007036 <_strtod_l+0x27e>
 8007978:	2a45      	cmp	r2, #69	; 0x45
 800797a:	f43f ab5c 	beq.w	8007036 <_strtod_l+0x27e>
 800797e:	2301      	movs	r3, #1
 8007980:	f7ff bb94 	b.w	80070ac <_strtod_l+0x2f4>
 8007984:	f3af 8000 	nop.w
 8007988:	94a03595 	.word	0x94a03595
 800798c:	3fdfffff 	.word	0x3fdfffff
 8007990:	35afe535 	.word	0x35afe535
 8007994:	3fe00000 	.word	0x3fe00000
 8007998:	ffc00000 	.word	0xffc00000
 800799c:	41dfffff 	.word	0x41dfffff
 80079a0:	94a03595 	.word	0x94a03595
 80079a4:	3fcfffff 	.word	0x3fcfffff
 80079a8:	3ff00000 	.word	0x3ff00000
 80079ac:	7ff00000 	.word	0x7ff00000
 80079b0:	7fe00000 	.word	0x7fe00000
 80079b4:	7c9fffff 	.word	0x7c9fffff
 80079b8:	3fe00000 	.word	0x3fe00000
 80079bc:	bff00000 	.word	0xbff00000
 80079c0:	7fefffff 	.word	0x7fefffff

080079c4 <_strtod_r>:
 80079c4:	4b01      	ldr	r3, [pc, #4]	; (80079cc <_strtod_r+0x8>)
 80079c6:	f7ff b9f7 	b.w	8006db8 <_strtod_l>
 80079ca:	bf00      	nop
 80079cc:	20000074 	.word	0x20000074

080079d0 <_strtol_l.constprop.0>:
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d6:	d001      	beq.n	80079dc <_strtol_l.constprop.0+0xc>
 80079d8:	2b24      	cmp	r3, #36	; 0x24
 80079da:	d906      	bls.n	80079ea <_strtol_l.constprop.0+0x1a>
 80079dc:	f7fd fd4a 	bl	8005474 <__errno>
 80079e0:	2316      	movs	r3, #22
 80079e2:	6003      	str	r3, [r0, #0]
 80079e4:	2000      	movs	r0, #0
 80079e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ea:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007ad0 <_strtol_l.constprop.0+0x100>
 80079ee:	460d      	mov	r5, r1
 80079f0:	462e      	mov	r6, r5
 80079f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079f6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80079fa:	f017 0708 	ands.w	r7, r7, #8
 80079fe:	d1f7      	bne.n	80079f0 <_strtol_l.constprop.0+0x20>
 8007a00:	2c2d      	cmp	r4, #45	; 0x2d
 8007a02:	d132      	bne.n	8007a6a <_strtol_l.constprop.0+0x9a>
 8007a04:	782c      	ldrb	r4, [r5, #0]
 8007a06:	2701      	movs	r7, #1
 8007a08:	1cb5      	adds	r5, r6, #2
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d05b      	beq.n	8007ac6 <_strtol_l.constprop.0+0xf6>
 8007a0e:	2b10      	cmp	r3, #16
 8007a10:	d109      	bne.n	8007a26 <_strtol_l.constprop.0+0x56>
 8007a12:	2c30      	cmp	r4, #48	; 0x30
 8007a14:	d107      	bne.n	8007a26 <_strtol_l.constprop.0+0x56>
 8007a16:	782c      	ldrb	r4, [r5, #0]
 8007a18:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007a1c:	2c58      	cmp	r4, #88	; 0x58
 8007a1e:	d14d      	bne.n	8007abc <_strtol_l.constprop.0+0xec>
 8007a20:	786c      	ldrb	r4, [r5, #1]
 8007a22:	2310      	movs	r3, #16
 8007a24:	3502      	adds	r5, #2
 8007a26:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007a2a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a2e:	f04f 0c00 	mov.w	ip, #0
 8007a32:	fbb8 f9f3 	udiv	r9, r8, r3
 8007a36:	4666      	mov	r6, ip
 8007a38:	fb03 8a19 	mls	sl, r3, r9, r8
 8007a3c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007a40:	f1be 0f09 	cmp.w	lr, #9
 8007a44:	d816      	bhi.n	8007a74 <_strtol_l.constprop.0+0xa4>
 8007a46:	4674      	mov	r4, lr
 8007a48:	42a3      	cmp	r3, r4
 8007a4a:	dd24      	ble.n	8007a96 <_strtol_l.constprop.0+0xc6>
 8007a4c:	f1bc 0f00 	cmp.w	ip, #0
 8007a50:	db1e      	blt.n	8007a90 <_strtol_l.constprop.0+0xc0>
 8007a52:	45b1      	cmp	r9, r6
 8007a54:	d31c      	bcc.n	8007a90 <_strtol_l.constprop.0+0xc0>
 8007a56:	d101      	bne.n	8007a5c <_strtol_l.constprop.0+0x8c>
 8007a58:	45a2      	cmp	sl, r4
 8007a5a:	db19      	blt.n	8007a90 <_strtol_l.constprop.0+0xc0>
 8007a5c:	fb06 4603 	mla	r6, r6, r3, r4
 8007a60:	f04f 0c01 	mov.w	ip, #1
 8007a64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a68:	e7e8      	b.n	8007a3c <_strtol_l.constprop.0+0x6c>
 8007a6a:	2c2b      	cmp	r4, #43	; 0x2b
 8007a6c:	bf04      	itt	eq
 8007a6e:	782c      	ldrbeq	r4, [r5, #0]
 8007a70:	1cb5      	addeq	r5, r6, #2
 8007a72:	e7ca      	b.n	8007a0a <_strtol_l.constprop.0+0x3a>
 8007a74:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007a78:	f1be 0f19 	cmp.w	lr, #25
 8007a7c:	d801      	bhi.n	8007a82 <_strtol_l.constprop.0+0xb2>
 8007a7e:	3c37      	subs	r4, #55	; 0x37
 8007a80:	e7e2      	b.n	8007a48 <_strtol_l.constprop.0+0x78>
 8007a82:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007a86:	f1be 0f19 	cmp.w	lr, #25
 8007a8a:	d804      	bhi.n	8007a96 <_strtol_l.constprop.0+0xc6>
 8007a8c:	3c57      	subs	r4, #87	; 0x57
 8007a8e:	e7db      	b.n	8007a48 <_strtol_l.constprop.0+0x78>
 8007a90:	f04f 3cff 	mov.w	ip, #4294967295
 8007a94:	e7e6      	b.n	8007a64 <_strtol_l.constprop.0+0x94>
 8007a96:	f1bc 0f00 	cmp.w	ip, #0
 8007a9a:	da05      	bge.n	8007aa8 <_strtol_l.constprop.0+0xd8>
 8007a9c:	2322      	movs	r3, #34	; 0x22
 8007a9e:	6003      	str	r3, [r0, #0]
 8007aa0:	4646      	mov	r6, r8
 8007aa2:	b942      	cbnz	r2, 8007ab6 <_strtol_l.constprop.0+0xe6>
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	e79e      	b.n	80079e6 <_strtol_l.constprop.0+0x16>
 8007aa8:	b107      	cbz	r7, 8007aac <_strtol_l.constprop.0+0xdc>
 8007aaa:	4276      	negs	r6, r6
 8007aac:	2a00      	cmp	r2, #0
 8007aae:	d0f9      	beq.n	8007aa4 <_strtol_l.constprop.0+0xd4>
 8007ab0:	f1bc 0f00 	cmp.w	ip, #0
 8007ab4:	d000      	beq.n	8007ab8 <_strtol_l.constprop.0+0xe8>
 8007ab6:	1e69      	subs	r1, r5, #1
 8007ab8:	6011      	str	r1, [r2, #0]
 8007aba:	e7f3      	b.n	8007aa4 <_strtol_l.constprop.0+0xd4>
 8007abc:	2430      	movs	r4, #48	; 0x30
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1b1      	bne.n	8007a26 <_strtol_l.constprop.0+0x56>
 8007ac2:	2308      	movs	r3, #8
 8007ac4:	e7af      	b.n	8007a26 <_strtol_l.constprop.0+0x56>
 8007ac6:	2c30      	cmp	r4, #48	; 0x30
 8007ac8:	d0a5      	beq.n	8007a16 <_strtol_l.constprop.0+0x46>
 8007aca:	230a      	movs	r3, #10
 8007acc:	e7ab      	b.n	8007a26 <_strtol_l.constprop.0+0x56>
 8007ace:	bf00      	nop
 8007ad0:	0800ac69 	.word	0x0800ac69

08007ad4 <_strtol_r>:
 8007ad4:	f7ff bf7c 	b.w	80079d0 <_strtol_l.constprop.0>

08007ad8 <__swbuf_r>:
 8007ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ada:	460e      	mov	r6, r1
 8007adc:	4614      	mov	r4, r2
 8007ade:	4605      	mov	r5, r0
 8007ae0:	b118      	cbz	r0, 8007aea <__swbuf_r+0x12>
 8007ae2:	6983      	ldr	r3, [r0, #24]
 8007ae4:	b90b      	cbnz	r3, 8007aea <__swbuf_r+0x12>
 8007ae6:	f7fd fdf7 	bl	80056d8 <__sinit>
 8007aea:	4b21      	ldr	r3, [pc, #132]	; (8007b70 <__swbuf_r+0x98>)
 8007aec:	429c      	cmp	r4, r3
 8007aee:	d12b      	bne.n	8007b48 <__swbuf_r+0x70>
 8007af0:	686c      	ldr	r4, [r5, #4]
 8007af2:	69a3      	ldr	r3, [r4, #24]
 8007af4:	60a3      	str	r3, [r4, #8]
 8007af6:	89a3      	ldrh	r3, [r4, #12]
 8007af8:	071a      	lsls	r2, r3, #28
 8007afa:	d52f      	bpl.n	8007b5c <__swbuf_r+0x84>
 8007afc:	6923      	ldr	r3, [r4, #16]
 8007afe:	b36b      	cbz	r3, 8007b5c <__swbuf_r+0x84>
 8007b00:	6923      	ldr	r3, [r4, #16]
 8007b02:	6820      	ldr	r0, [r4, #0]
 8007b04:	1ac0      	subs	r0, r0, r3
 8007b06:	6963      	ldr	r3, [r4, #20]
 8007b08:	b2f6      	uxtb	r6, r6
 8007b0a:	4283      	cmp	r3, r0
 8007b0c:	4637      	mov	r7, r6
 8007b0e:	dc04      	bgt.n	8007b1a <__swbuf_r+0x42>
 8007b10:	4621      	mov	r1, r4
 8007b12:	4628      	mov	r0, r5
 8007b14:	f7fd fd3a 	bl	800558c <_fflush_r>
 8007b18:	bb30      	cbnz	r0, 8007b68 <__swbuf_r+0x90>
 8007b1a:	68a3      	ldr	r3, [r4, #8]
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	60a3      	str	r3, [r4, #8]
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	1c5a      	adds	r2, r3, #1
 8007b24:	6022      	str	r2, [r4, #0]
 8007b26:	701e      	strb	r6, [r3, #0]
 8007b28:	6963      	ldr	r3, [r4, #20]
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	4283      	cmp	r3, r0
 8007b2e:	d004      	beq.n	8007b3a <__swbuf_r+0x62>
 8007b30:	89a3      	ldrh	r3, [r4, #12]
 8007b32:	07db      	lsls	r3, r3, #31
 8007b34:	d506      	bpl.n	8007b44 <__swbuf_r+0x6c>
 8007b36:	2e0a      	cmp	r6, #10
 8007b38:	d104      	bne.n	8007b44 <__swbuf_r+0x6c>
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	f7fd fd25 	bl	800558c <_fflush_r>
 8007b42:	b988      	cbnz	r0, 8007b68 <__swbuf_r+0x90>
 8007b44:	4638      	mov	r0, r7
 8007b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b48:	4b0a      	ldr	r3, [pc, #40]	; (8007b74 <__swbuf_r+0x9c>)
 8007b4a:	429c      	cmp	r4, r3
 8007b4c:	d101      	bne.n	8007b52 <__swbuf_r+0x7a>
 8007b4e:	68ac      	ldr	r4, [r5, #8]
 8007b50:	e7cf      	b.n	8007af2 <__swbuf_r+0x1a>
 8007b52:	4b09      	ldr	r3, [pc, #36]	; (8007b78 <__swbuf_r+0xa0>)
 8007b54:	429c      	cmp	r4, r3
 8007b56:	bf08      	it	eq
 8007b58:	68ec      	ldreq	r4, [r5, #12]
 8007b5a:	e7ca      	b.n	8007af2 <__swbuf_r+0x1a>
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	4628      	mov	r0, r5
 8007b60:	f000 f81e 	bl	8007ba0 <__swsetup_r>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	d0cb      	beq.n	8007b00 <__swbuf_r+0x28>
 8007b68:	f04f 37ff 	mov.w	r7, #4294967295
 8007b6c:	e7ea      	b.n	8007b44 <__swbuf_r+0x6c>
 8007b6e:	bf00      	nop
 8007b70:	0800ad8c 	.word	0x0800ad8c
 8007b74:	0800adac 	.word	0x0800adac
 8007b78:	0800ad6c 	.word	0x0800ad6c

08007b7c <_write_r>:
 8007b7c:	b538      	push	{r3, r4, r5, lr}
 8007b7e:	4d07      	ldr	r5, [pc, #28]	; (8007b9c <_write_r+0x20>)
 8007b80:	4604      	mov	r4, r0
 8007b82:	4608      	mov	r0, r1
 8007b84:	4611      	mov	r1, r2
 8007b86:	2200      	movs	r2, #0
 8007b88:	602a      	str	r2, [r5, #0]
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	f7f9 fbb5 	bl	80012fa <_write>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d102      	bne.n	8007b9a <_write_r+0x1e>
 8007b94:	682b      	ldr	r3, [r5, #0]
 8007b96:	b103      	cbz	r3, 8007b9a <_write_r+0x1e>
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	bd38      	pop	{r3, r4, r5, pc}
 8007b9c:	20000ed8 	.word	0x20000ed8

08007ba0 <__swsetup_r>:
 8007ba0:	4b32      	ldr	r3, [pc, #200]	; (8007c6c <__swsetup_r+0xcc>)
 8007ba2:	b570      	push	{r4, r5, r6, lr}
 8007ba4:	681d      	ldr	r5, [r3, #0]
 8007ba6:	4606      	mov	r6, r0
 8007ba8:	460c      	mov	r4, r1
 8007baa:	b125      	cbz	r5, 8007bb6 <__swsetup_r+0x16>
 8007bac:	69ab      	ldr	r3, [r5, #24]
 8007bae:	b913      	cbnz	r3, 8007bb6 <__swsetup_r+0x16>
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	f7fd fd91 	bl	80056d8 <__sinit>
 8007bb6:	4b2e      	ldr	r3, [pc, #184]	; (8007c70 <__swsetup_r+0xd0>)
 8007bb8:	429c      	cmp	r4, r3
 8007bba:	d10f      	bne.n	8007bdc <__swsetup_r+0x3c>
 8007bbc:	686c      	ldr	r4, [r5, #4]
 8007bbe:	89a3      	ldrh	r3, [r4, #12]
 8007bc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bc4:	0719      	lsls	r1, r3, #28
 8007bc6:	d42c      	bmi.n	8007c22 <__swsetup_r+0x82>
 8007bc8:	06dd      	lsls	r5, r3, #27
 8007bca:	d411      	bmi.n	8007bf0 <__swsetup_r+0x50>
 8007bcc:	2309      	movs	r3, #9
 8007bce:	6033      	str	r3, [r6, #0]
 8007bd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007bd4:	81a3      	strh	r3, [r4, #12]
 8007bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bda:	e03e      	b.n	8007c5a <__swsetup_r+0xba>
 8007bdc:	4b25      	ldr	r3, [pc, #148]	; (8007c74 <__swsetup_r+0xd4>)
 8007bde:	429c      	cmp	r4, r3
 8007be0:	d101      	bne.n	8007be6 <__swsetup_r+0x46>
 8007be2:	68ac      	ldr	r4, [r5, #8]
 8007be4:	e7eb      	b.n	8007bbe <__swsetup_r+0x1e>
 8007be6:	4b24      	ldr	r3, [pc, #144]	; (8007c78 <__swsetup_r+0xd8>)
 8007be8:	429c      	cmp	r4, r3
 8007bea:	bf08      	it	eq
 8007bec:	68ec      	ldreq	r4, [r5, #12]
 8007bee:	e7e6      	b.n	8007bbe <__swsetup_r+0x1e>
 8007bf0:	0758      	lsls	r0, r3, #29
 8007bf2:	d512      	bpl.n	8007c1a <__swsetup_r+0x7a>
 8007bf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bf6:	b141      	cbz	r1, 8007c0a <__swsetup_r+0x6a>
 8007bf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bfc:	4299      	cmp	r1, r3
 8007bfe:	d002      	beq.n	8007c06 <__swsetup_r+0x66>
 8007c00:	4630      	mov	r0, r6
 8007c02:	f7fd ff3d 	bl	8005a80 <_free_r>
 8007c06:	2300      	movs	r3, #0
 8007c08:	6363      	str	r3, [r4, #52]	; 0x34
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c10:	81a3      	strh	r3, [r4, #12]
 8007c12:	2300      	movs	r3, #0
 8007c14:	6063      	str	r3, [r4, #4]
 8007c16:	6923      	ldr	r3, [r4, #16]
 8007c18:	6023      	str	r3, [r4, #0]
 8007c1a:	89a3      	ldrh	r3, [r4, #12]
 8007c1c:	f043 0308 	orr.w	r3, r3, #8
 8007c20:	81a3      	strh	r3, [r4, #12]
 8007c22:	6923      	ldr	r3, [r4, #16]
 8007c24:	b94b      	cbnz	r3, 8007c3a <__swsetup_r+0x9a>
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c30:	d003      	beq.n	8007c3a <__swsetup_r+0x9a>
 8007c32:	4621      	mov	r1, r4
 8007c34:	4630      	mov	r0, r6
 8007c36:	f001 fa61 	bl	80090fc <__smakebuf_r>
 8007c3a:	89a0      	ldrh	r0, [r4, #12]
 8007c3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c40:	f010 0301 	ands.w	r3, r0, #1
 8007c44:	d00a      	beq.n	8007c5c <__swsetup_r+0xbc>
 8007c46:	2300      	movs	r3, #0
 8007c48:	60a3      	str	r3, [r4, #8]
 8007c4a:	6963      	ldr	r3, [r4, #20]
 8007c4c:	425b      	negs	r3, r3
 8007c4e:	61a3      	str	r3, [r4, #24]
 8007c50:	6923      	ldr	r3, [r4, #16]
 8007c52:	b943      	cbnz	r3, 8007c66 <__swsetup_r+0xc6>
 8007c54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c58:	d1ba      	bne.n	8007bd0 <__swsetup_r+0x30>
 8007c5a:	bd70      	pop	{r4, r5, r6, pc}
 8007c5c:	0781      	lsls	r1, r0, #30
 8007c5e:	bf58      	it	pl
 8007c60:	6963      	ldrpl	r3, [r4, #20]
 8007c62:	60a3      	str	r3, [r4, #8]
 8007c64:	e7f4      	b.n	8007c50 <__swsetup_r+0xb0>
 8007c66:	2000      	movs	r0, #0
 8007c68:	e7f7      	b.n	8007c5a <__swsetup_r+0xba>
 8007c6a:	bf00      	nop
 8007c6c:	2000000c 	.word	0x2000000c
 8007c70:	0800ad8c 	.word	0x0800ad8c
 8007c74:	0800adac 	.word	0x0800adac
 8007c78:	0800ad6c 	.word	0x0800ad6c

08007c7c <abort>:
 8007c7c:	b508      	push	{r3, lr}
 8007c7e:	2006      	movs	r0, #6
 8007c80:	f002 f92a 	bl	8009ed8 <raise>
 8007c84:	2001      	movs	r0, #1
 8007c86:	f7f9 fb11 	bl	80012ac <_exit>
	...

08007c8c <_close_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4d06      	ldr	r5, [pc, #24]	; (8007ca8 <_close_r+0x1c>)
 8007c90:	2300      	movs	r3, #0
 8007c92:	4604      	mov	r4, r0
 8007c94:	4608      	mov	r0, r1
 8007c96:	602b      	str	r3, [r5, #0]
 8007c98:	f7f9 fb4b 	bl	8001332 <_close>
 8007c9c:	1c43      	adds	r3, r0, #1
 8007c9e:	d102      	bne.n	8007ca6 <_close_r+0x1a>
 8007ca0:	682b      	ldr	r3, [r5, #0]
 8007ca2:	b103      	cbz	r3, 8007ca6 <_close_r+0x1a>
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	20000ed8 	.word	0x20000ed8

08007cac <quorem>:
 8007cac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb0:	6903      	ldr	r3, [r0, #16]
 8007cb2:	690c      	ldr	r4, [r1, #16]
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	4607      	mov	r7, r0
 8007cb8:	f2c0 8081 	blt.w	8007dbe <quorem+0x112>
 8007cbc:	3c01      	subs	r4, #1
 8007cbe:	f101 0814 	add.w	r8, r1, #20
 8007cc2:	f100 0514 	add.w	r5, r0, #20
 8007cc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cca:	9301      	str	r3, [sp, #4]
 8007ccc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007cdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ce0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ce4:	d331      	bcc.n	8007d4a <quorem+0x9e>
 8007ce6:	f04f 0e00 	mov.w	lr, #0
 8007cea:	4640      	mov	r0, r8
 8007cec:	46ac      	mov	ip, r5
 8007cee:	46f2      	mov	sl, lr
 8007cf0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007cf4:	b293      	uxth	r3, r2
 8007cf6:	fb06 e303 	mla	r3, r6, r3, lr
 8007cfa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	ebaa 0303 	sub.w	r3, sl, r3
 8007d04:	f8dc a000 	ldr.w	sl, [ip]
 8007d08:	0c12      	lsrs	r2, r2, #16
 8007d0a:	fa13 f38a 	uxtah	r3, r3, sl
 8007d0e:	fb06 e202 	mla	r2, r6, r2, lr
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	9b00      	ldr	r3, [sp, #0]
 8007d16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d1a:	b292      	uxth	r2, r2
 8007d1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d24:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d28:	4581      	cmp	r9, r0
 8007d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d2e:	f84c 3b04 	str.w	r3, [ip], #4
 8007d32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d36:	d2db      	bcs.n	8007cf0 <quorem+0x44>
 8007d38:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d3c:	b92b      	cbnz	r3, 8007d4a <quorem+0x9e>
 8007d3e:	9b01      	ldr	r3, [sp, #4]
 8007d40:	3b04      	subs	r3, #4
 8007d42:	429d      	cmp	r5, r3
 8007d44:	461a      	mov	r2, r3
 8007d46:	d32e      	bcc.n	8007da6 <quorem+0xfa>
 8007d48:	613c      	str	r4, [r7, #16]
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	f001 fd00 	bl	8009750 <__mcmp>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	db24      	blt.n	8007d9e <quorem+0xf2>
 8007d54:	3601      	adds	r6, #1
 8007d56:	4628      	mov	r0, r5
 8007d58:	f04f 0c00 	mov.w	ip, #0
 8007d5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d60:	f8d0 e000 	ldr.w	lr, [r0]
 8007d64:	b293      	uxth	r3, r2
 8007d66:	ebac 0303 	sub.w	r3, ip, r3
 8007d6a:	0c12      	lsrs	r2, r2, #16
 8007d6c:	fa13 f38e 	uxtah	r3, r3, lr
 8007d70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d7e:	45c1      	cmp	r9, r8
 8007d80:	f840 3b04 	str.w	r3, [r0], #4
 8007d84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d88:	d2e8      	bcs.n	8007d5c <quorem+0xb0>
 8007d8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d92:	b922      	cbnz	r2, 8007d9e <quorem+0xf2>
 8007d94:	3b04      	subs	r3, #4
 8007d96:	429d      	cmp	r5, r3
 8007d98:	461a      	mov	r2, r3
 8007d9a:	d30a      	bcc.n	8007db2 <quorem+0x106>
 8007d9c:	613c      	str	r4, [r7, #16]
 8007d9e:	4630      	mov	r0, r6
 8007da0:	b003      	add	sp, #12
 8007da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da6:	6812      	ldr	r2, [r2, #0]
 8007da8:	3b04      	subs	r3, #4
 8007daa:	2a00      	cmp	r2, #0
 8007dac:	d1cc      	bne.n	8007d48 <quorem+0x9c>
 8007dae:	3c01      	subs	r4, #1
 8007db0:	e7c7      	b.n	8007d42 <quorem+0x96>
 8007db2:	6812      	ldr	r2, [r2, #0]
 8007db4:	3b04      	subs	r3, #4
 8007db6:	2a00      	cmp	r2, #0
 8007db8:	d1f0      	bne.n	8007d9c <quorem+0xf0>
 8007dba:	3c01      	subs	r4, #1
 8007dbc:	e7eb      	b.n	8007d96 <quorem+0xea>
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	e7ee      	b.n	8007da0 <quorem+0xf4>
 8007dc2:	0000      	movs	r0, r0
 8007dc4:	0000      	movs	r0, r0
	...

08007dc8 <_dtoa_r>:
 8007dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dcc:	ed2d 8b04 	vpush	{d8-d9}
 8007dd0:	ec57 6b10 	vmov	r6, r7, d0
 8007dd4:	b093      	sub	sp, #76	; 0x4c
 8007dd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007dd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ddc:	9106      	str	r1, [sp, #24]
 8007dde:	ee10 aa10 	vmov	sl, s0
 8007de2:	4604      	mov	r4, r0
 8007de4:	9209      	str	r2, [sp, #36]	; 0x24
 8007de6:	930c      	str	r3, [sp, #48]	; 0x30
 8007de8:	46bb      	mov	fp, r7
 8007dea:	b975      	cbnz	r5, 8007e0a <_dtoa_r+0x42>
 8007dec:	2010      	movs	r0, #16
 8007dee:	f7fd fdf9 	bl	80059e4 <malloc>
 8007df2:	4602      	mov	r2, r0
 8007df4:	6260      	str	r0, [r4, #36]	; 0x24
 8007df6:	b920      	cbnz	r0, 8007e02 <_dtoa_r+0x3a>
 8007df8:	4ba7      	ldr	r3, [pc, #668]	; (8008098 <_dtoa_r+0x2d0>)
 8007dfa:	21ea      	movs	r1, #234	; 0xea
 8007dfc:	48a7      	ldr	r0, [pc, #668]	; (800809c <_dtoa_r+0x2d4>)
 8007dfe:	f7fd fb1b 	bl	8005438 <__assert_func>
 8007e02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007e06:	6005      	str	r5, [r0, #0]
 8007e08:	60c5      	str	r5, [r0, #12]
 8007e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e0c:	6819      	ldr	r1, [r3, #0]
 8007e0e:	b151      	cbz	r1, 8007e26 <_dtoa_r+0x5e>
 8007e10:	685a      	ldr	r2, [r3, #4]
 8007e12:	604a      	str	r2, [r1, #4]
 8007e14:	2301      	movs	r3, #1
 8007e16:	4093      	lsls	r3, r2
 8007e18:	608b      	str	r3, [r1, #8]
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f001 fa0c 	bl	8009238 <_Bfree>
 8007e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e22:	2200      	movs	r2, #0
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	1e3b      	subs	r3, r7, #0
 8007e28:	bfaa      	itet	ge
 8007e2a:	2300      	movge	r3, #0
 8007e2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e30:	f8c8 3000 	strge.w	r3, [r8]
 8007e34:	4b9a      	ldr	r3, [pc, #616]	; (80080a0 <_dtoa_r+0x2d8>)
 8007e36:	bfbc      	itt	lt
 8007e38:	2201      	movlt	r2, #1
 8007e3a:	f8c8 2000 	strlt.w	r2, [r8]
 8007e3e:	ea33 030b 	bics.w	r3, r3, fp
 8007e42:	d11b      	bne.n	8007e7c <_dtoa_r+0xb4>
 8007e44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e46:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e4a:	6013      	str	r3, [r2, #0]
 8007e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e50:	4333      	orrs	r3, r6
 8007e52:	f000 8592 	beq.w	800897a <_dtoa_r+0xbb2>
 8007e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e58:	b963      	cbnz	r3, 8007e74 <_dtoa_r+0xac>
 8007e5a:	4b92      	ldr	r3, [pc, #584]	; (80080a4 <_dtoa_r+0x2dc>)
 8007e5c:	e022      	b.n	8007ea4 <_dtoa_r+0xdc>
 8007e5e:	4b92      	ldr	r3, [pc, #584]	; (80080a8 <_dtoa_r+0x2e0>)
 8007e60:	9301      	str	r3, [sp, #4]
 8007e62:	3308      	adds	r3, #8
 8007e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	9801      	ldr	r0, [sp, #4]
 8007e6a:	b013      	add	sp, #76	; 0x4c
 8007e6c:	ecbd 8b04 	vpop	{d8-d9}
 8007e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e74:	4b8b      	ldr	r3, [pc, #556]	; (80080a4 <_dtoa_r+0x2dc>)
 8007e76:	9301      	str	r3, [sp, #4]
 8007e78:	3303      	adds	r3, #3
 8007e7a:	e7f3      	b.n	8007e64 <_dtoa_r+0x9c>
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4650      	mov	r0, sl
 8007e82:	4659      	mov	r1, fp
 8007e84:	f7f8 fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e88:	ec4b ab19 	vmov	d9, sl, fp
 8007e8c:	4680      	mov	r8, r0
 8007e8e:	b158      	cbz	r0, 8007ea8 <_dtoa_r+0xe0>
 8007e90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e92:	2301      	movs	r3, #1
 8007e94:	6013      	str	r3, [r2, #0]
 8007e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 856b 	beq.w	8008974 <_dtoa_r+0xbac>
 8007e9e:	4883      	ldr	r0, [pc, #524]	; (80080ac <_dtoa_r+0x2e4>)
 8007ea0:	6018      	str	r0, [r3, #0]
 8007ea2:	1e43      	subs	r3, r0, #1
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	e7df      	b.n	8007e68 <_dtoa_r+0xa0>
 8007ea8:	ec4b ab10 	vmov	d0, sl, fp
 8007eac:	aa10      	add	r2, sp, #64	; 0x40
 8007eae:	a911      	add	r1, sp, #68	; 0x44
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f001 fd6f 	bl	8009994 <__d2b>
 8007eb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007eba:	ee08 0a10 	vmov	s16, r0
 8007ebe:	2d00      	cmp	r5, #0
 8007ec0:	f000 8084 	beq.w	8007fcc <_dtoa_r+0x204>
 8007ec4:	ee19 3a90 	vmov	r3, s19
 8007ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ecc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007ed0:	4656      	mov	r6, sl
 8007ed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007eda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007ede:	4b74      	ldr	r3, [pc, #464]	; (80080b0 <_dtoa_r+0x2e8>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	4639      	mov	r1, r7
 8007ee6:	f7f8 f9cf 	bl	8000288 <__aeabi_dsub>
 8007eea:	a365      	add	r3, pc, #404	; (adr r3, 8008080 <_dtoa_r+0x2b8>)
 8007eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef0:	f7f8 fb82 	bl	80005f8 <__aeabi_dmul>
 8007ef4:	a364      	add	r3, pc, #400	; (adr r3, 8008088 <_dtoa_r+0x2c0>)
 8007ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efa:	f7f8 f9c7 	bl	800028c <__adddf3>
 8007efe:	4606      	mov	r6, r0
 8007f00:	4628      	mov	r0, r5
 8007f02:	460f      	mov	r7, r1
 8007f04:	f7f8 fb0e 	bl	8000524 <__aeabi_i2d>
 8007f08:	a361      	add	r3, pc, #388	; (adr r3, 8008090 <_dtoa_r+0x2c8>)
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	f7f8 fb73 	bl	80005f8 <__aeabi_dmul>
 8007f12:	4602      	mov	r2, r0
 8007f14:	460b      	mov	r3, r1
 8007f16:	4630      	mov	r0, r6
 8007f18:	4639      	mov	r1, r7
 8007f1a:	f7f8 f9b7 	bl	800028c <__adddf3>
 8007f1e:	4606      	mov	r6, r0
 8007f20:	460f      	mov	r7, r1
 8007f22:	f7f8 fe19 	bl	8000b58 <__aeabi_d2iz>
 8007f26:	2200      	movs	r2, #0
 8007f28:	9000      	str	r0, [sp, #0]
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	4639      	mov	r1, r7
 8007f30:	f7f8 fdd4 	bl	8000adc <__aeabi_dcmplt>
 8007f34:	b150      	cbz	r0, 8007f4c <_dtoa_r+0x184>
 8007f36:	9800      	ldr	r0, [sp, #0]
 8007f38:	f7f8 faf4 	bl	8000524 <__aeabi_i2d>
 8007f3c:	4632      	mov	r2, r6
 8007f3e:	463b      	mov	r3, r7
 8007f40:	f7f8 fdc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f44:	b910      	cbnz	r0, 8007f4c <_dtoa_r+0x184>
 8007f46:	9b00      	ldr	r3, [sp, #0]
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	9b00      	ldr	r3, [sp, #0]
 8007f4e:	2b16      	cmp	r3, #22
 8007f50:	d85a      	bhi.n	8008008 <_dtoa_r+0x240>
 8007f52:	9a00      	ldr	r2, [sp, #0]
 8007f54:	4b57      	ldr	r3, [pc, #348]	; (80080b4 <_dtoa_r+0x2ec>)
 8007f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	ec51 0b19 	vmov	r0, r1, d9
 8007f62:	f7f8 fdbb 	bl	8000adc <__aeabi_dcmplt>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	d050      	beq.n	800800c <_dtoa_r+0x244>
 8007f6a:	9b00      	ldr	r3, [sp, #0]
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	2300      	movs	r3, #0
 8007f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f76:	1b5d      	subs	r5, r3, r5
 8007f78:	1e6b      	subs	r3, r5, #1
 8007f7a:	9305      	str	r3, [sp, #20]
 8007f7c:	bf45      	ittet	mi
 8007f7e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f82:	9304      	strmi	r3, [sp, #16]
 8007f84:	2300      	movpl	r3, #0
 8007f86:	2300      	movmi	r3, #0
 8007f88:	bf4c      	ite	mi
 8007f8a:	9305      	strmi	r3, [sp, #20]
 8007f8c:	9304      	strpl	r3, [sp, #16]
 8007f8e:	9b00      	ldr	r3, [sp, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	db3d      	blt.n	8008010 <_dtoa_r+0x248>
 8007f94:	9b05      	ldr	r3, [sp, #20]
 8007f96:	9a00      	ldr	r2, [sp, #0]
 8007f98:	920a      	str	r2, [sp, #40]	; 0x28
 8007f9a:	4413      	add	r3, r2
 8007f9c:	9305      	str	r3, [sp, #20]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	9307      	str	r3, [sp, #28]
 8007fa2:	9b06      	ldr	r3, [sp, #24]
 8007fa4:	2b09      	cmp	r3, #9
 8007fa6:	f200 8089 	bhi.w	80080bc <_dtoa_r+0x2f4>
 8007faa:	2b05      	cmp	r3, #5
 8007fac:	bfc4      	itt	gt
 8007fae:	3b04      	subgt	r3, #4
 8007fb0:	9306      	strgt	r3, [sp, #24]
 8007fb2:	9b06      	ldr	r3, [sp, #24]
 8007fb4:	f1a3 0302 	sub.w	r3, r3, #2
 8007fb8:	bfcc      	ite	gt
 8007fba:	2500      	movgt	r5, #0
 8007fbc:	2501      	movle	r5, #1
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	f200 8087 	bhi.w	80080d2 <_dtoa_r+0x30a>
 8007fc4:	e8df f003 	tbb	[pc, r3]
 8007fc8:	59383a2d 	.word	0x59383a2d
 8007fcc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007fd0:	441d      	add	r5, r3
 8007fd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007fd6:	2b20      	cmp	r3, #32
 8007fd8:	bfc1      	itttt	gt
 8007fda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007fde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007fe2:	fa0b f303 	lslgt.w	r3, fp, r3
 8007fe6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fea:	bfda      	itte	le
 8007fec:	f1c3 0320 	rsble	r3, r3, #32
 8007ff0:	fa06 f003 	lslle.w	r0, r6, r3
 8007ff4:	4318      	orrgt	r0, r3
 8007ff6:	f7f8 fa85 	bl	8000504 <__aeabi_ui2d>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	4606      	mov	r6, r0
 8007ffe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008002:	3d01      	subs	r5, #1
 8008004:	930e      	str	r3, [sp, #56]	; 0x38
 8008006:	e76a      	b.n	8007ede <_dtoa_r+0x116>
 8008008:	2301      	movs	r3, #1
 800800a:	e7b2      	b.n	8007f72 <_dtoa_r+0x1aa>
 800800c:	900b      	str	r0, [sp, #44]	; 0x2c
 800800e:	e7b1      	b.n	8007f74 <_dtoa_r+0x1ac>
 8008010:	9b04      	ldr	r3, [sp, #16]
 8008012:	9a00      	ldr	r2, [sp, #0]
 8008014:	1a9b      	subs	r3, r3, r2
 8008016:	9304      	str	r3, [sp, #16]
 8008018:	4253      	negs	r3, r2
 800801a:	9307      	str	r3, [sp, #28]
 800801c:	2300      	movs	r3, #0
 800801e:	930a      	str	r3, [sp, #40]	; 0x28
 8008020:	e7bf      	b.n	8007fa2 <_dtoa_r+0x1da>
 8008022:	2300      	movs	r3, #0
 8008024:	9308      	str	r3, [sp, #32]
 8008026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008028:	2b00      	cmp	r3, #0
 800802a:	dc55      	bgt.n	80080d8 <_dtoa_r+0x310>
 800802c:	2301      	movs	r3, #1
 800802e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008032:	461a      	mov	r2, r3
 8008034:	9209      	str	r2, [sp, #36]	; 0x24
 8008036:	e00c      	b.n	8008052 <_dtoa_r+0x28a>
 8008038:	2301      	movs	r3, #1
 800803a:	e7f3      	b.n	8008024 <_dtoa_r+0x25c>
 800803c:	2300      	movs	r3, #0
 800803e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008040:	9308      	str	r3, [sp, #32]
 8008042:	9b00      	ldr	r3, [sp, #0]
 8008044:	4413      	add	r3, r2
 8008046:	9302      	str	r3, [sp, #8]
 8008048:	3301      	adds	r3, #1
 800804a:	2b01      	cmp	r3, #1
 800804c:	9303      	str	r3, [sp, #12]
 800804e:	bfb8      	it	lt
 8008050:	2301      	movlt	r3, #1
 8008052:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008054:	2200      	movs	r2, #0
 8008056:	6042      	str	r2, [r0, #4]
 8008058:	2204      	movs	r2, #4
 800805a:	f102 0614 	add.w	r6, r2, #20
 800805e:	429e      	cmp	r6, r3
 8008060:	6841      	ldr	r1, [r0, #4]
 8008062:	d93d      	bls.n	80080e0 <_dtoa_r+0x318>
 8008064:	4620      	mov	r0, r4
 8008066:	f001 f8a7 	bl	80091b8 <_Balloc>
 800806a:	9001      	str	r0, [sp, #4]
 800806c:	2800      	cmp	r0, #0
 800806e:	d13b      	bne.n	80080e8 <_dtoa_r+0x320>
 8008070:	4b11      	ldr	r3, [pc, #68]	; (80080b8 <_dtoa_r+0x2f0>)
 8008072:	4602      	mov	r2, r0
 8008074:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008078:	e6c0      	b.n	8007dfc <_dtoa_r+0x34>
 800807a:	2301      	movs	r3, #1
 800807c:	e7df      	b.n	800803e <_dtoa_r+0x276>
 800807e:	bf00      	nop
 8008080:	636f4361 	.word	0x636f4361
 8008084:	3fd287a7 	.word	0x3fd287a7
 8008088:	8b60c8b3 	.word	0x8b60c8b3
 800808c:	3fc68a28 	.word	0x3fc68a28
 8008090:	509f79fb 	.word	0x509f79fb
 8008094:	3fd34413 	.word	0x3fd34413
 8008098:	0800ae7d 	.word	0x0800ae7d
 800809c:	0800ae94 	.word	0x0800ae94
 80080a0:	7ff00000 	.word	0x7ff00000
 80080a4:	0800ae79 	.word	0x0800ae79
 80080a8:	0800ae70 	.word	0x0800ae70
 80080ac:	0800adf2 	.word	0x0800adf2
 80080b0:	3ff80000 	.word	0x3ff80000
 80080b4:	0800b000 	.word	0x0800b000
 80080b8:	0800aeef 	.word	0x0800aeef
 80080bc:	2501      	movs	r5, #1
 80080be:	2300      	movs	r3, #0
 80080c0:	9306      	str	r3, [sp, #24]
 80080c2:	9508      	str	r5, [sp, #32]
 80080c4:	f04f 33ff 	mov.w	r3, #4294967295
 80080c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080cc:	2200      	movs	r2, #0
 80080ce:	2312      	movs	r3, #18
 80080d0:	e7b0      	b.n	8008034 <_dtoa_r+0x26c>
 80080d2:	2301      	movs	r3, #1
 80080d4:	9308      	str	r3, [sp, #32]
 80080d6:	e7f5      	b.n	80080c4 <_dtoa_r+0x2fc>
 80080d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080de:	e7b8      	b.n	8008052 <_dtoa_r+0x28a>
 80080e0:	3101      	adds	r1, #1
 80080e2:	6041      	str	r1, [r0, #4]
 80080e4:	0052      	lsls	r2, r2, #1
 80080e6:	e7b8      	b.n	800805a <_dtoa_r+0x292>
 80080e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080ea:	9a01      	ldr	r2, [sp, #4]
 80080ec:	601a      	str	r2, [r3, #0]
 80080ee:	9b03      	ldr	r3, [sp, #12]
 80080f0:	2b0e      	cmp	r3, #14
 80080f2:	f200 809d 	bhi.w	8008230 <_dtoa_r+0x468>
 80080f6:	2d00      	cmp	r5, #0
 80080f8:	f000 809a 	beq.w	8008230 <_dtoa_r+0x468>
 80080fc:	9b00      	ldr	r3, [sp, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	dd32      	ble.n	8008168 <_dtoa_r+0x3a0>
 8008102:	4ab7      	ldr	r2, [pc, #732]	; (80083e0 <_dtoa_r+0x618>)
 8008104:	f003 030f 	and.w	r3, r3, #15
 8008108:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800810c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008110:	9b00      	ldr	r3, [sp, #0]
 8008112:	05d8      	lsls	r0, r3, #23
 8008114:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008118:	d516      	bpl.n	8008148 <_dtoa_r+0x380>
 800811a:	4bb2      	ldr	r3, [pc, #712]	; (80083e4 <_dtoa_r+0x61c>)
 800811c:	ec51 0b19 	vmov	r0, r1, d9
 8008120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008124:	f7f8 fb92 	bl	800084c <__aeabi_ddiv>
 8008128:	f007 070f 	and.w	r7, r7, #15
 800812c:	4682      	mov	sl, r0
 800812e:	468b      	mov	fp, r1
 8008130:	2503      	movs	r5, #3
 8008132:	4eac      	ldr	r6, [pc, #688]	; (80083e4 <_dtoa_r+0x61c>)
 8008134:	b957      	cbnz	r7, 800814c <_dtoa_r+0x384>
 8008136:	4642      	mov	r2, r8
 8008138:	464b      	mov	r3, r9
 800813a:	4650      	mov	r0, sl
 800813c:	4659      	mov	r1, fp
 800813e:	f7f8 fb85 	bl	800084c <__aeabi_ddiv>
 8008142:	4682      	mov	sl, r0
 8008144:	468b      	mov	fp, r1
 8008146:	e028      	b.n	800819a <_dtoa_r+0x3d2>
 8008148:	2502      	movs	r5, #2
 800814a:	e7f2      	b.n	8008132 <_dtoa_r+0x36a>
 800814c:	07f9      	lsls	r1, r7, #31
 800814e:	d508      	bpl.n	8008162 <_dtoa_r+0x39a>
 8008150:	4640      	mov	r0, r8
 8008152:	4649      	mov	r1, r9
 8008154:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008158:	f7f8 fa4e 	bl	80005f8 <__aeabi_dmul>
 800815c:	3501      	adds	r5, #1
 800815e:	4680      	mov	r8, r0
 8008160:	4689      	mov	r9, r1
 8008162:	107f      	asrs	r7, r7, #1
 8008164:	3608      	adds	r6, #8
 8008166:	e7e5      	b.n	8008134 <_dtoa_r+0x36c>
 8008168:	f000 809b 	beq.w	80082a2 <_dtoa_r+0x4da>
 800816c:	9b00      	ldr	r3, [sp, #0]
 800816e:	4f9d      	ldr	r7, [pc, #628]	; (80083e4 <_dtoa_r+0x61c>)
 8008170:	425e      	negs	r6, r3
 8008172:	4b9b      	ldr	r3, [pc, #620]	; (80083e0 <_dtoa_r+0x618>)
 8008174:	f006 020f 	and.w	r2, r6, #15
 8008178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	ec51 0b19 	vmov	r0, r1, d9
 8008184:	f7f8 fa38 	bl	80005f8 <__aeabi_dmul>
 8008188:	1136      	asrs	r6, r6, #4
 800818a:	4682      	mov	sl, r0
 800818c:	468b      	mov	fp, r1
 800818e:	2300      	movs	r3, #0
 8008190:	2502      	movs	r5, #2
 8008192:	2e00      	cmp	r6, #0
 8008194:	d17a      	bne.n	800828c <_dtoa_r+0x4c4>
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1d3      	bne.n	8008142 <_dtoa_r+0x37a>
 800819a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819c:	2b00      	cmp	r3, #0
 800819e:	f000 8082 	beq.w	80082a6 <_dtoa_r+0x4de>
 80081a2:	4b91      	ldr	r3, [pc, #580]	; (80083e8 <_dtoa_r+0x620>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	4650      	mov	r0, sl
 80081a8:	4659      	mov	r1, fp
 80081aa:	f7f8 fc97 	bl	8000adc <__aeabi_dcmplt>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	d079      	beq.n	80082a6 <_dtoa_r+0x4de>
 80081b2:	9b03      	ldr	r3, [sp, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d076      	beq.n	80082a6 <_dtoa_r+0x4de>
 80081b8:	9b02      	ldr	r3, [sp, #8]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	dd36      	ble.n	800822c <_dtoa_r+0x464>
 80081be:	9b00      	ldr	r3, [sp, #0]
 80081c0:	4650      	mov	r0, sl
 80081c2:	4659      	mov	r1, fp
 80081c4:	1e5f      	subs	r7, r3, #1
 80081c6:	2200      	movs	r2, #0
 80081c8:	4b88      	ldr	r3, [pc, #544]	; (80083ec <_dtoa_r+0x624>)
 80081ca:	f7f8 fa15 	bl	80005f8 <__aeabi_dmul>
 80081ce:	9e02      	ldr	r6, [sp, #8]
 80081d0:	4682      	mov	sl, r0
 80081d2:	468b      	mov	fp, r1
 80081d4:	3501      	adds	r5, #1
 80081d6:	4628      	mov	r0, r5
 80081d8:	f7f8 f9a4 	bl	8000524 <__aeabi_i2d>
 80081dc:	4652      	mov	r2, sl
 80081de:	465b      	mov	r3, fp
 80081e0:	f7f8 fa0a 	bl	80005f8 <__aeabi_dmul>
 80081e4:	4b82      	ldr	r3, [pc, #520]	; (80083f0 <_dtoa_r+0x628>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	f7f8 f850 	bl	800028c <__adddf3>
 80081ec:	46d0      	mov	r8, sl
 80081ee:	46d9      	mov	r9, fp
 80081f0:	4682      	mov	sl, r0
 80081f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081f6:	2e00      	cmp	r6, #0
 80081f8:	d158      	bne.n	80082ac <_dtoa_r+0x4e4>
 80081fa:	4b7e      	ldr	r3, [pc, #504]	; (80083f4 <_dtoa_r+0x62c>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	4640      	mov	r0, r8
 8008200:	4649      	mov	r1, r9
 8008202:	f7f8 f841 	bl	8000288 <__aeabi_dsub>
 8008206:	4652      	mov	r2, sl
 8008208:	465b      	mov	r3, fp
 800820a:	4680      	mov	r8, r0
 800820c:	4689      	mov	r9, r1
 800820e:	f7f8 fc83 	bl	8000b18 <__aeabi_dcmpgt>
 8008212:	2800      	cmp	r0, #0
 8008214:	f040 8295 	bne.w	8008742 <_dtoa_r+0x97a>
 8008218:	4652      	mov	r2, sl
 800821a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800821e:	4640      	mov	r0, r8
 8008220:	4649      	mov	r1, r9
 8008222:	f7f8 fc5b 	bl	8000adc <__aeabi_dcmplt>
 8008226:	2800      	cmp	r0, #0
 8008228:	f040 8289 	bne.w	800873e <_dtoa_r+0x976>
 800822c:	ec5b ab19 	vmov	sl, fp, d9
 8008230:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008232:	2b00      	cmp	r3, #0
 8008234:	f2c0 8148 	blt.w	80084c8 <_dtoa_r+0x700>
 8008238:	9a00      	ldr	r2, [sp, #0]
 800823a:	2a0e      	cmp	r2, #14
 800823c:	f300 8144 	bgt.w	80084c8 <_dtoa_r+0x700>
 8008240:	4b67      	ldr	r3, [pc, #412]	; (80083e0 <_dtoa_r+0x618>)
 8008242:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008246:	e9d3 8900 	ldrd	r8, r9, [r3]
 800824a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800824c:	2b00      	cmp	r3, #0
 800824e:	f280 80d5 	bge.w	80083fc <_dtoa_r+0x634>
 8008252:	9b03      	ldr	r3, [sp, #12]
 8008254:	2b00      	cmp	r3, #0
 8008256:	f300 80d1 	bgt.w	80083fc <_dtoa_r+0x634>
 800825a:	f040 826f 	bne.w	800873c <_dtoa_r+0x974>
 800825e:	4b65      	ldr	r3, [pc, #404]	; (80083f4 <_dtoa_r+0x62c>)
 8008260:	2200      	movs	r2, #0
 8008262:	4640      	mov	r0, r8
 8008264:	4649      	mov	r1, r9
 8008266:	f7f8 f9c7 	bl	80005f8 <__aeabi_dmul>
 800826a:	4652      	mov	r2, sl
 800826c:	465b      	mov	r3, fp
 800826e:	f7f8 fc49 	bl	8000b04 <__aeabi_dcmpge>
 8008272:	9e03      	ldr	r6, [sp, #12]
 8008274:	4637      	mov	r7, r6
 8008276:	2800      	cmp	r0, #0
 8008278:	f040 8245 	bne.w	8008706 <_dtoa_r+0x93e>
 800827c:	9d01      	ldr	r5, [sp, #4]
 800827e:	2331      	movs	r3, #49	; 0x31
 8008280:	f805 3b01 	strb.w	r3, [r5], #1
 8008284:	9b00      	ldr	r3, [sp, #0]
 8008286:	3301      	adds	r3, #1
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	e240      	b.n	800870e <_dtoa_r+0x946>
 800828c:	07f2      	lsls	r2, r6, #31
 800828e:	d505      	bpl.n	800829c <_dtoa_r+0x4d4>
 8008290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008294:	f7f8 f9b0 	bl	80005f8 <__aeabi_dmul>
 8008298:	3501      	adds	r5, #1
 800829a:	2301      	movs	r3, #1
 800829c:	1076      	asrs	r6, r6, #1
 800829e:	3708      	adds	r7, #8
 80082a0:	e777      	b.n	8008192 <_dtoa_r+0x3ca>
 80082a2:	2502      	movs	r5, #2
 80082a4:	e779      	b.n	800819a <_dtoa_r+0x3d2>
 80082a6:	9f00      	ldr	r7, [sp, #0]
 80082a8:	9e03      	ldr	r6, [sp, #12]
 80082aa:	e794      	b.n	80081d6 <_dtoa_r+0x40e>
 80082ac:	9901      	ldr	r1, [sp, #4]
 80082ae:	4b4c      	ldr	r3, [pc, #304]	; (80083e0 <_dtoa_r+0x618>)
 80082b0:	4431      	add	r1, r6
 80082b2:	910d      	str	r1, [sp, #52]	; 0x34
 80082b4:	9908      	ldr	r1, [sp, #32]
 80082b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80082ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082be:	2900      	cmp	r1, #0
 80082c0:	d043      	beq.n	800834a <_dtoa_r+0x582>
 80082c2:	494d      	ldr	r1, [pc, #308]	; (80083f8 <_dtoa_r+0x630>)
 80082c4:	2000      	movs	r0, #0
 80082c6:	f7f8 fac1 	bl	800084c <__aeabi_ddiv>
 80082ca:	4652      	mov	r2, sl
 80082cc:	465b      	mov	r3, fp
 80082ce:	f7f7 ffdb 	bl	8000288 <__aeabi_dsub>
 80082d2:	9d01      	ldr	r5, [sp, #4]
 80082d4:	4682      	mov	sl, r0
 80082d6:	468b      	mov	fp, r1
 80082d8:	4649      	mov	r1, r9
 80082da:	4640      	mov	r0, r8
 80082dc:	f7f8 fc3c 	bl	8000b58 <__aeabi_d2iz>
 80082e0:	4606      	mov	r6, r0
 80082e2:	f7f8 f91f 	bl	8000524 <__aeabi_i2d>
 80082e6:	4602      	mov	r2, r0
 80082e8:	460b      	mov	r3, r1
 80082ea:	4640      	mov	r0, r8
 80082ec:	4649      	mov	r1, r9
 80082ee:	f7f7 ffcb 	bl	8000288 <__aeabi_dsub>
 80082f2:	3630      	adds	r6, #48	; 0x30
 80082f4:	f805 6b01 	strb.w	r6, [r5], #1
 80082f8:	4652      	mov	r2, sl
 80082fa:	465b      	mov	r3, fp
 80082fc:	4680      	mov	r8, r0
 80082fe:	4689      	mov	r9, r1
 8008300:	f7f8 fbec 	bl	8000adc <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	d163      	bne.n	80083d0 <_dtoa_r+0x608>
 8008308:	4642      	mov	r2, r8
 800830a:	464b      	mov	r3, r9
 800830c:	4936      	ldr	r1, [pc, #216]	; (80083e8 <_dtoa_r+0x620>)
 800830e:	2000      	movs	r0, #0
 8008310:	f7f7 ffba 	bl	8000288 <__aeabi_dsub>
 8008314:	4652      	mov	r2, sl
 8008316:	465b      	mov	r3, fp
 8008318:	f7f8 fbe0 	bl	8000adc <__aeabi_dcmplt>
 800831c:	2800      	cmp	r0, #0
 800831e:	f040 80b5 	bne.w	800848c <_dtoa_r+0x6c4>
 8008322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008324:	429d      	cmp	r5, r3
 8008326:	d081      	beq.n	800822c <_dtoa_r+0x464>
 8008328:	4b30      	ldr	r3, [pc, #192]	; (80083ec <_dtoa_r+0x624>)
 800832a:	2200      	movs	r2, #0
 800832c:	4650      	mov	r0, sl
 800832e:	4659      	mov	r1, fp
 8008330:	f7f8 f962 	bl	80005f8 <__aeabi_dmul>
 8008334:	4b2d      	ldr	r3, [pc, #180]	; (80083ec <_dtoa_r+0x624>)
 8008336:	4682      	mov	sl, r0
 8008338:	468b      	mov	fp, r1
 800833a:	4640      	mov	r0, r8
 800833c:	4649      	mov	r1, r9
 800833e:	2200      	movs	r2, #0
 8008340:	f7f8 f95a 	bl	80005f8 <__aeabi_dmul>
 8008344:	4680      	mov	r8, r0
 8008346:	4689      	mov	r9, r1
 8008348:	e7c6      	b.n	80082d8 <_dtoa_r+0x510>
 800834a:	4650      	mov	r0, sl
 800834c:	4659      	mov	r1, fp
 800834e:	f7f8 f953 	bl	80005f8 <__aeabi_dmul>
 8008352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008354:	9d01      	ldr	r5, [sp, #4]
 8008356:	930f      	str	r3, [sp, #60]	; 0x3c
 8008358:	4682      	mov	sl, r0
 800835a:	468b      	mov	fp, r1
 800835c:	4649      	mov	r1, r9
 800835e:	4640      	mov	r0, r8
 8008360:	f7f8 fbfa 	bl	8000b58 <__aeabi_d2iz>
 8008364:	4606      	mov	r6, r0
 8008366:	f7f8 f8dd 	bl	8000524 <__aeabi_i2d>
 800836a:	3630      	adds	r6, #48	; 0x30
 800836c:	4602      	mov	r2, r0
 800836e:	460b      	mov	r3, r1
 8008370:	4640      	mov	r0, r8
 8008372:	4649      	mov	r1, r9
 8008374:	f7f7 ff88 	bl	8000288 <__aeabi_dsub>
 8008378:	f805 6b01 	strb.w	r6, [r5], #1
 800837c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800837e:	429d      	cmp	r5, r3
 8008380:	4680      	mov	r8, r0
 8008382:	4689      	mov	r9, r1
 8008384:	f04f 0200 	mov.w	r2, #0
 8008388:	d124      	bne.n	80083d4 <_dtoa_r+0x60c>
 800838a:	4b1b      	ldr	r3, [pc, #108]	; (80083f8 <_dtoa_r+0x630>)
 800838c:	4650      	mov	r0, sl
 800838e:	4659      	mov	r1, fp
 8008390:	f7f7 ff7c 	bl	800028c <__adddf3>
 8008394:	4602      	mov	r2, r0
 8008396:	460b      	mov	r3, r1
 8008398:	4640      	mov	r0, r8
 800839a:	4649      	mov	r1, r9
 800839c:	f7f8 fbbc 	bl	8000b18 <__aeabi_dcmpgt>
 80083a0:	2800      	cmp	r0, #0
 80083a2:	d173      	bne.n	800848c <_dtoa_r+0x6c4>
 80083a4:	4652      	mov	r2, sl
 80083a6:	465b      	mov	r3, fp
 80083a8:	4913      	ldr	r1, [pc, #76]	; (80083f8 <_dtoa_r+0x630>)
 80083aa:	2000      	movs	r0, #0
 80083ac:	f7f7 ff6c 	bl	8000288 <__aeabi_dsub>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	4640      	mov	r0, r8
 80083b6:	4649      	mov	r1, r9
 80083b8:	f7f8 fb90 	bl	8000adc <__aeabi_dcmplt>
 80083bc:	2800      	cmp	r0, #0
 80083be:	f43f af35 	beq.w	800822c <_dtoa_r+0x464>
 80083c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80083c4:	1e6b      	subs	r3, r5, #1
 80083c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80083c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083cc:	2b30      	cmp	r3, #48	; 0x30
 80083ce:	d0f8      	beq.n	80083c2 <_dtoa_r+0x5fa>
 80083d0:	9700      	str	r7, [sp, #0]
 80083d2:	e049      	b.n	8008468 <_dtoa_r+0x6a0>
 80083d4:	4b05      	ldr	r3, [pc, #20]	; (80083ec <_dtoa_r+0x624>)
 80083d6:	f7f8 f90f 	bl	80005f8 <__aeabi_dmul>
 80083da:	4680      	mov	r8, r0
 80083dc:	4689      	mov	r9, r1
 80083de:	e7bd      	b.n	800835c <_dtoa_r+0x594>
 80083e0:	0800b000 	.word	0x0800b000
 80083e4:	0800afd8 	.word	0x0800afd8
 80083e8:	3ff00000 	.word	0x3ff00000
 80083ec:	40240000 	.word	0x40240000
 80083f0:	401c0000 	.word	0x401c0000
 80083f4:	40140000 	.word	0x40140000
 80083f8:	3fe00000 	.word	0x3fe00000
 80083fc:	9d01      	ldr	r5, [sp, #4]
 80083fe:	4656      	mov	r6, sl
 8008400:	465f      	mov	r7, fp
 8008402:	4642      	mov	r2, r8
 8008404:	464b      	mov	r3, r9
 8008406:	4630      	mov	r0, r6
 8008408:	4639      	mov	r1, r7
 800840a:	f7f8 fa1f 	bl	800084c <__aeabi_ddiv>
 800840e:	f7f8 fba3 	bl	8000b58 <__aeabi_d2iz>
 8008412:	4682      	mov	sl, r0
 8008414:	f7f8 f886 	bl	8000524 <__aeabi_i2d>
 8008418:	4642      	mov	r2, r8
 800841a:	464b      	mov	r3, r9
 800841c:	f7f8 f8ec 	bl	80005f8 <__aeabi_dmul>
 8008420:	4602      	mov	r2, r0
 8008422:	460b      	mov	r3, r1
 8008424:	4630      	mov	r0, r6
 8008426:	4639      	mov	r1, r7
 8008428:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800842c:	f7f7 ff2c 	bl	8000288 <__aeabi_dsub>
 8008430:	f805 6b01 	strb.w	r6, [r5], #1
 8008434:	9e01      	ldr	r6, [sp, #4]
 8008436:	9f03      	ldr	r7, [sp, #12]
 8008438:	1bae      	subs	r6, r5, r6
 800843a:	42b7      	cmp	r7, r6
 800843c:	4602      	mov	r2, r0
 800843e:	460b      	mov	r3, r1
 8008440:	d135      	bne.n	80084ae <_dtoa_r+0x6e6>
 8008442:	f7f7 ff23 	bl	800028c <__adddf3>
 8008446:	4642      	mov	r2, r8
 8008448:	464b      	mov	r3, r9
 800844a:	4606      	mov	r6, r0
 800844c:	460f      	mov	r7, r1
 800844e:	f7f8 fb63 	bl	8000b18 <__aeabi_dcmpgt>
 8008452:	b9d0      	cbnz	r0, 800848a <_dtoa_r+0x6c2>
 8008454:	4642      	mov	r2, r8
 8008456:	464b      	mov	r3, r9
 8008458:	4630      	mov	r0, r6
 800845a:	4639      	mov	r1, r7
 800845c:	f7f8 fb34 	bl	8000ac8 <__aeabi_dcmpeq>
 8008460:	b110      	cbz	r0, 8008468 <_dtoa_r+0x6a0>
 8008462:	f01a 0f01 	tst.w	sl, #1
 8008466:	d110      	bne.n	800848a <_dtoa_r+0x6c2>
 8008468:	4620      	mov	r0, r4
 800846a:	ee18 1a10 	vmov	r1, s16
 800846e:	f000 fee3 	bl	8009238 <_Bfree>
 8008472:	2300      	movs	r3, #0
 8008474:	9800      	ldr	r0, [sp, #0]
 8008476:	702b      	strb	r3, [r5, #0]
 8008478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800847a:	3001      	adds	r0, #1
 800847c:	6018      	str	r0, [r3, #0]
 800847e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008480:	2b00      	cmp	r3, #0
 8008482:	f43f acf1 	beq.w	8007e68 <_dtoa_r+0xa0>
 8008486:	601d      	str	r5, [r3, #0]
 8008488:	e4ee      	b.n	8007e68 <_dtoa_r+0xa0>
 800848a:	9f00      	ldr	r7, [sp, #0]
 800848c:	462b      	mov	r3, r5
 800848e:	461d      	mov	r5, r3
 8008490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008494:	2a39      	cmp	r2, #57	; 0x39
 8008496:	d106      	bne.n	80084a6 <_dtoa_r+0x6de>
 8008498:	9a01      	ldr	r2, [sp, #4]
 800849a:	429a      	cmp	r2, r3
 800849c:	d1f7      	bne.n	800848e <_dtoa_r+0x6c6>
 800849e:	9901      	ldr	r1, [sp, #4]
 80084a0:	2230      	movs	r2, #48	; 0x30
 80084a2:	3701      	adds	r7, #1
 80084a4:	700a      	strb	r2, [r1, #0]
 80084a6:	781a      	ldrb	r2, [r3, #0]
 80084a8:	3201      	adds	r2, #1
 80084aa:	701a      	strb	r2, [r3, #0]
 80084ac:	e790      	b.n	80083d0 <_dtoa_r+0x608>
 80084ae:	4ba6      	ldr	r3, [pc, #664]	; (8008748 <_dtoa_r+0x980>)
 80084b0:	2200      	movs	r2, #0
 80084b2:	f7f8 f8a1 	bl	80005f8 <__aeabi_dmul>
 80084b6:	2200      	movs	r2, #0
 80084b8:	2300      	movs	r3, #0
 80084ba:	4606      	mov	r6, r0
 80084bc:	460f      	mov	r7, r1
 80084be:	f7f8 fb03 	bl	8000ac8 <__aeabi_dcmpeq>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d09d      	beq.n	8008402 <_dtoa_r+0x63a>
 80084c6:	e7cf      	b.n	8008468 <_dtoa_r+0x6a0>
 80084c8:	9a08      	ldr	r2, [sp, #32]
 80084ca:	2a00      	cmp	r2, #0
 80084cc:	f000 80d7 	beq.w	800867e <_dtoa_r+0x8b6>
 80084d0:	9a06      	ldr	r2, [sp, #24]
 80084d2:	2a01      	cmp	r2, #1
 80084d4:	f300 80ba 	bgt.w	800864c <_dtoa_r+0x884>
 80084d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084da:	2a00      	cmp	r2, #0
 80084dc:	f000 80b2 	beq.w	8008644 <_dtoa_r+0x87c>
 80084e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084e4:	9e07      	ldr	r6, [sp, #28]
 80084e6:	9d04      	ldr	r5, [sp, #16]
 80084e8:	9a04      	ldr	r2, [sp, #16]
 80084ea:	441a      	add	r2, r3
 80084ec:	9204      	str	r2, [sp, #16]
 80084ee:	9a05      	ldr	r2, [sp, #20]
 80084f0:	2101      	movs	r1, #1
 80084f2:	441a      	add	r2, r3
 80084f4:	4620      	mov	r0, r4
 80084f6:	9205      	str	r2, [sp, #20]
 80084f8:	f000 ffa0 	bl	800943c <__i2b>
 80084fc:	4607      	mov	r7, r0
 80084fe:	2d00      	cmp	r5, #0
 8008500:	dd0c      	ble.n	800851c <_dtoa_r+0x754>
 8008502:	9b05      	ldr	r3, [sp, #20]
 8008504:	2b00      	cmp	r3, #0
 8008506:	dd09      	ble.n	800851c <_dtoa_r+0x754>
 8008508:	42ab      	cmp	r3, r5
 800850a:	9a04      	ldr	r2, [sp, #16]
 800850c:	bfa8      	it	ge
 800850e:	462b      	movge	r3, r5
 8008510:	1ad2      	subs	r2, r2, r3
 8008512:	9204      	str	r2, [sp, #16]
 8008514:	9a05      	ldr	r2, [sp, #20]
 8008516:	1aed      	subs	r5, r5, r3
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	9305      	str	r3, [sp, #20]
 800851c:	9b07      	ldr	r3, [sp, #28]
 800851e:	b31b      	cbz	r3, 8008568 <_dtoa_r+0x7a0>
 8008520:	9b08      	ldr	r3, [sp, #32]
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 80af 	beq.w	8008686 <_dtoa_r+0x8be>
 8008528:	2e00      	cmp	r6, #0
 800852a:	dd13      	ble.n	8008554 <_dtoa_r+0x78c>
 800852c:	4639      	mov	r1, r7
 800852e:	4632      	mov	r2, r6
 8008530:	4620      	mov	r0, r4
 8008532:	f001 f843 	bl	80095bc <__pow5mult>
 8008536:	ee18 2a10 	vmov	r2, s16
 800853a:	4601      	mov	r1, r0
 800853c:	4607      	mov	r7, r0
 800853e:	4620      	mov	r0, r4
 8008540:	f000 ff92 	bl	8009468 <__multiply>
 8008544:	ee18 1a10 	vmov	r1, s16
 8008548:	4680      	mov	r8, r0
 800854a:	4620      	mov	r0, r4
 800854c:	f000 fe74 	bl	8009238 <_Bfree>
 8008550:	ee08 8a10 	vmov	s16, r8
 8008554:	9b07      	ldr	r3, [sp, #28]
 8008556:	1b9a      	subs	r2, r3, r6
 8008558:	d006      	beq.n	8008568 <_dtoa_r+0x7a0>
 800855a:	ee18 1a10 	vmov	r1, s16
 800855e:	4620      	mov	r0, r4
 8008560:	f001 f82c 	bl	80095bc <__pow5mult>
 8008564:	ee08 0a10 	vmov	s16, r0
 8008568:	2101      	movs	r1, #1
 800856a:	4620      	mov	r0, r4
 800856c:	f000 ff66 	bl	800943c <__i2b>
 8008570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008572:	2b00      	cmp	r3, #0
 8008574:	4606      	mov	r6, r0
 8008576:	f340 8088 	ble.w	800868a <_dtoa_r+0x8c2>
 800857a:	461a      	mov	r2, r3
 800857c:	4601      	mov	r1, r0
 800857e:	4620      	mov	r0, r4
 8008580:	f001 f81c 	bl	80095bc <__pow5mult>
 8008584:	9b06      	ldr	r3, [sp, #24]
 8008586:	2b01      	cmp	r3, #1
 8008588:	4606      	mov	r6, r0
 800858a:	f340 8081 	ble.w	8008690 <_dtoa_r+0x8c8>
 800858e:	f04f 0800 	mov.w	r8, #0
 8008592:	6933      	ldr	r3, [r6, #16]
 8008594:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008598:	6918      	ldr	r0, [r3, #16]
 800859a:	f000 feff 	bl	800939c <__hi0bits>
 800859e:	f1c0 0020 	rsb	r0, r0, #32
 80085a2:	9b05      	ldr	r3, [sp, #20]
 80085a4:	4418      	add	r0, r3
 80085a6:	f010 001f 	ands.w	r0, r0, #31
 80085aa:	f000 8092 	beq.w	80086d2 <_dtoa_r+0x90a>
 80085ae:	f1c0 0320 	rsb	r3, r0, #32
 80085b2:	2b04      	cmp	r3, #4
 80085b4:	f340 808a 	ble.w	80086cc <_dtoa_r+0x904>
 80085b8:	f1c0 001c 	rsb	r0, r0, #28
 80085bc:	9b04      	ldr	r3, [sp, #16]
 80085be:	4403      	add	r3, r0
 80085c0:	9304      	str	r3, [sp, #16]
 80085c2:	9b05      	ldr	r3, [sp, #20]
 80085c4:	4403      	add	r3, r0
 80085c6:	4405      	add	r5, r0
 80085c8:	9305      	str	r3, [sp, #20]
 80085ca:	9b04      	ldr	r3, [sp, #16]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	dd07      	ble.n	80085e0 <_dtoa_r+0x818>
 80085d0:	ee18 1a10 	vmov	r1, s16
 80085d4:	461a      	mov	r2, r3
 80085d6:	4620      	mov	r0, r4
 80085d8:	f001 f84a 	bl	8009670 <__lshift>
 80085dc:	ee08 0a10 	vmov	s16, r0
 80085e0:	9b05      	ldr	r3, [sp, #20]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	dd05      	ble.n	80085f2 <_dtoa_r+0x82a>
 80085e6:	4631      	mov	r1, r6
 80085e8:	461a      	mov	r2, r3
 80085ea:	4620      	mov	r0, r4
 80085ec:	f001 f840 	bl	8009670 <__lshift>
 80085f0:	4606      	mov	r6, r0
 80085f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d06e      	beq.n	80086d6 <_dtoa_r+0x90e>
 80085f8:	ee18 0a10 	vmov	r0, s16
 80085fc:	4631      	mov	r1, r6
 80085fe:	f001 f8a7 	bl	8009750 <__mcmp>
 8008602:	2800      	cmp	r0, #0
 8008604:	da67      	bge.n	80086d6 <_dtoa_r+0x90e>
 8008606:	9b00      	ldr	r3, [sp, #0]
 8008608:	3b01      	subs	r3, #1
 800860a:	ee18 1a10 	vmov	r1, s16
 800860e:	9300      	str	r3, [sp, #0]
 8008610:	220a      	movs	r2, #10
 8008612:	2300      	movs	r3, #0
 8008614:	4620      	mov	r0, r4
 8008616:	f000 fe31 	bl	800927c <__multadd>
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	ee08 0a10 	vmov	s16, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	f000 81b1 	beq.w	8008988 <_dtoa_r+0xbc0>
 8008626:	2300      	movs	r3, #0
 8008628:	4639      	mov	r1, r7
 800862a:	220a      	movs	r2, #10
 800862c:	4620      	mov	r0, r4
 800862e:	f000 fe25 	bl	800927c <__multadd>
 8008632:	9b02      	ldr	r3, [sp, #8]
 8008634:	2b00      	cmp	r3, #0
 8008636:	4607      	mov	r7, r0
 8008638:	f300 808e 	bgt.w	8008758 <_dtoa_r+0x990>
 800863c:	9b06      	ldr	r3, [sp, #24]
 800863e:	2b02      	cmp	r3, #2
 8008640:	dc51      	bgt.n	80086e6 <_dtoa_r+0x91e>
 8008642:	e089      	b.n	8008758 <_dtoa_r+0x990>
 8008644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800864a:	e74b      	b.n	80084e4 <_dtoa_r+0x71c>
 800864c:	9b03      	ldr	r3, [sp, #12]
 800864e:	1e5e      	subs	r6, r3, #1
 8008650:	9b07      	ldr	r3, [sp, #28]
 8008652:	42b3      	cmp	r3, r6
 8008654:	bfbf      	itttt	lt
 8008656:	9b07      	ldrlt	r3, [sp, #28]
 8008658:	9607      	strlt	r6, [sp, #28]
 800865a:	1af2      	sublt	r2, r6, r3
 800865c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800865e:	bfb6      	itet	lt
 8008660:	189b      	addlt	r3, r3, r2
 8008662:	1b9e      	subge	r6, r3, r6
 8008664:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008666:	9b03      	ldr	r3, [sp, #12]
 8008668:	bfb8      	it	lt
 800866a:	2600      	movlt	r6, #0
 800866c:	2b00      	cmp	r3, #0
 800866e:	bfb7      	itett	lt
 8008670:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008674:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008678:	1a9d      	sublt	r5, r3, r2
 800867a:	2300      	movlt	r3, #0
 800867c:	e734      	b.n	80084e8 <_dtoa_r+0x720>
 800867e:	9e07      	ldr	r6, [sp, #28]
 8008680:	9d04      	ldr	r5, [sp, #16]
 8008682:	9f08      	ldr	r7, [sp, #32]
 8008684:	e73b      	b.n	80084fe <_dtoa_r+0x736>
 8008686:	9a07      	ldr	r2, [sp, #28]
 8008688:	e767      	b.n	800855a <_dtoa_r+0x792>
 800868a:	9b06      	ldr	r3, [sp, #24]
 800868c:	2b01      	cmp	r3, #1
 800868e:	dc18      	bgt.n	80086c2 <_dtoa_r+0x8fa>
 8008690:	f1ba 0f00 	cmp.w	sl, #0
 8008694:	d115      	bne.n	80086c2 <_dtoa_r+0x8fa>
 8008696:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800869a:	b993      	cbnz	r3, 80086c2 <_dtoa_r+0x8fa>
 800869c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086a0:	0d1b      	lsrs	r3, r3, #20
 80086a2:	051b      	lsls	r3, r3, #20
 80086a4:	b183      	cbz	r3, 80086c8 <_dtoa_r+0x900>
 80086a6:	9b04      	ldr	r3, [sp, #16]
 80086a8:	3301      	adds	r3, #1
 80086aa:	9304      	str	r3, [sp, #16]
 80086ac:	9b05      	ldr	r3, [sp, #20]
 80086ae:	3301      	adds	r3, #1
 80086b0:	9305      	str	r3, [sp, #20]
 80086b2:	f04f 0801 	mov.w	r8, #1
 80086b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f47f af6a 	bne.w	8008592 <_dtoa_r+0x7ca>
 80086be:	2001      	movs	r0, #1
 80086c0:	e76f      	b.n	80085a2 <_dtoa_r+0x7da>
 80086c2:	f04f 0800 	mov.w	r8, #0
 80086c6:	e7f6      	b.n	80086b6 <_dtoa_r+0x8ee>
 80086c8:	4698      	mov	r8, r3
 80086ca:	e7f4      	b.n	80086b6 <_dtoa_r+0x8ee>
 80086cc:	f43f af7d 	beq.w	80085ca <_dtoa_r+0x802>
 80086d0:	4618      	mov	r0, r3
 80086d2:	301c      	adds	r0, #28
 80086d4:	e772      	b.n	80085bc <_dtoa_r+0x7f4>
 80086d6:	9b03      	ldr	r3, [sp, #12]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	dc37      	bgt.n	800874c <_dtoa_r+0x984>
 80086dc:	9b06      	ldr	r3, [sp, #24]
 80086de:	2b02      	cmp	r3, #2
 80086e0:	dd34      	ble.n	800874c <_dtoa_r+0x984>
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	9302      	str	r3, [sp, #8]
 80086e6:	9b02      	ldr	r3, [sp, #8]
 80086e8:	b96b      	cbnz	r3, 8008706 <_dtoa_r+0x93e>
 80086ea:	4631      	mov	r1, r6
 80086ec:	2205      	movs	r2, #5
 80086ee:	4620      	mov	r0, r4
 80086f0:	f000 fdc4 	bl	800927c <__multadd>
 80086f4:	4601      	mov	r1, r0
 80086f6:	4606      	mov	r6, r0
 80086f8:	ee18 0a10 	vmov	r0, s16
 80086fc:	f001 f828 	bl	8009750 <__mcmp>
 8008700:	2800      	cmp	r0, #0
 8008702:	f73f adbb 	bgt.w	800827c <_dtoa_r+0x4b4>
 8008706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008708:	9d01      	ldr	r5, [sp, #4]
 800870a:	43db      	mvns	r3, r3
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	f04f 0800 	mov.w	r8, #0
 8008712:	4631      	mov	r1, r6
 8008714:	4620      	mov	r0, r4
 8008716:	f000 fd8f 	bl	8009238 <_Bfree>
 800871a:	2f00      	cmp	r7, #0
 800871c:	f43f aea4 	beq.w	8008468 <_dtoa_r+0x6a0>
 8008720:	f1b8 0f00 	cmp.w	r8, #0
 8008724:	d005      	beq.n	8008732 <_dtoa_r+0x96a>
 8008726:	45b8      	cmp	r8, r7
 8008728:	d003      	beq.n	8008732 <_dtoa_r+0x96a>
 800872a:	4641      	mov	r1, r8
 800872c:	4620      	mov	r0, r4
 800872e:	f000 fd83 	bl	8009238 <_Bfree>
 8008732:	4639      	mov	r1, r7
 8008734:	4620      	mov	r0, r4
 8008736:	f000 fd7f 	bl	8009238 <_Bfree>
 800873a:	e695      	b.n	8008468 <_dtoa_r+0x6a0>
 800873c:	2600      	movs	r6, #0
 800873e:	4637      	mov	r7, r6
 8008740:	e7e1      	b.n	8008706 <_dtoa_r+0x93e>
 8008742:	9700      	str	r7, [sp, #0]
 8008744:	4637      	mov	r7, r6
 8008746:	e599      	b.n	800827c <_dtoa_r+0x4b4>
 8008748:	40240000 	.word	0x40240000
 800874c:	9b08      	ldr	r3, [sp, #32]
 800874e:	2b00      	cmp	r3, #0
 8008750:	f000 80ca 	beq.w	80088e8 <_dtoa_r+0xb20>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	9302      	str	r3, [sp, #8]
 8008758:	2d00      	cmp	r5, #0
 800875a:	dd05      	ble.n	8008768 <_dtoa_r+0x9a0>
 800875c:	4639      	mov	r1, r7
 800875e:	462a      	mov	r2, r5
 8008760:	4620      	mov	r0, r4
 8008762:	f000 ff85 	bl	8009670 <__lshift>
 8008766:	4607      	mov	r7, r0
 8008768:	f1b8 0f00 	cmp.w	r8, #0
 800876c:	d05b      	beq.n	8008826 <_dtoa_r+0xa5e>
 800876e:	6879      	ldr	r1, [r7, #4]
 8008770:	4620      	mov	r0, r4
 8008772:	f000 fd21 	bl	80091b8 <_Balloc>
 8008776:	4605      	mov	r5, r0
 8008778:	b928      	cbnz	r0, 8008786 <_dtoa_r+0x9be>
 800877a:	4b87      	ldr	r3, [pc, #540]	; (8008998 <_dtoa_r+0xbd0>)
 800877c:	4602      	mov	r2, r0
 800877e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008782:	f7ff bb3b 	b.w	8007dfc <_dtoa_r+0x34>
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	3202      	adds	r2, #2
 800878a:	0092      	lsls	r2, r2, #2
 800878c:	f107 010c 	add.w	r1, r7, #12
 8008790:	300c      	adds	r0, #12
 8008792:	f7fd f92f 	bl	80059f4 <memcpy>
 8008796:	2201      	movs	r2, #1
 8008798:	4629      	mov	r1, r5
 800879a:	4620      	mov	r0, r4
 800879c:	f000 ff68 	bl	8009670 <__lshift>
 80087a0:	9b01      	ldr	r3, [sp, #4]
 80087a2:	f103 0901 	add.w	r9, r3, #1
 80087a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80087aa:	4413      	add	r3, r2
 80087ac:	9305      	str	r3, [sp, #20]
 80087ae:	f00a 0301 	and.w	r3, sl, #1
 80087b2:	46b8      	mov	r8, r7
 80087b4:	9304      	str	r3, [sp, #16]
 80087b6:	4607      	mov	r7, r0
 80087b8:	4631      	mov	r1, r6
 80087ba:	ee18 0a10 	vmov	r0, s16
 80087be:	f7ff fa75 	bl	8007cac <quorem>
 80087c2:	4641      	mov	r1, r8
 80087c4:	9002      	str	r0, [sp, #8]
 80087c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087ca:	ee18 0a10 	vmov	r0, s16
 80087ce:	f000 ffbf 	bl	8009750 <__mcmp>
 80087d2:	463a      	mov	r2, r7
 80087d4:	9003      	str	r0, [sp, #12]
 80087d6:	4631      	mov	r1, r6
 80087d8:	4620      	mov	r0, r4
 80087da:	f000 ffd5 	bl	8009788 <__mdiff>
 80087de:	68c2      	ldr	r2, [r0, #12]
 80087e0:	f109 3bff 	add.w	fp, r9, #4294967295
 80087e4:	4605      	mov	r5, r0
 80087e6:	bb02      	cbnz	r2, 800882a <_dtoa_r+0xa62>
 80087e8:	4601      	mov	r1, r0
 80087ea:	ee18 0a10 	vmov	r0, s16
 80087ee:	f000 ffaf 	bl	8009750 <__mcmp>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4629      	mov	r1, r5
 80087f6:	4620      	mov	r0, r4
 80087f8:	9207      	str	r2, [sp, #28]
 80087fa:	f000 fd1d 	bl	8009238 <_Bfree>
 80087fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008802:	ea43 0102 	orr.w	r1, r3, r2
 8008806:	9b04      	ldr	r3, [sp, #16]
 8008808:	430b      	orrs	r3, r1
 800880a:	464d      	mov	r5, r9
 800880c:	d10f      	bne.n	800882e <_dtoa_r+0xa66>
 800880e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008812:	d02a      	beq.n	800886a <_dtoa_r+0xaa2>
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	dd02      	ble.n	8008820 <_dtoa_r+0xa58>
 800881a:	9b02      	ldr	r3, [sp, #8]
 800881c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008820:	f88b a000 	strb.w	sl, [fp]
 8008824:	e775      	b.n	8008712 <_dtoa_r+0x94a>
 8008826:	4638      	mov	r0, r7
 8008828:	e7ba      	b.n	80087a0 <_dtoa_r+0x9d8>
 800882a:	2201      	movs	r2, #1
 800882c:	e7e2      	b.n	80087f4 <_dtoa_r+0xa2c>
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	db04      	blt.n	800883e <_dtoa_r+0xa76>
 8008834:	9906      	ldr	r1, [sp, #24]
 8008836:	430b      	orrs	r3, r1
 8008838:	9904      	ldr	r1, [sp, #16]
 800883a:	430b      	orrs	r3, r1
 800883c:	d122      	bne.n	8008884 <_dtoa_r+0xabc>
 800883e:	2a00      	cmp	r2, #0
 8008840:	ddee      	ble.n	8008820 <_dtoa_r+0xa58>
 8008842:	ee18 1a10 	vmov	r1, s16
 8008846:	2201      	movs	r2, #1
 8008848:	4620      	mov	r0, r4
 800884a:	f000 ff11 	bl	8009670 <__lshift>
 800884e:	4631      	mov	r1, r6
 8008850:	ee08 0a10 	vmov	s16, r0
 8008854:	f000 ff7c 	bl	8009750 <__mcmp>
 8008858:	2800      	cmp	r0, #0
 800885a:	dc03      	bgt.n	8008864 <_dtoa_r+0xa9c>
 800885c:	d1e0      	bne.n	8008820 <_dtoa_r+0xa58>
 800885e:	f01a 0f01 	tst.w	sl, #1
 8008862:	d0dd      	beq.n	8008820 <_dtoa_r+0xa58>
 8008864:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008868:	d1d7      	bne.n	800881a <_dtoa_r+0xa52>
 800886a:	2339      	movs	r3, #57	; 0x39
 800886c:	f88b 3000 	strb.w	r3, [fp]
 8008870:	462b      	mov	r3, r5
 8008872:	461d      	mov	r5, r3
 8008874:	3b01      	subs	r3, #1
 8008876:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800887a:	2a39      	cmp	r2, #57	; 0x39
 800887c:	d071      	beq.n	8008962 <_dtoa_r+0xb9a>
 800887e:	3201      	adds	r2, #1
 8008880:	701a      	strb	r2, [r3, #0]
 8008882:	e746      	b.n	8008712 <_dtoa_r+0x94a>
 8008884:	2a00      	cmp	r2, #0
 8008886:	dd07      	ble.n	8008898 <_dtoa_r+0xad0>
 8008888:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800888c:	d0ed      	beq.n	800886a <_dtoa_r+0xaa2>
 800888e:	f10a 0301 	add.w	r3, sl, #1
 8008892:	f88b 3000 	strb.w	r3, [fp]
 8008896:	e73c      	b.n	8008712 <_dtoa_r+0x94a>
 8008898:	9b05      	ldr	r3, [sp, #20]
 800889a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800889e:	4599      	cmp	r9, r3
 80088a0:	d047      	beq.n	8008932 <_dtoa_r+0xb6a>
 80088a2:	ee18 1a10 	vmov	r1, s16
 80088a6:	2300      	movs	r3, #0
 80088a8:	220a      	movs	r2, #10
 80088aa:	4620      	mov	r0, r4
 80088ac:	f000 fce6 	bl	800927c <__multadd>
 80088b0:	45b8      	cmp	r8, r7
 80088b2:	ee08 0a10 	vmov	s16, r0
 80088b6:	f04f 0300 	mov.w	r3, #0
 80088ba:	f04f 020a 	mov.w	r2, #10
 80088be:	4641      	mov	r1, r8
 80088c0:	4620      	mov	r0, r4
 80088c2:	d106      	bne.n	80088d2 <_dtoa_r+0xb0a>
 80088c4:	f000 fcda 	bl	800927c <__multadd>
 80088c8:	4680      	mov	r8, r0
 80088ca:	4607      	mov	r7, r0
 80088cc:	f109 0901 	add.w	r9, r9, #1
 80088d0:	e772      	b.n	80087b8 <_dtoa_r+0x9f0>
 80088d2:	f000 fcd3 	bl	800927c <__multadd>
 80088d6:	4639      	mov	r1, r7
 80088d8:	4680      	mov	r8, r0
 80088da:	2300      	movs	r3, #0
 80088dc:	220a      	movs	r2, #10
 80088de:	4620      	mov	r0, r4
 80088e0:	f000 fccc 	bl	800927c <__multadd>
 80088e4:	4607      	mov	r7, r0
 80088e6:	e7f1      	b.n	80088cc <_dtoa_r+0xb04>
 80088e8:	9b03      	ldr	r3, [sp, #12]
 80088ea:	9302      	str	r3, [sp, #8]
 80088ec:	9d01      	ldr	r5, [sp, #4]
 80088ee:	ee18 0a10 	vmov	r0, s16
 80088f2:	4631      	mov	r1, r6
 80088f4:	f7ff f9da 	bl	8007cac <quorem>
 80088f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088fc:	9b01      	ldr	r3, [sp, #4]
 80088fe:	f805 ab01 	strb.w	sl, [r5], #1
 8008902:	1aea      	subs	r2, r5, r3
 8008904:	9b02      	ldr	r3, [sp, #8]
 8008906:	4293      	cmp	r3, r2
 8008908:	dd09      	ble.n	800891e <_dtoa_r+0xb56>
 800890a:	ee18 1a10 	vmov	r1, s16
 800890e:	2300      	movs	r3, #0
 8008910:	220a      	movs	r2, #10
 8008912:	4620      	mov	r0, r4
 8008914:	f000 fcb2 	bl	800927c <__multadd>
 8008918:	ee08 0a10 	vmov	s16, r0
 800891c:	e7e7      	b.n	80088ee <_dtoa_r+0xb26>
 800891e:	9b02      	ldr	r3, [sp, #8]
 8008920:	2b00      	cmp	r3, #0
 8008922:	bfc8      	it	gt
 8008924:	461d      	movgt	r5, r3
 8008926:	9b01      	ldr	r3, [sp, #4]
 8008928:	bfd8      	it	le
 800892a:	2501      	movle	r5, #1
 800892c:	441d      	add	r5, r3
 800892e:	f04f 0800 	mov.w	r8, #0
 8008932:	ee18 1a10 	vmov	r1, s16
 8008936:	2201      	movs	r2, #1
 8008938:	4620      	mov	r0, r4
 800893a:	f000 fe99 	bl	8009670 <__lshift>
 800893e:	4631      	mov	r1, r6
 8008940:	ee08 0a10 	vmov	s16, r0
 8008944:	f000 ff04 	bl	8009750 <__mcmp>
 8008948:	2800      	cmp	r0, #0
 800894a:	dc91      	bgt.n	8008870 <_dtoa_r+0xaa8>
 800894c:	d102      	bne.n	8008954 <_dtoa_r+0xb8c>
 800894e:	f01a 0f01 	tst.w	sl, #1
 8008952:	d18d      	bne.n	8008870 <_dtoa_r+0xaa8>
 8008954:	462b      	mov	r3, r5
 8008956:	461d      	mov	r5, r3
 8008958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800895c:	2a30      	cmp	r2, #48	; 0x30
 800895e:	d0fa      	beq.n	8008956 <_dtoa_r+0xb8e>
 8008960:	e6d7      	b.n	8008712 <_dtoa_r+0x94a>
 8008962:	9a01      	ldr	r2, [sp, #4]
 8008964:	429a      	cmp	r2, r3
 8008966:	d184      	bne.n	8008872 <_dtoa_r+0xaaa>
 8008968:	9b00      	ldr	r3, [sp, #0]
 800896a:	3301      	adds	r3, #1
 800896c:	9300      	str	r3, [sp, #0]
 800896e:	2331      	movs	r3, #49	; 0x31
 8008970:	7013      	strb	r3, [r2, #0]
 8008972:	e6ce      	b.n	8008712 <_dtoa_r+0x94a>
 8008974:	4b09      	ldr	r3, [pc, #36]	; (800899c <_dtoa_r+0xbd4>)
 8008976:	f7ff ba95 	b.w	8007ea4 <_dtoa_r+0xdc>
 800897a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800897c:	2b00      	cmp	r3, #0
 800897e:	f47f aa6e 	bne.w	8007e5e <_dtoa_r+0x96>
 8008982:	4b07      	ldr	r3, [pc, #28]	; (80089a0 <_dtoa_r+0xbd8>)
 8008984:	f7ff ba8e 	b.w	8007ea4 <_dtoa_r+0xdc>
 8008988:	9b02      	ldr	r3, [sp, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	dcae      	bgt.n	80088ec <_dtoa_r+0xb24>
 800898e:	9b06      	ldr	r3, [sp, #24]
 8008990:	2b02      	cmp	r3, #2
 8008992:	f73f aea8 	bgt.w	80086e6 <_dtoa_r+0x91e>
 8008996:	e7a9      	b.n	80088ec <_dtoa_r+0xb24>
 8008998:	0800aeef 	.word	0x0800aeef
 800899c:	0800adf1 	.word	0x0800adf1
 80089a0:	0800ae70 	.word	0x0800ae70

080089a4 <rshift>:
 80089a4:	6903      	ldr	r3, [r0, #16]
 80089a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80089aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80089b2:	f100 0414 	add.w	r4, r0, #20
 80089b6:	dd45      	ble.n	8008a44 <rshift+0xa0>
 80089b8:	f011 011f 	ands.w	r1, r1, #31
 80089bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089c4:	d10c      	bne.n	80089e0 <rshift+0x3c>
 80089c6:	f100 0710 	add.w	r7, r0, #16
 80089ca:	4629      	mov	r1, r5
 80089cc:	42b1      	cmp	r1, r6
 80089ce:	d334      	bcc.n	8008a3a <rshift+0x96>
 80089d0:	1a9b      	subs	r3, r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	1eea      	subs	r2, r5, #3
 80089d6:	4296      	cmp	r6, r2
 80089d8:	bf38      	it	cc
 80089da:	2300      	movcc	r3, #0
 80089dc:	4423      	add	r3, r4
 80089de:	e015      	b.n	8008a0c <rshift+0x68>
 80089e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089e4:	f1c1 0820 	rsb	r8, r1, #32
 80089e8:	40cf      	lsrs	r7, r1
 80089ea:	f105 0e04 	add.w	lr, r5, #4
 80089ee:	46a1      	mov	r9, r4
 80089f0:	4576      	cmp	r6, lr
 80089f2:	46f4      	mov	ip, lr
 80089f4:	d815      	bhi.n	8008a22 <rshift+0x7e>
 80089f6:	1a9a      	subs	r2, r3, r2
 80089f8:	0092      	lsls	r2, r2, #2
 80089fa:	3a04      	subs	r2, #4
 80089fc:	3501      	adds	r5, #1
 80089fe:	42ae      	cmp	r6, r5
 8008a00:	bf38      	it	cc
 8008a02:	2200      	movcc	r2, #0
 8008a04:	18a3      	adds	r3, r4, r2
 8008a06:	50a7      	str	r7, [r4, r2]
 8008a08:	b107      	cbz	r7, 8008a0c <rshift+0x68>
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	1b1a      	subs	r2, r3, r4
 8008a0e:	42a3      	cmp	r3, r4
 8008a10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a14:	bf08      	it	eq
 8008a16:	2300      	moveq	r3, #0
 8008a18:	6102      	str	r2, [r0, #16]
 8008a1a:	bf08      	it	eq
 8008a1c:	6143      	streq	r3, [r0, #20]
 8008a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a22:	f8dc c000 	ldr.w	ip, [ip]
 8008a26:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a2a:	ea4c 0707 	orr.w	r7, ip, r7
 8008a2e:	f849 7b04 	str.w	r7, [r9], #4
 8008a32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a36:	40cf      	lsrs	r7, r1
 8008a38:	e7da      	b.n	80089f0 <rshift+0x4c>
 8008a3a:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a3e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a42:	e7c3      	b.n	80089cc <rshift+0x28>
 8008a44:	4623      	mov	r3, r4
 8008a46:	e7e1      	b.n	8008a0c <rshift+0x68>

08008a48 <__hexdig_fun>:
 8008a48:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a4c:	2b09      	cmp	r3, #9
 8008a4e:	d802      	bhi.n	8008a56 <__hexdig_fun+0xe>
 8008a50:	3820      	subs	r0, #32
 8008a52:	b2c0      	uxtb	r0, r0
 8008a54:	4770      	bx	lr
 8008a56:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a5a:	2b05      	cmp	r3, #5
 8008a5c:	d801      	bhi.n	8008a62 <__hexdig_fun+0x1a>
 8008a5e:	3847      	subs	r0, #71	; 0x47
 8008a60:	e7f7      	b.n	8008a52 <__hexdig_fun+0xa>
 8008a62:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a66:	2b05      	cmp	r3, #5
 8008a68:	d801      	bhi.n	8008a6e <__hexdig_fun+0x26>
 8008a6a:	3827      	subs	r0, #39	; 0x27
 8008a6c:	e7f1      	b.n	8008a52 <__hexdig_fun+0xa>
 8008a6e:	2000      	movs	r0, #0
 8008a70:	4770      	bx	lr
	...

08008a74 <__gethex>:
 8008a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a78:	ed2d 8b02 	vpush	{d8}
 8008a7c:	b089      	sub	sp, #36	; 0x24
 8008a7e:	ee08 0a10 	vmov	s16, r0
 8008a82:	9304      	str	r3, [sp, #16]
 8008a84:	4bb4      	ldr	r3, [pc, #720]	; (8008d58 <__gethex+0x2e4>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	9301      	str	r3, [sp, #4]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	468b      	mov	fp, r1
 8008a8e:	4690      	mov	r8, r2
 8008a90:	f7f7 fb9e 	bl	80001d0 <strlen>
 8008a94:	9b01      	ldr	r3, [sp, #4]
 8008a96:	f8db 2000 	ldr.w	r2, [fp]
 8008a9a:	4403      	add	r3, r0
 8008a9c:	4682      	mov	sl, r0
 8008a9e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008aa2:	9305      	str	r3, [sp, #20]
 8008aa4:	1c93      	adds	r3, r2, #2
 8008aa6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008aaa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008aae:	32fe      	adds	r2, #254	; 0xfe
 8008ab0:	18d1      	adds	r1, r2, r3
 8008ab2:	461f      	mov	r7, r3
 8008ab4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008ab8:	9100      	str	r1, [sp, #0]
 8008aba:	2830      	cmp	r0, #48	; 0x30
 8008abc:	d0f8      	beq.n	8008ab0 <__gethex+0x3c>
 8008abe:	f7ff ffc3 	bl	8008a48 <__hexdig_fun>
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d13a      	bne.n	8008b3e <__gethex+0xca>
 8008ac8:	9901      	ldr	r1, [sp, #4]
 8008aca:	4652      	mov	r2, sl
 8008acc:	4638      	mov	r0, r7
 8008ace:	f001 fa1f 	bl	8009f10 <strncmp>
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	d168      	bne.n	8008baa <__gethex+0x136>
 8008ad8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008adc:	eb07 060a 	add.w	r6, r7, sl
 8008ae0:	f7ff ffb2 	bl	8008a48 <__hexdig_fun>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d062      	beq.n	8008bae <__gethex+0x13a>
 8008ae8:	4633      	mov	r3, r6
 8008aea:	7818      	ldrb	r0, [r3, #0]
 8008aec:	2830      	cmp	r0, #48	; 0x30
 8008aee:	461f      	mov	r7, r3
 8008af0:	f103 0301 	add.w	r3, r3, #1
 8008af4:	d0f9      	beq.n	8008aea <__gethex+0x76>
 8008af6:	f7ff ffa7 	bl	8008a48 <__hexdig_fun>
 8008afa:	2301      	movs	r3, #1
 8008afc:	fab0 f480 	clz	r4, r0
 8008b00:	0964      	lsrs	r4, r4, #5
 8008b02:	4635      	mov	r5, r6
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	463a      	mov	r2, r7
 8008b08:	4616      	mov	r6, r2
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	7830      	ldrb	r0, [r6, #0]
 8008b0e:	f7ff ff9b 	bl	8008a48 <__hexdig_fun>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	d1f8      	bne.n	8008b08 <__gethex+0x94>
 8008b16:	9901      	ldr	r1, [sp, #4]
 8008b18:	4652      	mov	r2, sl
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	f001 f9f8 	bl	8009f10 <strncmp>
 8008b20:	b980      	cbnz	r0, 8008b44 <__gethex+0xd0>
 8008b22:	b94d      	cbnz	r5, 8008b38 <__gethex+0xc4>
 8008b24:	eb06 050a 	add.w	r5, r6, sl
 8008b28:	462a      	mov	r2, r5
 8008b2a:	4616      	mov	r6, r2
 8008b2c:	3201      	adds	r2, #1
 8008b2e:	7830      	ldrb	r0, [r6, #0]
 8008b30:	f7ff ff8a 	bl	8008a48 <__hexdig_fun>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d1f8      	bne.n	8008b2a <__gethex+0xb6>
 8008b38:	1bad      	subs	r5, r5, r6
 8008b3a:	00ad      	lsls	r5, r5, #2
 8008b3c:	e004      	b.n	8008b48 <__gethex+0xd4>
 8008b3e:	2400      	movs	r4, #0
 8008b40:	4625      	mov	r5, r4
 8008b42:	e7e0      	b.n	8008b06 <__gethex+0x92>
 8008b44:	2d00      	cmp	r5, #0
 8008b46:	d1f7      	bne.n	8008b38 <__gethex+0xc4>
 8008b48:	7833      	ldrb	r3, [r6, #0]
 8008b4a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b4e:	2b50      	cmp	r3, #80	; 0x50
 8008b50:	d13b      	bne.n	8008bca <__gethex+0x156>
 8008b52:	7873      	ldrb	r3, [r6, #1]
 8008b54:	2b2b      	cmp	r3, #43	; 0x2b
 8008b56:	d02c      	beq.n	8008bb2 <__gethex+0x13e>
 8008b58:	2b2d      	cmp	r3, #45	; 0x2d
 8008b5a:	d02e      	beq.n	8008bba <__gethex+0x146>
 8008b5c:	1c71      	adds	r1, r6, #1
 8008b5e:	f04f 0900 	mov.w	r9, #0
 8008b62:	7808      	ldrb	r0, [r1, #0]
 8008b64:	f7ff ff70 	bl	8008a48 <__hexdig_fun>
 8008b68:	1e43      	subs	r3, r0, #1
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b18      	cmp	r3, #24
 8008b6e:	d82c      	bhi.n	8008bca <__gethex+0x156>
 8008b70:	f1a0 0210 	sub.w	r2, r0, #16
 8008b74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b78:	f7ff ff66 	bl	8008a48 <__hexdig_fun>
 8008b7c:	1e43      	subs	r3, r0, #1
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	2b18      	cmp	r3, #24
 8008b82:	d91d      	bls.n	8008bc0 <__gethex+0x14c>
 8008b84:	f1b9 0f00 	cmp.w	r9, #0
 8008b88:	d000      	beq.n	8008b8c <__gethex+0x118>
 8008b8a:	4252      	negs	r2, r2
 8008b8c:	4415      	add	r5, r2
 8008b8e:	f8cb 1000 	str.w	r1, [fp]
 8008b92:	b1e4      	cbz	r4, 8008bce <__gethex+0x15a>
 8008b94:	9b00      	ldr	r3, [sp, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	bf14      	ite	ne
 8008b9a:	2700      	movne	r7, #0
 8008b9c:	2706      	moveq	r7, #6
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	b009      	add	sp, #36	; 0x24
 8008ba2:	ecbd 8b02 	vpop	{d8}
 8008ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008baa:	463e      	mov	r6, r7
 8008bac:	4625      	mov	r5, r4
 8008bae:	2401      	movs	r4, #1
 8008bb0:	e7ca      	b.n	8008b48 <__gethex+0xd4>
 8008bb2:	f04f 0900 	mov.w	r9, #0
 8008bb6:	1cb1      	adds	r1, r6, #2
 8008bb8:	e7d3      	b.n	8008b62 <__gethex+0xee>
 8008bba:	f04f 0901 	mov.w	r9, #1
 8008bbe:	e7fa      	b.n	8008bb6 <__gethex+0x142>
 8008bc0:	230a      	movs	r3, #10
 8008bc2:	fb03 0202 	mla	r2, r3, r2, r0
 8008bc6:	3a10      	subs	r2, #16
 8008bc8:	e7d4      	b.n	8008b74 <__gethex+0x100>
 8008bca:	4631      	mov	r1, r6
 8008bcc:	e7df      	b.n	8008b8e <__gethex+0x11a>
 8008bce:	1bf3      	subs	r3, r6, r7
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	4621      	mov	r1, r4
 8008bd4:	2b07      	cmp	r3, #7
 8008bd6:	dc0b      	bgt.n	8008bf0 <__gethex+0x17c>
 8008bd8:	ee18 0a10 	vmov	r0, s16
 8008bdc:	f000 faec 	bl	80091b8 <_Balloc>
 8008be0:	4604      	mov	r4, r0
 8008be2:	b940      	cbnz	r0, 8008bf6 <__gethex+0x182>
 8008be4:	4b5d      	ldr	r3, [pc, #372]	; (8008d5c <__gethex+0x2e8>)
 8008be6:	4602      	mov	r2, r0
 8008be8:	21de      	movs	r1, #222	; 0xde
 8008bea:	485d      	ldr	r0, [pc, #372]	; (8008d60 <__gethex+0x2ec>)
 8008bec:	f7fc fc24 	bl	8005438 <__assert_func>
 8008bf0:	3101      	adds	r1, #1
 8008bf2:	105b      	asrs	r3, r3, #1
 8008bf4:	e7ee      	b.n	8008bd4 <__gethex+0x160>
 8008bf6:	f100 0914 	add.w	r9, r0, #20
 8008bfa:	f04f 0b00 	mov.w	fp, #0
 8008bfe:	f1ca 0301 	rsb	r3, sl, #1
 8008c02:	f8cd 9008 	str.w	r9, [sp, #8]
 8008c06:	f8cd b000 	str.w	fp, [sp]
 8008c0a:	9306      	str	r3, [sp, #24]
 8008c0c:	42b7      	cmp	r7, r6
 8008c0e:	d340      	bcc.n	8008c92 <__gethex+0x21e>
 8008c10:	9802      	ldr	r0, [sp, #8]
 8008c12:	9b00      	ldr	r3, [sp, #0]
 8008c14:	f840 3b04 	str.w	r3, [r0], #4
 8008c18:	eba0 0009 	sub.w	r0, r0, r9
 8008c1c:	1080      	asrs	r0, r0, #2
 8008c1e:	0146      	lsls	r6, r0, #5
 8008c20:	6120      	str	r0, [r4, #16]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 fbba 	bl	800939c <__hi0bits>
 8008c28:	1a30      	subs	r0, r6, r0
 8008c2a:	f8d8 6000 	ldr.w	r6, [r8]
 8008c2e:	42b0      	cmp	r0, r6
 8008c30:	dd63      	ble.n	8008cfa <__gethex+0x286>
 8008c32:	1b87      	subs	r7, r0, r6
 8008c34:	4639      	mov	r1, r7
 8008c36:	4620      	mov	r0, r4
 8008c38:	f000 ff5e 	bl	8009af8 <__any_on>
 8008c3c:	4682      	mov	sl, r0
 8008c3e:	b1a8      	cbz	r0, 8008c6c <__gethex+0x1f8>
 8008c40:	1e7b      	subs	r3, r7, #1
 8008c42:	1159      	asrs	r1, r3, #5
 8008c44:	f003 021f 	and.w	r2, r3, #31
 8008c48:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008c4c:	f04f 0a01 	mov.w	sl, #1
 8008c50:	fa0a f202 	lsl.w	r2, sl, r2
 8008c54:	420a      	tst	r2, r1
 8008c56:	d009      	beq.n	8008c6c <__gethex+0x1f8>
 8008c58:	4553      	cmp	r3, sl
 8008c5a:	dd05      	ble.n	8008c68 <__gethex+0x1f4>
 8008c5c:	1eb9      	subs	r1, r7, #2
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f000 ff4a 	bl	8009af8 <__any_on>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	d145      	bne.n	8008cf4 <__gethex+0x280>
 8008c68:	f04f 0a02 	mov.w	sl, #2
 8008c6c:	4639      	mov	r1, r7
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f7ff fe98 	bl	80089a4 <rshift>
 8008c74:	443d      	add	r5, r7
 8008c76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c7a:	42ab      	cmp	r3, r5
 8008c7c:	da4c      	bge.n	8008d18 <__gethex+0x2a4>
 8008c7e:	ee18 0a10 	vmov	r0, s16
 8008c82:	4621      	mov	r1, r4
 8008c84:	f000 fad8 	bl	8009238 <_Bfree>
 8008c88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	27a3      	movs	r7, #163	; 0xa3
 8008c90:	e785      	b.n	8008b9e <__gethex+0x12a>
 8008c92:	1e73      	subs	r3, r6, #1
 8008c94:	9a05      	ldr	r2, [sp, #20]
 8008c96:	9303      	str	r3, [sp, #12]
 8008c98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d019      	beq.n	8008cd4 <__gethex+0x260>
 8008ca0:	f1bb 0f20 	cmp.w	fp, #32
 8008ca4:	d107      	bne.n	8008cb6 <__gethex+0x242>
 8008ca6:	9b02      	ldr	r3, [sp, #8]
 8008ca8:	9a00      	ldr	r2, [sp, #0]
 8008caa:	f843 2b04 	str.w	r2, [r3], #4
 8008cae:	9302      	str	r3, [sp, #8]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	469b      	mov	fp, r3
 8008cb6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008cba:	f7ff fec5 	bl	8008a48 <__hexdig_fun>
 8008cbe:	9b00      	ldr	r3, [sp, #0]
 8008cc0:	f000 000f 	and.w	r0, r0, #15
 8008cc4:	fa00 f00b 	lsl.w	r0, r0, fp
 8008cc8:	4303      	orrs	r3, r0
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	f10b 0b04 	add.w	fp, fp, #4
 8008cd0:	9b03      	ldr	r3, [sp, #12]
 8008cd2:	e00d      	b.n	8008cf0 <__gethex+0x27c>
 8008cd4:	9b03      	ldr	r3, [sp, #12]
 8008cd6:	9a06      	ldr	r2, [sp, #24]
 8008cd8:	4413      	add	r3, r2
 8008cda:	42bb      	cmp	r3, r7
 8008cdc:	d3e0      	bcc.n	8008ca0 <__gethex+0x22c>
 8008cde:	4618      	mov	r0, r3
 8008ce0:	9901      	ldr	r1, [sp, #4]
 8008ce2:	9307      	str	r3, [sp, #28]
 8008ce4:	4652      	mov	r2, sl
 8008ce6:	f001 f913 	bl	8009f10 <strncmp>
 8008cea:	9b07      	ldr	r3, [sp, #28]
 8008cec:	2800      	cmp	r0, #0
 8008cee:	d1d7      	bne.n	8008ca0 <__gethex+0x22c>
 8008cf0:	461e      	mov	r6, r3
 8008cf2:	e78b      	b.n	8008c0c <__gethex+0x198>
 8008cf4:	f04f 0a03 	mov.w	sl, #3
 8008cf8:	e7b8      	b.n	8008c6c <__gethex+0x1f8>
 8008cfa:	da0a      	bge.n	8008d12 <__gethex+0x29e>
 8008cfc:	1a37      	subs	r7, r6, r0
 8008cfe:	4621      	mov	r1, r4
 8008d00:	ee18 0a10 	vmov	r0, s16
 8008d04:	463a      	mov	r2, r7
 8008d06:	f000 fcb3 	bl	8009670 <__lshift>
 8008d0a:	1bed      	subs	r5, r5, r7
 8008d0c:	4604      	mov	r4, r0
 8008d0e:	f100 0914 	add.w	r9, r0, #20
 8008d12:	f04f 0a00 	mov.w	sl, #0
 8008d16:	e7ae      	b.n	8008c76 <__gethex+0x202>
 8008d18:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008d1c:	42a8      	cmp	r0, r5
 8008d1e:	dd72      	ble.n	8008e06 <__gethex+0x392>
 8008d20:	1b45      	subs	r5, r0, r5
 8008d22:	42ae      	cmp	r6, r5
 8008d24:	dc36      	bgt.n	8008d94 <__gethex+0x320>
 8008d26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	d02a      	beq.n	8008d84 <__gethex+0x310>
 8008d2e:	2b03      	cmp	r3, #3
 8008d30:	d02c      	beq.n	8008d8c <__gethex+0x318>
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d11c      	bne.n	8008d70 <__gethex+0x2fc>
 8008d36:	42ae      	cmp	r6, r5
 8008d38:	d11a      	bne.n	8008d70 <__gethex+0x2fc>
 8008d3a:	2e01      	cmp	r6, #1
 8008d3c:	d112      	bne.n	8008d64 <__gethex+0x2f0>
 8008d3e:	9a04      	ldr	r2, [sp, #16]
 8008d40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d44:	6013      	str	r3, [r2, #0]
 8008d46:	2301      	movs	r3, #1
 8008d48:	6123      	str	r3, [r4, #16]
 8008d4a:	f8c9 3000 	str.w	r3, [r9]
 8008d4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d50:	2762      	movs	r7, #98	; 0x62
 8008d52:	601c      	str	r4, [r3, #0]
 8008d54:	e723      	b.n	8008b9e <__gethex+0x12a>
 8008d56:	bf00      	nop
 8008d58:	0800af68 	.word	0x0800af68
 8008d5c:	0800aeef 	.word	0x0800aeef
 8008d60:	0800af00 	.word	0x0800af00
 8008d64:	1e71      	subs	r1, r6, #1
 8008d66:	4620      	mov	r0, r4
 8008d68:	f000 fec6 	bl	8009af8 <__any_on>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d1e6      	bne.n	8008d3e <__gethex+0x2ca>
 8008d70:	ee18 0a10 	vmov	r0, s16
 8008d74:	4621      	mov	r1, r4
 8008d76:	f000 fa5f 	bl	8009238 <_Bfree>
 8008d7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	6013      	str	r3, [r2, #0]
 8008d80:	2750      	movs	r7, #80	; 0x50
 8008d82:	e70c      	b.n	8008b9e <__gethex+0x12a>
 8008d84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d1f2      	bne.n	8008d70 <__gethex+0x2fc>
 8008d8a:	e7d8      	b.n	8008d3e <__gethex+0x2ca>
 8008d8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1d5      	bne.n	8008d3e <__gethex+0x2ca>
 8008d92:	e7ed      	b.n	8008d70 <__gethex+0x2fc>
 8008d94:	1e6f      	subs	r7, r5, #1
 8008d96:	f1ba 0f00 	cmp.w	sl, #0
 8008d9a:	d131      	bne.n	8008e00 <__gethex+0x38c>
 8008d9c:	b127      	cbz	r7, 8008da8 <__gethex+0x334>
 8008d9e:	4639      	mov	r1, r7
 8008da0:	4620      	mov	r0, r4
 8008da2:	f000 fea9 	bl	8009af8 <__any_on>
 8008da6:	4682      	mov	sl, r0
 8008da8:	117b      	asrs	r3, r7, #5
 8008daa:	2101      	movs	r1, #1
 8008dac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008db0:	f007 071f 	and.w	r7, r7, #31
 8008db4:	fa01 f707 	lsl.w	r7, r1, r7
 8008db8:	421f      	tst	r7, r3
 8008dba:	4629      	mov	r1, r5
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	bf18      	it	ne
 8008dc0:	f04a 0a02 	orrne.w	sl, sl, #2
 8008dc4:	1b76      	subs	r6, r6, r5
 8008dc6:	f7ff fded 	bl	80089a4 <rshift>
 8008dca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008dce:	2702      	movs	r7, #2
 8008dd0:	f1ba 0f00 	cmp.w	sl, #0
 8008dd4:	d048      	beq.n	8008e68 <__gethex+0x3f4>
 8008dd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d015      	beq.n	8008e0a <__gethex+0x396>
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	d017      	beq.n	8008e12 <__gethex+0x39e>
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d109      	bne.n	8008dfa <__gethex+0x386>
 8008de6:	f01a 0f02 	tst.w	sl, #2
 8008dea:	d006      	beq.n	8008dfa <__gethex+0x386>
 8008dec:	f8d9 0000 	ldr.w	r0, [r9]
 8008df0:	ea4a 0a00 	orr.w	sl, sl, r0
 8008df4:	f01a 0f01 	tst.w	sl, #1
 8008df8:	d10e      	bne.n	8008e18 <__gethex+0x3a4>
 8008dfa:	f047 0710 	orr.w	r7, r7, #16
 8008dfe:	e033      	b.n	8008e68 <__gethex+0x3f4>
 8008e00:	f04f 0a01 	mov.w	sl, #1
 8008e04:	e7d0      	b.n	8008da8 <__gethex+0x334>
 8008e06:	2701      	movs	r7, #1
 8008e08:	e7e2      	b.n	8008dd0 <__gethex+0x35c>
 8008e0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e0c:	f1c3 0301 	rsb	r3, r3, #1
 8008e10:	9315      	str	r3, [sp, #84]	; 0x54
 8008e12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d0f0      	beq.n	8008dfa <__gethex+0x386>
 8008e18:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e1c:	f104 0314 	add.w	r3, r4, #20
 8008e20:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e24:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e28:	f04f 0c00 	mov.w	ip, #0
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e32:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e36:	d01c      	beq.n	8008e72 <__gethex+0x3fe>
 8008e38:	3201      	adds	r2, #1
 8008e3a:	6002      	str	r2, [r0, #0]
 8008e3c:	2f02      	cmp	r7, #2
 8008e3e:	f104 0314 	add.w	r3, r4, #20
 8008e42:	d13f      	bne.n	8008ec4 <__gethex+0x450>
 8008e44:	f8d8 2000 	ldr.w	r2, [r8]
 8008e48:	3a01      	subs	r2, #1
 8008e4a:	42b2      	cmp	r2, r6
 8008e4c:	d10a      	bne.n	8008e64 <__gethex+0x3f0>
 8008e4e:	1171      	asrs	r1, r6, #5
 8008e50:	2201      	movs	r2, #1
 8008e52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e56:	f006 061f 	and.w	r6, r6, #31
 8008e5a:	fa02 f606 	lsl.w	r6, r2, r6
 8008e5e:	421e      	tst	r6, r3
 8008e60:	bf18      	it	ne
 8008e62:	4617      	movne	r7, r2
 8008e64:	f047 0720 	orr.w	r7, r7, #32
 8008e68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e6a:	601c      	str	r4, [r3, #0]
 8008e6c:	9b04      	ldr	r3, [sp, #16]
 8008e6e:	601d      	str	r5, [r3, #0]
 8008e70:	e695      	b.n	8008b9e <__gethex+0x12a>
 8008e72:	4299      	cmp	r1, r3
 8008e74:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e78:	d8d8      	bhi.n	8008e2c <__gethex+0x3b8>
 8008e7a:	68a3      	ldr	r3, [r4, #8]
 8008e7c:	459b      	cmp	fp, r3
 8008e7e:	db19      	blt.n	8008eb4 <__gethex+0x440>
 8008e80:	6861      	ldr	r1, [r4, #4]
 8008e82:	ee18 0a10 	vmov	r0, s16
 8008e86:	3101      	adds	r1, #1
 8008e88:	f000 f996 	bl	80091b8 <_Balloc>
 8008e8c:	4681      	mov	r9, r0
 8008e8e:	b918      	cbnz	r0, 8008e98 <__gethex+0x424>
 8008e90:	4b1a      	ldr	r3, [pc, #104]	; (8008efc <__gethex+0x488>)
 8008e92:	4602      	mov	r2, r0
 8008e94:	2184      	movs	r1, #132	; 0x84
 8008e96:	e6a8      	b.n	8008bea <__gethex+0x176>
 8008e98:	6922      	ldr	r2, [r4, #16]
 8008e9a:	3202      	adds	r2, #2
 8008e9c:	f104 010c 	add.w	r1, r4, #12
 8008ea0:	0092      	lsls	r2, r2, #2
 8008ea2:	300c      	adds	r0, #12
 8008ea4:	f7fc fda6 	bl	80059f4 <memcpy>
 8008ea8:	4621      	mov	r1, r4
 8008eaa:	ee18 0a10 	vmov	r0, s16
 8008eae:	f000 f9c3 	bl	8009238 <_Bfree>
 8008eb2:	464c      	mov	r4, r9
 8008eb4:	6923      	ldr	r3, [r4, #16]
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ebc:	6122      	str	r2, [r4, #16]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	615a      	str	r2, [r3, #20]
 8008ec2:	e7bb      	b.n	8008e3c <__gethex+0x3c8>
 8008ec4:	6922      	ldr	r2, [r4, #16]
 8008ec6:	455a      	cmp	r2, fp
 8008ec8:	dd0b      	ble.n	8008ee2 <__gethex+0x46e>
 8008eca:	2101      	movs	r1, #1
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f7ff fd69 	bl	80089a4 <rshift>
 8008ed2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ed6:	3501      	adds	r5, #1
 8008ed8:	42ab      	cmp	r3, r5
 8008eda:	f6ff aed0 	blt.w	8008c7e <__gethex+0x20a>
 8008ede:	2701      	movs	r7, #1
 8008ee0:	e7c0      	b.n	8008e64 <__gethex+0x3f0>
 8008ee2:	f016 061f 	ands.w	r6, r6, #31
 8008ee6:	d0fa      	beq.n	8008ede <__gethex+0x46a>
 8008ee8:	4453      	add	r3, sl
 8008eea:	f1c6 0620 	rsb	r6, r6, #32
 8008eee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008ef2:	f000 fa53 	bl	800939c <__hi0bits>
 8008ef6:	42b0      	cmp	r0, r6
 8008ef8:	dbe7      	blt.n	8008eca <__gethex+0x456>
 8008efa:	e7f0      	b.n	8008ede <__gethex+0x46a>
 8008efc:	0800aeef 	.word	0x0800aeef

08008f00 <L_shift>:
 8008f00:	f1c2 0208 	rsb	r2, r2, #8
 8008f04:	0092      	lsls	r2, r2, #2
 8008f06:	b570      	push	{r4, r5, r6, lr}
 8008f08:	f1c2 0620 	rsb	r6, r2, #32
 8008f0c:	6843      	ldr	r3, [r0, #4]
 8008f0e:	6804      	ldr	r4, [r0, #0]
 8008f10:	fa03 f506 	lsl.w	r5, r3, r6
 8008f14:	432c      	orrs	r4, r5
 8008f16:	40d3      	lsrs	r3, r2
 8008f18:	6004      	str	r4, [r0, #0]
 8008f1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f1e:	4288      	cmp	r0, r1
 8008f20:	d3f4      	bcc.n	8008f0c <L_shift+0xc>
 8008f22:	bd70      	pop	{r4, r5, r6, pc}

08008f24 <__match>:
 8008f24:	b530      	push	{r4, r5, lr}
 8008f26:	6803      	ldr	r3, [r0, #0]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f2e:	b914      	cbnz	r4, 8008f36 <__match+0x12>
 8008f30:	6003      	str	r3, [r0, #0]
 8008f32:	2001      	movs	r0, #1
 8008f34:	bd30      	pop	{r4, r5, pc}
 8008f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008f3e:	2d19      	cmp	r5, #25
 8008f40:	bf98      	it	ls
 8008f42:	3220      	addls	r2, #32
 8008f44:	42a2      	cmp	r2, r4
 8008f46:	d0f0      	beq.n	8008f2a <__match+0x6>
 8008f48:	2000      	movs	r0, #0
 8008f4a:	e7f3      	b.n	8008f34 <__match+0x10>

08008f4c <__hexnan>:
 8008f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f50:	680b      	ldr	r3, [r1, #0]
 8008f52:	115e      	asrs	r6, r3, #5
 8008f54:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f58:	f013 031f 	ands.w	r3, r3, #31
 8008f5c:	b087      	sub	sp, #28
 8008f5e:	bf18      	it	ne
 8008f60:	3604      	addne	r6, #4
 8008f62:	2500      	movs	r5, #0
 8008f64:	1f37      	subs	r7, r6, #4
 8008f66:	4690      	mov	r8, r2
 8008f68:	6802      	ldr	r2, [r0, #0]
 8008f6a:	9301      	str	r3, [sp, #4]
 8008f6c:	4682      	mov	sl, r0
 8008f6e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f72:	46b9      	mov	r9, r7
 8008f74:	463c      	mov	r4, r7
 8008f76:	9502      	str	r5, [sp, #8]
 8008f78:	46ab      	mov	fp, r5
 8008f7a:	7851      	ldrb	r1, [r2, #1]
 8008f7c:	1c53      	adds	r3, r2, #1
 8008f7e:	9303      	str	r3, [sp, #12]
 8008f80:	b341      	cbz	r1, 8008fd4 <__hexnan+0x88>
 8008f82:	4608      	mov	r0, r1
 8008f84:	9205      	str	r2, [sp, #20]
 8008f86:	9104      	str	r1, [sp, #16]
 8008f88:	f7ff fd5e 	bl	8008a48 <__hexdig_fun>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d14f      	bne.n	8009030 <__hexnan+0xe4>
 8008f90:	9904      	ldr	r1, [sp, #16]
 8008f92:	9a05      	ldr	r2, [sp, #20]
 8008f94:	2920      	cmp	r1, #32
 8008f96:	d818      	bhi.n	8008fca <__hexnan+0x7e>
 8008f98:	9b02      	ldr	r3, [sp, #8]
 8008f9a:	459b      	cmp	fp, r3
 8008f9c:	dd13      	ble.n	8008fc6 <__hexnan+0x7a>
 8008f9e:	454c      	cmp	r4, r9
 8008fa0:	d206      	bcs.n	8008fb0 <__hexnan+0x64>
 8008fa2:	2d07      	cmp	r5, #7
 8008fa4:	dc04      	bgt.n	8008fb0 <__hexnan+0x64>
 8008fa6:	462a      	mov	r2, r5
 8008fa8:	4649      	mov	r1, r9
 8008faa:	4620      	mov	r0, r4
 8008fac:	f7ff ffa8 	bl	8008f00 <L_shift>
 8008fb0:	4544      	cmp	r4, r8
 8008fb2:	d950      	bls.n	8009056 <__hexnan+0x10a>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	f1a4 0904 	sub.w	r9, r4, #4
 8008fba:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fbe:	f8cd b008 	str.w	fp, [sp, #8]
 8008fc2:	464c      	mov	r4, r9
 8008fc4:	461d      	mov	r5, r3
 8008fc6:	9a03      	ldr	r2, [sp, #12]
 8008fc8:	e7d7      	b.n	8008f7a <__hexnan+0x2e>
 8008fca:	2929      	cmp	r1, #41	; 0x29
 8008fcc:	d156      	bne.n	800907c <__hexnan+0x130>
 8008fce:	3202      	adds	r2, #2
 8008fd0:	f8ca 2000 	str.w	r2, [sl]
 8008fd4:	f1bb 0f00 	cmp.w	fp, #0
 8008fd8:	d050      	beq.n	800907c <__hexnan+0x130>
 8008fda:	454c      	cmp	r4, r9
 8008fdc:	d206      	bcs.n	8008fec <__hexnan+0xa0>
 8008fde:	2d07      	cmp	r5, #7
 8008fe0:	dc04      	bgt.n	8008fec <__hexnan+0xa0>
 8008fe2:	462a      	mov	r2, r5
 8008fe4:	4649      	mov	r1, r9
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	f7ff ff8a 	bl	8008f00 <L_shift>
 8008fec:	4544      	cmp	r4, r8
 8008fee:	d934      	bls.n	800905a <__hexnan+0x10e>
 8008ff0:	f1a8 0204 	sub.w	r2, r8, #4
 8008ff4:	4623      	mov	r3, r4
 8008ff6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ffa:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ffe:	429f      	cmp	r7, r3
 8009000:	d2f9      	bcs.n	8008ff6 <__hexnan+0xaa>
 8009002:	1b3b      	subs	r3, r7, r4
 8009004:	f023 0303 	bic.w	r3, r3, #3
 8009008:	3304      	adds	r3, #4
 800900a:	3401      	adds	r4, #1
 800900c:	3e03      	subs	r6, #3
 800900e:	42b4      	cmp	r4, r6
 8009010:	bf88      	it	hi
 8009012:	2304      	movhi	r3, #4
 8009014:	4443      	add	r3, r8
 8009016:	2200      	movs	r2, #0
 8009018:	f843 2b04 	str.w	r2, [r3], #4
 800901c:	429f      	cmp	r7, r3
 800901e:	d2fb      	bcs.n	8009018 <__hexnan+0xcc>
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	b91b      	cbnz	r3, 800902c <__hexnan+0xe0>
 8009024:	4547      	cmp	r7, r8
 8009026:	d127      	bne.n	8009078 <__hexnan+0x12c>
 8009028:	2301      	movs	r3, #1
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	2005      	movs	r0, #5
 800902e:	e026      	b.n	800907e <__hexnan+0x132>
 8009030:	3501      	adds	r5, #1
 8009032:	2d08      	cmp	r5, #8
 8009034:	f10b 0b01 	add.w	fp, fp, #1
 8009038:	dd06      	ble.n	8009048 <__hexnan+0xfc>
 800903a:	4544      	cmp	r4, r8
 800903c:	d9c3      	bls.n	8008fc6 <__hexnan+0x7a>
 800903e:	2300      	movs	r3, #0
 8009040:	f844 3c04 	str.w	r3, [r4, #-4]
 8009044:	2501      	movs	r5, #1
 8009046:	3c04      	subs	r4, #4
 8009048:	6822      	ldr	r2, [r4, #0]
 800904a:	f000 000f 	and.w	r0, r0, #15
 800904e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009052:	6022      	str	r2, [r4, #0]
 8009054:	e7b7      	b.n	8008fc6 <__hexnan+0x7a>
 8009056:	2508      	movs	r5, #8
 8009058:	e7b5      	b.n	8008fc6 <__hexnan+0x7a>
 800905a:	9b01      	ldr	r3, [sp, #4]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d0df      	beq.n	8009020 <__hexnan+0xd4>
 8009060:	f04f 32ff 	mov.w	r2, #4294967295
 8009064:	f1c3 0320 	rsb	r3, r3, #32
 8009068:	fa22 f303 	lsr.w	r3, r2, r3
 800906c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009070:	401a      	ands	r2, r3
 8009072:	f846 2c04 	str.w	r2, [r6, #-4]
 8009076:	e7d3      	b.n	8009020 <__hexnan+0xd4>
 8009078:	3f04      	subs	r7, #4
 800907a:	e7d1      	b.n	8009020 <__hexnan+0xd4>
 800907c:	2004      	movs	r0, #4
 800907e:	b007      	add	sp, #28
 8009080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009084 <_localeconv_r>:
 8009084:	4800      	ldr	r0, [pc, #0]	; (8009088 <_localeconv_r+0x4>)
 8009086:	4770      	bx	lr
 8009088:	20000164 	.word	0x20000164

0800908c <_lseek_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	4d07      	ldr	r5, [pc, #28]	; (80090ac <_lseek_r+0x20>)
 8009090:	4604      	mov	r4, r0
 8009092:	4608      	mov	r0, r1
 8009094:	4611      	mov	r1, r2
 8009096:	2200      	movs	r2, #0
 8009098:	602a      	str	r2, [r5, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	f7f8 f970 	bl	8001380 <_lseek>
 80090a0:	1c43      	adds	r3, r0, #1
 80090a2:	d102      	bne.n	80090aa <_lseek_r+0x1e>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	b103      	cbz	r3, 80090aa <_lseek_r+0x1e>
 80090a8:	6023      	str	r3, [r4, #0]
 80090aa:	bd38      	pop	{r3, r4, r5, pc}
 80090ac:	20000ed8 	.word	0x20000ed8

080090b0 <__swhatbuf_r>:
 80090b0:	b570      	push	{r4, r5, r6, lr}
 80090b2:	460e      	mov	r6, r1
 80090b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b8:	2900      	cmp	r1, #0
 80090ba:	b096      	sub	sp, #88	; 0x58
 80090bc:	4614      	mov	r4, r2
 80090be:	461d      	mov	r5, r3
 80090c0:	da08      	bge.n	80090d4 <__swhatbuf_r+0x24>
 80090c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	061a      	lsls	r2, r3, #24
 80090cc:	d410      	bmi.n	80090f0 <__swhatbuf_r+0x40>
 80090ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090d2:	e00e      	b.n	80090f2 <__swhatbuf_r+0x42>
 80090d4:	466a      	mov	r2, sp
 80090d6:	f000 ff3d 	bl	8009f54 <_fstat_r>
 80090da:	2800      	cmp	r0, #0
 80090dc:	dbf1      	blt.n	80090c2 <__swhatbuf_r+0x12>
 80090de:	9a01      	ldr	r2, [sp, #4]
 80090e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090e8:	425a      	negs	r2, r3
 80090ea:	415a      	adcs	r2, r3
 80090ec:	602a      	str	r2, [r5, #0]
 80090ee:	e7ee      	b.n	80090ce <__swhatbuf_r+0x1e>
 80090f0:	2340      	movs	r3, #64	; 0x40
 80090f2:	2000      	movs	r0, #0
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	b016      	add	sp, #88	; 0x58
 80090f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080090fc <__smakebuf_r>:
 80090fc:	898b      	ldrh	r3, [r1, #12]
 80090fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009100:	079d      	lsls	r5, r3, #30
 8009102:	4606      	mov	r6, r0
 8009104:	460c      	mov	r4, r1
 8009106:	d507      	bpl.n	8009118 <__smakebuf_r+0x1c>
 8009108:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800910c:	6023      	str	r3, [r4, #0]
 800910e:	6123      	str	r3, [r4, #16]
 8009110:	2301      	movs	r3, #1
 8009112:	6163      	str	r3, [r4, #20]
 8009114:	b002      	add	sp, #8
 8009116:	bd70      	pop	{r4, r5, r6, pc}
 8009118:	ab01      	add	r3, sp, #4
 800911a:	466a      	mov	r2, sp
 800911c:	f7ff ffc8 	bl	80090b0 <__swhatbuf_r>
 8009120:	9900      	ldr	r1, [sp, #0]
 8009122:	4605      	mov	r5, r0
 8009124:	4630      	mov	r0, r6
 8009126:	f7fc fd17 	bl	8005b58 <_malloc_r>
 800912a:	b948      	cbnz	r0, 8009140 <__smakebuf_r+0x44>
 800912c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009130:	059a      	lsls	r2, r3, #22
 8009132:	d4ef      	bmi.n	8009114 <__smakebuf_r+0x18>
 8009134:	f023 0303 	bic.w	r3, r3, #3
 8009138:	f043 0302 	orr.w	r3, r3, #2
 800913c:	81a3      	strh	r3, [r4, #12]
 800913e:	e7e3      	b.n	8009108 <__smakebuf_r+0xc>
 8009140:	4b0d      	ldr	r3, [pc, #52]	; (8009178 <__smakebuf_r+0x7c>)
 8009142:	62b3      	str	r3, [r6, #40]	; 0x28
 8009144:	89a3      	ldrh	r3, [r4, #12]
 8009146:	6020      	str	r0, [r4, #0]
 8009148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800914c:	81a3      	strh	r3, [r4, #12]
 800914e:	9b00      	ldr	r3, [sp, #0]
 8009150:	6163      	str	r3, [r4, #20]
 8009152:	9b01      	ldr	r3, [sp, #4]
 8009154:	6120      	str	r0, [r4, #16]
 8009156:	b15b      	cbz	r3, 8009170 <__smakebuf_r+0x74>
 8009158:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800915c:	4630      	mov	r0, r6
 800915e:	f000 ff0b 	bl	8009f78 <_isatty_r>
 8009162:	b128      	cbz	r0, 8009170 <__smakebuf_r+0x74>
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	f023 0303 	bic.w	r3, r3, #3
 800916a:	f043 0301 	orr.w	r3, r3, #1
 800916e:	81a3      	strh	r3, [r4, #12]
 8009170:	89a0      	ldrh	r0, [r4, #12]
 8009172:	4305      	orrs	r5, r0
 8009174:	81a5      	strh	r5, [r4, #12]
 8009176:	e7cd      	b.n	8009114 <__smakebuf_r+0x18>
 8009178:	08005671 	.word	0x08005671

0800917c <__ascii_mbtowc>:
 800917c:	b082      	sub	sp, #8
 800917e:	b901      	cbnz	r1, 8009182 <__ascii_mbtowc+0x6>
 8009180:	a901      	add	r1, sp, #4
 8009182:	b142      	cbz	r2, 8009196 <__ascii_mbtowc+0x1a>
 8009184:	b14b      	cbz	r3, 800919a <__ascii_mbtowc+0x1e>
 8009186:	7813      	ldrb	r3, [r2, #0]
 8009188:	600b      	str	r3, [r1, #0]
 800918a:	7812      	ldrb	r2, [r2, #0]
 800918c:	1e10      	subs	r0, r2, #0
 800918e:	bf18      	it	ne
 8009190:	2001      	movne	r0, #1
 8009192:	b002      	add	sp, #8
 8009194:	4770      	bx	lr
 8009196:	4610      	mov	r0, r2
 8009198:	e7fb      	b.n	8009192 <__ascii_mbtowc+0x16>
 800919a:	f06f 0001 	mvn.w	r0, #1
 800919e:	e7f8      	b.n	8009192 <__ascii_mbtowc+0x16>

080091a0 <__malloc_lock>:
 80091a0:	4801      	ldr	r0, [pc, #4]	; (80091a8 <__malloc_lock+0x8>)
 80091a2:	f7fc bc1c 	b.w	80059de <__retarget_lock_acquire_recursive>
 80091a6:	bf00      	nop
 80091a8:	20000ecc 	.word	0x20000ecc

080091ac <__malloc_unlock>:
 80091ac:	4801      	ldr	r0, [pc, #4]	; (80091b4 <__malloc_unlock+0x8>)
 80091ae:	f7fc bc17 	b.w	80059e0 <__retarget_lock_release_recursive>
 80091b2:	bf00      	nop
 80091b4:	20000ecc 	.word	0x20000ecc

080091b8 <_Balloc>:
 80091b8:	b570      	push	{r4, r5, r6, lr}
 80091ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091bc:	4604      	mov	r4, r0
 80091be:	460d      	mov	r5, r1
 80091c0:	b976      	cbnz	r6, 80091e0 <_Balloc+0x28>
 80091c2:	2010      	movs	r0, #16
 80091c4:	f7fc fc0e 	bl	80059e4 <malloc>
 80091c8:	4602      	mov	r2, r0
 80091ca:	6260      	str	r0, [r4, #36]	; 0x24
 80091cc:	b920      	cbnz	r0, 80091d8 <_Balloc+0x20>
 80091ce:	4b18      	ldr	r3, [pc, #96]	; (8009230 <_Balloc+0x78>)
 80091d0:	4818      	ldr	r0, [pc, #96]	; (8009234 <_Balloc+0x7c>)
 80091d2:	2166      	movs	r1, #102	; 0x66
 80091d4:	f7fc f930 	bl	8005438 <__assert_func>
 80091d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091dc:	6006      	str	r6, [r0, #0]
 80091de:	60c6      	str	r6, [r0, #12]
 80091e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80091e2:	68f3      	ldr	r3, [r6, #12]
 80091e4:	b183      	cbz	r3, 8009208 <_Balloc+0x50>
 80091e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091ee:	b9b8      	cbnz	r0, 8009220 <_Balloc+0x68>
 80091f0:	2101      	movs	r1, #1
 80091f2:	fa01 f605 	lsl.w	r6, r1, r5
 80091f6:	1d72      	adds	r2, r6, #5
 80091f8:	0092      	lsls	r2, r2, #2
 80091fa:	4620      	mov	r0, r4
 80091fc:	f7fc fc2a 	bl	8005a54 <_calloc_r>
 8009200:	b160      	cbz	r0, 800921c <_Balloc+0x64>
 8009202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009206:	e00e      	b.n	8009226 <_Balloc+0x6e>
 8009208:	2221      	movs	r2, #33	; 0x21
 800920a:	2104      	movs	r1, #4
 800920c:	4620      	mov	r0, r4
 800920e:	f7fc fc21 	bl	8005a54 <_calloc_r>
 8009212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009214:	60f0      	str	r0, [r6, #12]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1e4      	bne.n	80091e6 <_Balloc+0x2e>
 800921c:	2000      	movs	r0, #0
 800921e:	bd70      	pop	{r4, r5, r6, pc}
 8009220:	6802      	ldr	r2, [r0, #0]
 8009222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009226:	2300      	movs	r3, #0
 8009228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800922c:	e7f7      	b.n	800921e <_Balloc+0x66>
 800922e:	bf00      	nop
 8009230:	0800ae7d 	.word	0x0800ae7d
 8009234:	0800af7c 	.word	0x0800af7c

08009238 <_Bfree>:
 8009238:	b570      	push	{r4, r5, r6, lr}
 800923a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800923c:	4605      	mov	r5, r0
 800923e:	460c      	mov	r4, r1
 8009240:	b976      	cbnz	r6, 8009260 <_Bfree+0x28>
 8009242:	2010      	movs	r0, #16
 8009244:	f7fc fbce 	bl	80059e4 <malloc>
 8009248:	4602      	mov	r2, r0
 800924a:	6268      	str	r0, [r5, #36]	; 0x24
 800924c:	b920      	cbnz	r0, 8009258 <_Bfree+0x20>
 800924e:	4b09      	ldr	r3, [pc, #36]	; (8009274 <_Bfree+0x3c>)
 8009250:	4809      	ldr	r0, [pc, #36]	; (8009278 <_Bfree+0x40>)
 8009252:	218a      	movs	r1, #138	; 0x8a
 8009254:	f7fc f8f0 	bl	8005438 <__assert_func>
 8009258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800925c:	6006      	str	r6, [r0, #0]
 800925e:	60c6      	str	r6, [r0, #12]
 8009260:	b13c      	cbz	r4, 8009272 <_Bfree+0x3a>
 8009262:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009264:	6862      	ldr	r2, [r4, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800926c:	6021      	str	r1, [r4, #0]
 800926e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009272:	bd70      	pop	{r4, r5, r6, pc}
 8009274:	0800ae7d 	.word	0x0800ae7d
 8009278:	0800af7c 	.word	0x0800af7c

0800927c <__multadd>:
 800927c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009280:	690d      	ldr	r5, [r1, #16]
 8009282:	4607      	mov	r7, r0
 8009284:	460c      	mov	r4, r1
 8009286:	461e      	mov	r6, r3
 8009288:	f101 0c14 	add.w	ip, r1, #20
 800928c:	2000      	movs	r0, #0
 800928e:	f8dc 3000 	ldr.w	r3, [ip]
 8009292:	b299      	uxth	r1, r3
 8009294:	fb02 6101 	mla	r1, r2, r1, r6
 8009298:	0c1e      	lsrs	r6, r3, #16
 800929a:	0c0b      	lsrs	r3, r1, #16
 800929c:	fb02 3306 	mla	r3, r2, r6, r3
 80092a0:	b289      	uxth	r1, r1
 80092a2:	3001      	adds	r0, #1
 80092a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092a8:	4285      	cmp	r5, r0
 80092aa:	f84c 1b04 	str.w	r1, [ip], #4
 80092ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092b2:	dcec      	bgt.n	800928e <__multadd+0x12>
 80092b4:	b30e      	cbz	r6, 80092fa <__multadd+0x7e>
 80092b6:	68a3      	ldr	r3, [r4, #8]
 80092b8:	42ab      	cmp	r3, r5
 80092ba:	dc19      	bgt.n	80092f0 <__multadd+0x74>
 80092bc:	6861      	ldr	r1, [r4, #4]
 80092be:	4638      	mov	r0, r7
 80092c0:	3101      	adds	r1, #1
 80092c2:	f7ff ff79 	bl	80091b8 <_Balloc>
 80092c6:	4680      	mov	r8, r0
 80092c8:	b928      	cbnz	r0, 80092d6 <__multadd+0x5a>
 80092ca:	4602      	mov	r2, r0
 80092cc:	4b0c      	ldr	r3, [pc, #48]	; (8009300 <__multadd+0x84>)
 80092ce:	480d      	ldr	r0, [pc, #52]	; (8009304 <__multadd+0x88>)
 80092d0:	21b5      	movs	r1, #181	; 0xb5
 80092d2:	f7fc f8b1 	bl	8005438 <__assert_func>
 80092d6:	6922      	ldr	r2, [r4, #16]
 80092d8:	3202      	adds	r2, #2
 80092da:	f104 010c 	add.w	r1, r4, #12
 80092de:	0092      	lsls	r2, r2, #2
 80092e0:	300c      	adds	r0, #12
 80092e2:	f7fc fb87 	bl	80059f4 <memcpy>
 80092e6:	4621      	mov	r1, r4
 80092e8:	4638      	mov	r0, r7
 80092ea:	f7ff ffa5 	bl	8009238 <_Bfree>
 80092ee:	4644      	mov	r4, r8
 80092f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092f4:	3501      	adds	r5, #1
 80092f6:	615e      	str	r6, [r3, #20]
 80092f8:	6125      	str	r5, [r4, #16]
 80092fa:	4620      	mov	r0, r4
 80092fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009300:	0800aeef 	.word	0x0800aeef
 8009304:	0800af7c 	.word	0x0800af7c

08009308 <__s2b>:
 8009308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800930c:	460c      	mov	r4, r1
 800930e:	4615      	mov	r5, r2
 8009310:	461f      	mov	r7, r3
 8009312:	2209      	movs	r2, #9
 8009314:	3308      	adds	r3, #8
 8009316:	4606      	mov	r6, r0
 8009318:	fb93 f3f2 	sdiv	r3, r3, r2
 800931c:	2100      	movs	r1, #0
 800931e:	2201      	movs	r2, #1
 8009320:	429a      	cmp	r2, r3
 8009322:	db09      	blt.n	8009338 <__s2b+0x30>
 8009324:	4630      	mov	r0, r6
 8009326:	f7ff ff47 	bl	80091b8 <_Balloc>
 800932a:	b940      	cbnz	r0, 800933e <__s2b+0x36>
 800932c:	4602      	mov	r2, r0
 800932e:	4b19      	ldr	r3, [pc, #100]	; (8009394 <__s2b+0x8c>)
 8009330:	4819      	ldr	r0, [pc, #100]	; (8009398 <__s2b+0x90>)
 8009332:	21ce      	movs	r1, #206	; 0xce
 8009334:	f7fc f880 	bl	8005438 <__assert_func>
 8009338:	0052      	lsls	r2, r2, #1
 800933a:	3101      	adds	r1, #1
 800933c:	e7f0      	b.n	8009320 <__s2b+0x18>
 800933e:	9b08      	ldr	r3, [sp, #32]
 8009340:	6143      	str	r3, [r0, #20]
 8009342:	2d09      	cmp	r5, #9
 8009344:	f04f 0301 	mov.w	r3, #1
 8009348:	6103      	str	r3, [r0, #16]
 800934a:	dd16      	ble.n	800937a <__s2b+0x72>
 800934c:	f104 0909 	add.w	r9, r4, #9
 8009350:	46c8      	mov	r8, r9
 8009352:	442c      	add	r4, r5
 8009354:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009358:	4601      	mov	r1, r0
 800935a:	3b30      	subs	r3, #48	; 0x30
 800935c:	220a      	movs	r2, #10
 800935e:	4630      	mov	r0, r6
 8009360:	f7ff ff8c 	bl	800927c <__multadd>
 8009364:	45a0      	cmp	r8, r4
 8009366:	d1f5      	bne.n	8009354 <__s2b+0x4c>
 8009368:	f1a5 0408 	sub.w	r4, r5, #8
 800936c:	444c      	add	r4, r9
 800936e:	1b2d      	subs	r5, r5, r4
 8009370:	1963      	adds	r3, r4, r5
 8009372:	42bb      	cmp	r3, r7
 8009374:	db04      	blt.n	8009380 <__s2b+0x78>
 8009376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800937a:	340a      	adds	r4, #10
 800937c:	2509      	movs	r5, #9
 800937e:	e7f6      	b.n	800936e <__s2b+0x66>
 8009380:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009384:	4601      	mov	r1, r0
 8009386:	3b30      	subs	r3, #48	; 0x30
 8009388:	220a      	movs	r2, #10
 800938a:	4630      	mov	r0, r6
 800938c:	f7ff ff76 	bl	800927c <__multadd>
 8009390:	e7ee      	b.n	8009370 <__s2b+0x68>
 8009392:	bf00      	nop
 8009394:	0800aeef 	.word	0x0800aeef
 8009398:	0800af7c 	.word	0x0800af7c

0800939c <__hi0bits>:
 800939c:	0c03      	lsrs	r3, r0, #16
 800939e:	041b      	lsls	r3, r3, #16
 80093a0:	b9d3      	cbnz	r3, 80093d8 <__hi0bits+0x3c>
 80093a2:	0400      	lsls	r0, r0, #16
 80093a4:	2310      	movs	r3, #16
 80093a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80093aa:	bf04      	itt	eq
 80093ac:	0200      	lsleq	r0, r0, #8
 80093ae:	3308      	addeq	r3, #8
 80093b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80093b4:	bf04      	itt	eq
 80093b6:	0100      	lsleq	r0, r0, #4
 80093b8:	3304      	addeq	r3, #4
 80093ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80093be:	bf04      	itt	eq
 80093c0:	0080      	lsleq	r0, r0, #2
 80093c2:	3302      	addeq	r3, #2
 80093c4:	2800      	cmp	r0, #0
 80093c6:	db05      	blt.n	80093d4 <__hi0bits+0x38>
 80093c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80093cc:	f103 0301 	add.w	r3, r3, #1
 80093d0:	bf08      	it	eq
 80093d2:	2320      	moveq	r3, #32
 80093d4:	4618      	mov	r0, r3
 80093d6:	4770      	bx	lr
 80093d8:	2300      	movs	r3, #0
 80093da:	e7e4      	b.n	80093a6 <__hi0bits+0xa>

080093dc <__lo0bits>:
 80093dc:	6803      	ldr	r3, [r0, #0]
 80093de:	f013 0207 	ands.w	r2, r3, #7
 80093e2:	4601      	mov	r1, r0
 80093e4:	d00b      	beq.n	80093fe <__lo0bits+0x22>
 80093e6:	07da      	lsls	r2, r3, #31
 80093e8:	d423      	bmi.n	8009432 <__lo0bits+0x56>
 80093ea:	0798      	lsls	r0, r3, #30
 80093ec:	bf49      	itett	mi
 80093ee:	085b      	lsrmi	r3, r3, #1
 80093f0:	089b      	lsrpl	r3, r3, #2
 80093f2:	2001      	movmi	r0, #1
 80093f4:	600b      	strmi	r3, [r1, #0]
 80093f6:	bf5c      	itt	pl
 80093f8:	600b      	strpl	r3, [r1, #0]
 80093fa:	2002      	movpl	r0, #2
 80093fc:	4770      	bx	lr
 80093fe:	b298      	uxth	r0, r3
 8009400:	b9a8      	cbnz	r0, 800942e <__lo0bits+0x52>
 8009402:	0c1b      	lsrs	r3, r3, #16
 8009404:	2010      	movs	r0, #16
 8009406:	b2da      	uxtb	r2, r3
 8009408:	b90a      	cbnz	r2, 800940e <__lo0bits+0x32>
 800940a:	3008      	adds	r0, #8
 800940c:	0a1b      	lsrs	r3, r3, #8
 800940e:	071a      	lsls	r2, r3, #28
 8009410:	bf04      	itt	eq
 8009412:	091b      	lsreq	r3, r3, #4
 8009414:	3004      	addeq	r0, #4
 8009416:	079a      	lsls	r2, r3, #30
 8009418:	bf04      	itt	eq
 800941a:	089b      	lsreq	r3, r3, #2
 800941c:	3002      	addeq	r0, #2
 800941e:	07da      	lsls	r2, r3, #31
 8009420:	d403      	bmi.n	800942a <__lo0bits+0x4e>
 8009422:	085b      	lsrs	r3, r3, #1
 8009424:	f100 0001 	add.w	r0, r0, #1
 8009428:	d005      	beq.n	8009436 <__lo0bits+0x5a>
 800942a:	600b      	str	r3, [r1, #0]
 800942c:	4770      	bx	lr
 800942e:	4610      	mov	r0, r2
 8009430:	e7e9      	b.n	8009406 <__lo0bits+0x2a>
 8009432:	2000      	movs	r0, #0
 8009434:	4770      	bx	lr
 8009436:	2020      	movs	r0, #32
 8009438:	4770      	bx	lr
	...

0800943c <__i2b>:
 800943c:	b510      	push	{r4, lr}
 800943e:	460c      	mov	r4, r1
 8009440:	2101      	movs	r1, #1
 8009442:	f7ff feb9 	bl	80091b8 <_Balloc>
 8009446:	4602      	mov	r2, r0
 8009448:	b928      	cbnz	r0, 8009456 <__i2b+0x1a>
 800944a:	4b05      	ldr	r3, [pc, #20]	; (8009460 <__i2b+0x24>)
 800944c:	4805      	ldr	r0, [pc, #20]	; (8009464 <__i2b+0x28>)
 800944e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009452:	f7fb fff1 	bl	8005438 <__assert_func>
 8009456:	2301      	movs	r3, #1
 8009458:	6144      	str	r4, [r0, #20]
 800945a:	6103      	str	r3, [r0, #16]
 800945c:	bd10      	pop	{r4, pc}
 800945e:	bf00      	nop
 8009460:	0800aeef 	.word	0x0800aeef
 8009464:	0800af7c 	.word	0x0800af7c

08009468 <__multiply>:
 8009468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800946c:	4691      	mov	r9, r2
 800946e:	690a      	ldr	r2, [r1, #16]
 8009470:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009474:	429a      	cmp	r2, r3
 8009476:	bfb8      	it	lt
 8009478:	460b      	movlt	r3, r1
 800947a:	460c      	mov	r4, r1
 800947c:	bfbc      	itt	lt
 800947e:	464c      	movlt	r4, r9
 8009480:	4699      	movlt	r9, r3
 8009482:	6927      	ldr	r7, [r4, #16]
 8009484:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009488:	68a3      	ldr	r3, [r4, #8]
 800948a:	6861      	ldr	r1, [r4, #4]
 800948c:	eb07 060a 	add.w	r6, r7, sl
 8009490:	42b3      	cmp	r3, r6
 8009492:	b085      	sub	sp, #20
 8009494:	bfb8      	it	lt
 8009496:	3101      	addlt	r1, #1
 8009498:	f7ff fe8e 	bl	80091b8 <_Balloc>
 800949c:	b930      	cbnz	r0, 80094ac <__multiply+0x44>
 800949e:	4602      	mov	r2, r0
 80094a0:	4b44      	ldr	r3, [pc, #272]	; (80095b4 <__multiply+0x14c>)
 80094a2:	4845      	ldr	r0, [pc, #276]	; (80095b8 <__multiply+0x150>)
 80094a4:	f240 115d 	movw	r1, #349	; 0x15d
 80094a8:	f7fb ffc6 	bl	8005438 <__assert_func>
 80094ac:	f100 0514 	add.w	r5, r0, #20
 80094b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80094b4:	462b      	mov	r3, r5
 80094b6:	2200      	movs	r2, #0
 80094b8:	4543      	cmp	r3, r8
 80094ba:	d321      	bcc.n	8009500 <__multiply+0x98>
 80094bc:	f104 0314 	add.w	r3, r4, #20
 80094c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80094c4:	f109 0314 	add.w	r3, r9, #20
 80094c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80094cc:	9202      	str	r2, [sp, #8]
 80094ce:	1b3a      	subs	r2, r7, r4
 80094d0:	3a15      	subs	r2, #21
 80094d2:	f022 0203 	bic.w	r2, r2, #3
 80094d6:	3204      	adds	r2, #4
 80094d8:	f104 0115 	add.w	r1, r4, #21
 80094dc:	428f      	cmp	r7, r1
 80094de:	bf38      	it	cc
 80094e0:	2204      	movcc	r2, #4
 80094e2:	9201      	str	r2, [sp, #4]
 80094e4:	9a02      	ldr	r2, [sp, #8]
 80094e6:	9303      	str	r3, [sp, #12]
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d80c      	bhi.n	8009506 <__multiply+0x9e>
 80094ec:	2e00      	cmp	r6, #0
 80094ee:	dd03      	ble.n	80094f8 <__multiply+0x90>
 80094f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d05a      	beq.n	80095ae <__multiply+0x146>
 80094f8:	6106      	str	r6, [r0, #16]
 80094fa:	b005      	add	sp, #20
 80094fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009500:	f843 2b04 	str.w	r2, [r3], #4
 8009504:	e7d8      	b.n	80094b8 <__multiply+0x50>
 8009506:	f8b3 a000 	ldrh.w	sl, [r3]
 800950a:	f1ba 0f00 	cmp.w	sl, #0
 800950e:	d024      	beq.n	800955a <__multiply+0xf2>
 8009510:	f104 0e14 	add.w	lr, r4, #20
 8009514:	46a9      	mov	r9, r5
 8009516:	f04f 0c00 	mov.w	ip, #0
 800951a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800951e:	f8d9 1000 	ldr.w	r1, [r9]
 8009522:	fa1f fb82 	uxth.w	fp, r2
 8009526:	b289      	uxth	r1, r1
 8009528:	fb0a 110b 	mla	r1, sl, fp, r1
 800952c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009530:	f8d9 2000 	ldr.w	r2, [r9]
 8009534:	4461      	add	r1, ip
 8009536:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800953a:	fb0a c20b 	mla	r2, sl, fp, ip
 800953e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009542:	b289      	uxth	r1, r1
 8009544:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009548:	4577      	cmp	r7, lr
 800954a:	f849 1b04 	str.w	r1, [r9], #4
 800954e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009552:	d8e2      	bhi.n	800951a <__multiply+0xb2>
 8009554:	9a01      	ldr	r2, [sp, #4]
 8009556:	f845 c002 	str.w	ip, [r5, r2]
 800955a:	9a03      	ldr	r2, [sp, #12]
 800955c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009560:	3304      	adds	r3, #4
 8009562:	f1b9 0f00 	cmp.w	r9, #0
 8009566:	d020      	beq.n	80095aa <__multiply+0x142>
 8009568:	6829      	ldr	r1, [r5, #0]
 800956a:	f104 0c14 	add.w	ip, r4, #20
 800956e:	46ae      	mov	lr, r5
 8009570:	f04f 0a00 	mov.w	sl, #0
 8009574:	f8bc b000 	ldrh.w	fp, [ip]
 8009578:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800957c:	fb09 220b 	mla	r2, r9, fp, r2
 8009580:	4492      	add	sl, r2
 8009582:	b289      	uxth	r1, r1
 8009584:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009588:	f84e 1b04 	str.w	r1, [lr], #4
 800958c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009590:	f8be 1000 	ldrh.w	r1, [lr]
 8009594:	0c12      	lsrs	r2, r2, #16
 8009596:	fb09 1102 	mla	r1, r9, r2, r1
 800959a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800959e:	4567      	cmp	r7, ip
 80095a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80095a4:	d8e6      	bhi.n	8009574 <__multiply+0x10c>
 80095a6:	9a01      	ldr	r2, [sp, #4]
 80095a8:	50a9      	str	r1, [r5, r2]
 80095aa:	3504      	adds	r5, #4
 80095ac:	e79a      	b.n	80094e4 <__multiply+0x7c>
 80095ae:	3e01      	subs	r6, #1
 80095b0:	e79c      	b.n	80094ec <__multiply+0x84>
 80095b2:	bf00      	nop
 80095b4:	0800aeef 	.word	0x0800aeef
 80095b8:	0800af7c 	.word	0x0800af7c

080095bc <__pow5mult>:
 80095bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095c0:	4615      	mov	r5, r2
 80095c2:	f012 0203 	ands.w	r2, r2, #3
 80095c6:	4606      	mov	r6, r0
 80095c8:	460f      	mov	r7, r1
 80095ca:	d007      	beq.n	80095dc <__pow5mult+0x20>
 80095cc:	4c25      	ldr	r4, [pc, #148]	; (8009664 <__pow5mult+0xa8>)
 80095ce:	3a01      	subs	r2, #1
 80095d0:	2300      	movs	r3, #0
 80095d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80095d6:	f7ff fe51 	bl	800927c <__multadd>
 80095da:	4607      	mov	r7, r0
 80095dc:	10ad      	asrs	r5, r5, #2
 80095de:	d03d      	beq.n	800965c <__pow5mult+0xa0>
 80095e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80095e2:	b97c      	cbnz	r4, 8009604 <__pow5mult+0x48>
 80095e4:	2010      	movs	r0, #16
 80095e6:	f7fc f9fd 	bl	80059e4 <malloc>
 80095ea:	4602      	mov	r2, r0
 80095ec:	6270      	str	r0, [r6, #36]	; 0x24
 80095ee:	b928      	cbnz	r0, 80095fc <__pow5mult+0x40>
 80095f0:	4b1d      	ldr	r3, [pc, #116]	; (8009668 <__pow5mult+0xac>)
 80095f2:	481e      	ldr	r0, [pc, #120]	; (800966c <__pow5mult+0xb0>)
 80095f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80095f8:	f7fb ff1e 	bl	8005438 <__assert_func>
 80095fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009600:	6004      	str	r4, [r0, #0]
 8009602:	60c4      	str	r4, [r0, #12]
 8009604:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009608:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800960c:	b94c      	cbnz	r4, 8009622 <__pow5mult+0x66>
 800960e:	f240 2171 	movw	r1, #625	; 0x271
 8009612:	4630      	mov	r0, r6
 8009614:	f7ff ff12 	bl	800943c <__i2b>
 8009618:	2300      	movs	r3, #0
 800961a:	f8c8 0008 	str.w	r0, [r8, #8]
 800961e:	4604      	mov	r4, r0
 8009620:	6003      	str	r3, [r0, #0]
 8009622:	f04f 0900 	mov.w	r9, #0
 8009626:	07eb      	lsls	r3, r5, #31
 8009628:	d50a      	bpl.n	8009640 <__pow5mult+0x84>
 800962a:	4639      	mov	r1, r7
 800962c:	4622      	mov	r2, r4
 800962e:	4630      	mov	r0, r6
 8009630:	f7ff ff1a 	bl	8009468 <__multiply>
 8009634:	4639      	mov	r1, r7
 8009636:	4680      	mov	r8, r0
 8009638:	4630      	mov	r0, r6
 800963a:	f7ff fdfd 	bl	8009238 <_Bfree>
 800963e:	4647      	mov	r7, r8
 8009640:	106d      	asrs	r5, r5, #1
 8009642:	d00b      	beq.n	800965c <__pow5mult+0xa0>
 8009644:	6820      	ldr	r0, [r4, #0]
 8009646:	b938      	cbnz	r0, 8009658 <__pow5mult+0x9c>
 8009648:	4622      	mov	r2, r4
 800964a:	4621      	mov	r1, r4
 800964c:	4630      	mov	r0, r6
 800964e:	f7ff ff0b 	bl	8009468 <__multiply>
 8009652:	6020      	str	r0, [r4, #0]
 8009654:	f8c0 9000 	str.w	r9, [r0]
 8009658:	4604      	mov	r4, r0
 800965a:	e7e4      	b.n	8009626 <__pow5mult+0x6a>
 800965c:	4638      	mov	r0, r7
 800965e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009662:	bf00      	nop
 8009664:	0800b0c8 	.word	0x0800b0c8
 8009668:	0800ae7d 	.word	0x0800ae7d
 800966c:	0800af7c 	.word	0x0800af7c

08009670 <__lshift>:
 8009670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009674:	460c      	mov	r4, r1
 8009676:	6849      	ldr	r1, [r1, #4]
 8009678:	6923      	ldr	r3, [r4, #16]
 800967a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800967e:	68a3      	ldr	r3, [r4, #8]
 8009680:	4607      	mov	r7, r0
 8009682:	4691      	mov	r9, r2
 8009684:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009688:	f108 0601 	add.w	r6, r8, #1
 800968c:	42b3      	cmp	r3, r6
 800968e:	db0b      	blt.n	80096a8 <__lshift+0x38>
 8009690:	4638      	mov	r0, r7
 8009692:	f7ff fd91 	bl	80091b8 <_Balloc>
 8009696:	4605      	mov	r5, r0
 8009698:	b948      	cbnz	r0, 80096ae <__lshift+0x3e>
 800969a:	4602      	mov	r2, r0
 800969c:	4b2a      	ldr	r3, [pc, #168]	; (8009748 <__lshift+0xd8>)
 800969e:	482b      	ldr	r0, [pc, #172]	; (800974c <__lshift+0xdc>)
 80096a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80096a4:	f7fb fec8 	bl	8005438 <__assert_func>
 80096a8:	3101      	adds	r1, #1
 80096aa:	005b      	lsls	r3, r3, #1
 80096ac:	e7ee      	b.n	800968c <__lshift+0x1c>
 80096ae:	2300      	movs	r3, #0
 80096b0:	f100 0114 	add.w	r1, r0, #20
 80096b4:	f100 0210 	add.w	r2, r0, #16
 80096b8:	4618      	mov	r0, r3
 80096ba:	4553      	cmp	r3, sl
 80096bc:	db37      	blt.n	800972e <__lshift+0xbe>
 80096be:	6920      	ldr	r0, [r4, #16]
 80096c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80096c4:	f104 0314 	add.w	r3, r4, #20
 80096c8:	f019 091f 	ands.w	r9, r9, #31
 80096cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80096d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80096d4:	d02f      	beq.n	8009736 <__lshift+0xc6>
 80096d6:	f1c9 0e20 	rsb	lr, r9, #32
 80096da:	468a      	mov	sl, r1
 80096dc:	f04f 0c00 	mov.w	ip, #0
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	fa02 f209 	lsl.w	r2, r2, r9
 80096e6:	ea42 020c 	orr.w	r2, r2, ip
 80096ea:	f84a 2b04 	str.w	r2, [sl], #4
 80096ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80096f2:	4298      	cmp	r0, r3
 80096f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80096f8:	d8f2      	bhi.n	80096e0 <__lshift+0x70>
 80096fa:	1b03      	subs	r3, r0, r4
 80096fc:	3b15      	subs	r3, #21
 80096fe:	f023 0303 	bic.w	r3, r3, #3
 8009702:	3304      	adds	r3, #4
 8009704:	f104 0215 	add.w	r2, r4, #21
 8009708:	4290      	cmp	r0, r2
 800970a:	bf38      	it	cc
 800970c:	2304      	movcc	r3, #4
 800970e:	f841 c003 	str.w	ip, [r1, r3]
 8009712:	f1bc 0f00 	cmp.w	ip, #0
 8009716:	d001      	beq.n	800971c <__lshift+0xac>
 8009718:	f108 0602 	add.w	r6, r8, #2
 800971c:	3e01      	subs	r6, #1
 800971e:	4638      	mov	r0, r7
 8009720:	612e      	str	r6, [r5, #16]
 8009722:	4621      	mov	r1, r4
 8009724:	f7ff fd88 	bl	8009238 <_Bfree>
 8009728:	4628      	mov	r0, r5
 800972a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009732:	3301      	adds	r3, #1
 8009734:	e7c1      	b.n	80096ba <__lshift+0x4a>
 8009736:	3904      	subs	r1, #4
 8009738:	f853 2b04 	ldr.w	r2, [r3], #4
 800973c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009740:	4298      	cmp	r0, r3
 8009742:	d8f9      	bhi.n	8009738 <__lshift+0xc8>
 8009744:	e7ea      	b.n	800971c <__lshift+0xac>
 8009746:	bf00      	nop
 8009748:	0800aeef 	.word	0x0800aeef
 800974c:	0800af7c 	.word	0x0800af7c

08009750 <__mcmp>:
 8009750:	b530      	push	{r4, r5, lr}
 8009752:	6902      	ldr	r2, [r0, #16]
 8009754:	690c      	ldr	r4, [r1, #16]
 8009756:	1b12      	subs	r2, r2, r4
 8009758:	d10e      	bne.n	8009778 <__mcmp+0x28>
 800975a:	f100 0314 	add.w	r3, r0, #20
 800975e:	3114      	adds	r1, #20
 8009760:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009764:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009768:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800976c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009770:	42a5      	cmp	r5, r4
 8009772:	d003      	beq.n	800977c <__mcmp+0x2c>
 8009774:	d305      	bcc.n	8009782 <__mcmp+0x32>
 8009776:	2201      	movs	r2, #1
 8009778:	4610      	mov	r0, r2
 800977a:	bd30      	pop	{r4, r5, pc}
 800977c:	4283      	cmp	r3, r0
 800977e:	d3f3      	bcc.n	8009768 <__mcmp+0x18>
 8009780:	e7fa      	b.n	8009778 <__mcmp+0x28>
 8009782:	f04f 32ff 	mov.w	r2, #4294967295
 8009786:	e7f7      	b.n	8009778 <__mcmp+0x28>

08009788 <__mdiff>:
 8009788:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800978c:	460c      	mov	r4, r1
 800978e:	4606      	mov	r6, r0
 8009790:	4611      	mov	r1, r2
 8009792:	4620      	mov	r0, r4
 8009794:	4690      	mov	r8, r2
 8009796:	f7ff ffdb 	bl	8009750 <__mcmp>
 800979a:	1e05      	subs	r5, r0, #0
 800979c:	d110      	bne.n	80097c0 <__mdiff+0x38>
 800979e:	4629      	mov	r1, r5
 80097a0:	4630      	mov	r0, r6
 80097a2:	f7ff fd09 	bl	80091b8 <_Balloc>
 80097a6:	b930      	cbnz	r0, 80097b6 <__mdiff+0x2e>
 80097a8:	4b3a      	ldr	r3, [pc, #232]	; (8009894 <__mdiff+0x10c>)
 80097aa:	4602      	mov	r2, r0
 80097ac:	f240 2132 	movw	r1, #562	; 0x232
 80097b0:	4839      	ldr	r0, [pc, #228]	; (8009898 <__mdiff+0x110>)
 80097b2:	f7fb fe41 	bl	8005438 <__assert_func>
 80097b6:	2301      	movs	r3, #1
 80097b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80097bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c0:	bfa4      	itt	ge
 80097c2:	4643      	movge	r3, r8
 80097c4:	46a0      	movge	r8, r4
 80097c6:	4630      	mov	r0, r6
 80097c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80097cc:	bfa6      	itte	ge
 80097ce:	461c      	movge	r4, r3
 80097d0:	2500      	movge	r5, #0
 80097d2:	2501      	movlt	r5, #1
 80097d4:	f7ff fcf0 	bl	80091b8 <_Balloc>
 80097d8:	b920      	cbnz	r0, 80097e4 <__mdiff+0x5c>
 80097da:	4b2e      	ldr	r3, [pc, #184]	; (8009894 <__mdiff+0x10c>)
 80097dc:	4602      	mov	r2, r0
 80097de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80097e2:	e7e5      	b.n	80097b0 <__mdiff+0x28>
 80097e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80097e8:	6926      	ldr	r6, [r4, #16]
 80097ea:	60c5      	str	r5, [r0, #12]
 80097ec:	f104 0914 	add.w	r9, r4, #20
 80097f0:	f108 0514 	add.w	r5, r8, #20
 80097f4:	f100 0e14 	add.w	lr, r0, #20
 80097f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80097fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009800:	f108 0210 	add.w	r2, r8, #16
 8009804:	46f2      	mov	sl, lr
 8009806:	2100      	movs	r1, #0
 8009808:	f859 3b04 	ldr.w	r3, [r9], #4
 800980c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009810:	fa1f f883 	uxth.w	r8, r3
 8009814:	fa11 f18b 	uxtah	r1, r1, fp
 8009818:	0c1b      	lsrs	r3, r3, #16
 800981a:	eba1 0808 	sub.w	r8, r1, r8
 800981e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009822:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009826:	fa1f f888 	uxth.w	r8, r8
 800982a:	1419      	asrs	r1, r3, #16
 800982c:	454e      	cmp	r6, r9
 800982e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009832:	f84a 3b04 	str.w	r3, [sl], #4
 8009836:	d8e7      	bhi.n	8009808 <__mdiff+0x80>
 8009838:	1b33      	subs	r3, r6, r4
 800983a:	3b15      	subs	r3, #21
 800983c:	f023 0303 	bic.w	r3, r3, #3
 8009840:	3304      	adds	r3, #4
 8009842:	3415      	adds	r4, #21
 8009844:	42a6      	cmp	r6, r4
 8009846:	bf38      	it	cc
 8009848:	2304      	movcc	r3, #4
 800984a:	441d      	add	r5, r3
 800984c:	4473      	add	r3, lr
 800984e:	469e      	mov	lr, r3
 8009850:	462e      	mov	r6, r5
 8009852:	4566      	cmp	r6, ip
 8009854:	d30e      	bcc.n	8009874 <__mdiff+0xec>
 8009856:	f10c 0203 	add.w	r2, ip, #3
 800985a:	1b52      	subs	r2, r2, r5
 800985c:	f022 0203 	bic.w	r2, r2, #3
 8009860:	3d03      	subs	r5, #3
 8009862:	45ac      	cmp	ip, r5
 8009864:	bf38      	it	cc
 8009866:	2200      	movcc	r2, #0
 8009868:	441a      	add	r2, r3
 800986a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800986e:	b17b      	cbz	r3, 8009890 <__mdiff+0x108>
 8009870:	6107      	str	r7, [r0, #16]
 8009872:	e7a3      	b.n	80097bc <__mdiff+0x34>
 8009874:	f856 8b04 	ldr.w	r8, [r6], #4
 8009878:	fa11 f288 	uxtah	r2, r1, r8
 800987c:	1414      	asrs	r4, r2, #16
 800987e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009882:	b292      	uxth	r2, r2
 8009884:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009888:	f84e 2b04 	str.w	r2, [lr], #4
 800988c:	1421      	asrs	r1, r4, #16
 800988e:	e7e0      	b.n	8009852 <__mdiff+0xca>
 8009890:	3f01      	subs	r7, #1
 8009892:	e7ea      	b.n	800986a <__mdiff+0xe2>
 8009894:	0800aeef 	.word	0x0800aeef
 8009898:	0800af7c 	.word	0x0800af7c

0800989c <__ulp>:
 800989c:	b082      	sub	sp, #8
 800989e:	ed8d 0b00 	vstr	d0, [sp]
 80098a2:	9b01      	ldr	r3, [sp, #4]
 80098a4:	4912      	ldr	r1, [pc, #72]	; (80098f0 <__ulp+0x54>)
 80098a6:	4019      	ands	r1, r3
 80098a8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80098ac:	2900      	cmp	r1, #0
 80098ae:	dd05      	ble.n	80098bc <__ulp+0x20>
 80098b0:	2200      	movs	r2, #0
 80098b2:	460b      	mov	r3, r1
 80098b4:	ec43 2b10 	vmov	d0, r2, r3
 80098b8:	b002      	add	sp, #8
 80098ba:	4770      	bx	lr
 80098bc:	4249      	negs	r1, r1
 80098be:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80098c2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80098c6:	f04f 0200 	mov.w	r2, #0
 80098ca:	f04f 0300 	mov.w	r3, #0
 80098ce:	da04      	bge.n	80098da <__ulp+0x3e>
 80098d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80098d4:	fa41 f300 	asr.w	r3, r1, r0
 80098d8:	e7ec      	b.n	80098b4 <__ulp+0x18>
 80098da:	f1a0 0114 	sub.w	r1, r0, #20
 80098de:	291e      	cmp	r1, #30
 80098e0:	bfda      	itte	le
 80098e2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80098e6:	fa20 f101 	lsrle.w	r1, r0, r1
 80098ea:	2101      	movgt	r1, #1
 80098ec:	460a      	mov	r2, r1
 80098ee:	e7e1      	b.n	80098b4 <__ulp+0x18>
 80098f0:	7ff00000 	.word	0x7ff00000

080098f4 <__b2d>:
 80098f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f6:	6905      	ldr	r5, [r0, #16]
 80098f8:	f100 0714 	add.w	r7, r0, #20
 80098fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009900:	1f2e      	subs	r6, r5, #4
 8009902:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009906:	4620      	mov	r0, r4
 8009908:	f7ff fd48 	bl	800939c <__hi0bits>
 800990c:	f1c0 0320 	rsb	r3, r0, #32
 8009910:	280a      	cmp	r0, #10
 8009912:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009990 <__b2d+0x9c>
 8009916:	600b      	str	r3, [r1, #0]
 8009918:	dc14      	bgt.n	8009944 <__b2d+0x50>
 800991a:	f1c0 0e0b 	rsb	lr, r0, #11
 800991e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009922:	42b7      	cmp	r7, r6
 8009924:	ea41 030c 	orr.w	r3, r1, ip
 8009928:	bf34      	ite	cc
 800992a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800992e:	2100      	movcs	r1, #0
 8009930:	3015      	adds	r0, #21
 8009932:	fa04 f000 	lsl.w	r0, r4, r0
 8009936:	fa21 f10e 	lsr.w	r1, r1, lr
 800993a:	ea40 0201 	orr.w	r2, r0, r1
 800993e:	ec43 2b10 	vmov	d0, r2, r3
 8009942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009944:	42b7      	cmp	r7, r6
 8009946:	bf3a      	itte	cc
 8009948:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800994c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009950:	2100      	movcs	r1, #0
 8009952:	380b      	subs	r0, #11
 8009954:	d017      	beq.n	8009986 <__b2d+0x92>
 8009956:	f1c0 0c20 	rsb	ip, r0, #32
 800995a:	fa04 f500 	lsl.w	r5, r4, r0
 800995e:	42be      	cmp	r6, r7
 8009960:	fa21 f40c 	lsr.w	r4, r1, ip
 8009964:	ea45 0504 	orr.w	r5, r5, r4
 8009968:	bf8c      	ite	hi
 800996a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800996e:	2400      	movls	r4, #0
 8009970:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009974:	fa01 f000 	lsl.w	r0, r1, r0
 8009978:	fa24 f40c 	lsr.w	r4, r4, ip
 800997c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009980:	ea40 0204 	orr.w	r2, r0, r4
 8009984:	e7db      	b.n	800993e <__b2d+0x4a>
 8009986:	ea44 030c 	orr.w	r3, r4, ip
 800998a:	460a      	mov	r2, r1
 800998c:	e7d7      	b.n	800993e <__b2d+0x4a>
 800998e:	bf00      	nop
 8009990:	3ff00000 	.word	0x3ff00000

08009994 <__d2b>:
 8009994:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009998:	4689      	mov	r9, r1
 800999a:	2101      	movs	r1, #1
 800999c:	ec57 6b10 	vmov	r6, r7, d0
 80099a0:	4690      	mov	r8, r2
 80099a2:	f7ff fc09 	bl	80091b8 <_Balloc>
 80099a6:	4604      	mov	r4, r0
 80099a8:	b930      	cbnz	r0, 80099b8 <__d2b+0x24>
 80099aa:	4602      	mov	r2, r0
 80099ac:	4b25      	ldr	r3, [pc, #148]	; (8009a44 <__d2b+0xb0>)
 80099ae:	4826      	ldr	r0, [pc, #152]	; (8009a48 <__d2b+0xb4>)
 80099b0:	f240 310a 	movw	r1, #778	; 0x30a
 80099b4:	f7fb fd40 	bl	8005438 <__assert_func>
 80099b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80099bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80099c0:	bb35      	cbnz	r5, 8009a10 <__d2b+0x7c>
 80099c2:	2e00      	cmp	r6, #0
 80099c4:	9301      	str	r3, [sp, #4]
 80099c6:	d028      	beq.n	8009a1a <__d2b+0x86>
 80099c8:	4668      	mov	r0, sp
 80099ca:	9600      	str	r6, [sp, #0]
 80099cc:	f7ff fd06 	bl	80093dc <__lo0bits>
 80099d0:	9900      	ldr	r1, [sp, #0]
 80099d2:	b300      	cbz	r0, 8009a16 <__d2b+0x82>
 80099d4:	9a01      	ldr	r2, [sp, #4]
 80099d6:	f1c0 0320 	rsb	r3, r0, #32
 80099da:	fa02 f303 	lsl.w	r3, r2, r3
 80099de:	430b      	orrs	r3, r1
 80099e0:	40c2      	lsrs	r2, r0
 80099e2:	6163      	str	r3, [r4, #20]
 80099e4:	9201      	str	r2, [sp, #4]
 80099e6:	9b01      	ldr	r3, [sp, #4]
 80099e8:	61a3      	str	r3, [r4, #24]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	bf14      	ite	ne
 80099ee:	2202      	movne	r2, #2
 80099f0:	2201      	moveq	r2, #1
 80099f2:	6122      	str	r2, [r4, #16]
 80099f4:	b1d5      	cbz	r5, 8009a2c <__d2b+0x98>
 80099f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80099fa:	4405      	add	r5, r0
 80099fc:	f8c9 5000 	str.w	r5, [r9]
 8009a00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009a04:	f8c8 0000 	str.w	r0, [r8]
 8009a08:	4620      	mov	r0, r4
 8009a0a:	b003      	add	sp, #12
 8009a0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a14:	e7d5      	b.n	80099c2 <__d2b+0x2e>
 8009a16:	6161      	str	r1, [r4, #20]
 8009a18:	e7e5      	b.n	80099e6 <__d2b+0x52>
 8009a1a:	a801      	add	r0, sp, #4
 8009a1c:	f7ff fcde 	bl	80093dc <__lo0bits>
 8009a20:	9b01      	ldr	r3, [sp, #4]
 8009a22:	6163      	str	r3, [r4, #20]
 8009a24:	2201      	movs	r2, #1
 8009a26:	6122      	str	r2, [r4, #16]
 8009a28:	3020      	adds	r0, #32
 8009a2a:	e7e3      	b.n	80099f4 <__d2b+0x60>
 8009a2c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009a34:	f8c9 0000 	str.w	r0, [r9]
 8009a38:	6918      	ldr	r0, [r3, #16]
 8009a3a:	f7ff fcaf 	bl	800939c <__hi0bits>
 8009a3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a42:	e7df      	b.n	8009a04 <__d2b+0x70>
 8009a44:	0800aeef 	.word	0x0800aeef
 8009a48:	0800af7c 	.word	0x0800af7c

08009a4c <__ratio>:
 8009a4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a50:	4688      	mov	r8, r1
 8009a52:	4669      	mov	r1, sp
 8009a54:	4681      	mov	r9, r0
 8009a56:	f7ff ff4d 	bl	80098f4 <__b2d>
 8009a5a:	a901      	add	r1, sp, #4
 8009a5c:	4640      	mov	r0, r8
 8009a5e:	ec55 4b10 	vmov	r4, r5, d0
 8009a62:	f7ff ff47 	bl	80098f4 <__b2d>
 8009a66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a6a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009a6e:	eba3 0c02 	sub.w	ip, r3, r2
 8009a72:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009a76:	1a9b      	subs	r3, r3, r2
 8009a78:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009a7c:	ec51 0b10 	vmov	r0, r1, d0
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	bfd6      	itet	le
 8009a84:	460a      	movle	r2, r1
 8009a86:	462a      	movgt	r2, r5
 8009a88:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009a8c:	468b      	mov	fp, r1
 8009a8e:	462f      	mov	r7, r5
 8009a90:	bfd4      	ite	le
 8009a92:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009a96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	ee10 2a10 	vmov	r2, s0
 8009aa0:	465b      	mov	r3, fp
 8009aa2:	4639      	mov	r1, r7
 8009aa4:	f7f6 fed2 	bl	800084c <__aeabi_ddiv>
 8009aa8:	ec41 0b10 	vmov	d0, r0, r1
 8009aac:	b003      	add	sp, #12
 8009aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ab2 <__copybits>:
 8009ab2:	3901      	subs	r1, #1
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	1149      	asrs	r1, r1, #5
 8009ab8:	6914      	ldr	r4, [r2, #16]
 8009aba:	3101      	adds	r1, #1
 8009abc:	f102 0314 	add.w	r3, r2, #20
 8009ac0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009ac4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009ac8:	1f05      	subs	r5, r0, #4
 8009aca:	42a3      	cmp	r3, r4
 8009acc:	d30c      	bcc.n	8009ae8 <__copybits+0x36>
 8009ace:	1aa3      	subs	r3, r4, r2
 8009ad0:	3b11      	subs	r3, #17
 8009ad2:	f023 0303 	bic.w	r3, r3, #3
 8009ad6:	3211      	adds	r2, #17
 8009ad8:	42a2      	cmp	r2, r4
 8009ada:	bf88      	it	hi
 8009adc:	2300      	movhi	r3, #0
 8009ade:	4418      	add	r0, r3
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	4288      	cmp	r0, r1
 8009ae4:	d305      	bcc.n	8009af2 <__copybits+0x40>
 8009ae6:	bd70      	pop	{r4, r5, r6, pc}
 8009ae8:	f853 6b04 	ldr.w	r6, [r3], #4
 8009aec:	f845 6f04 	str.w	r6, [r5, #4]!
 8009af0:	e7eb      	b.n	8009aca <__copybits+0x18>
 8009af2:	f840 3b04 	str.w	r3, [r0], #4
 8009af6:	e7f4      	b.n	8009ae2 <__copybits+0x30>

08009af8 <__any_on>:
 8009af8:	f100 0214 	add.w	r2, r0, #20
 8009afc:	6900      	ldr	r0, [r0, #16]
 8009afe:	114b      	asrs	r3, r1, #5
 8009b00:	4298      	cmp	r0, r3
 8009b02:	b510      	push	{r4, lr}
 8009b04:	db11      	blt.n	8009b2a <__any_on+0x32>
 8009b06:	dd0a      	ble.n	8009b1e <__any_on+0x26>
 8009b08:	f011 011f 	ands.w	r1, r1, #31
 8009b0c:	d007      	beq.n	8009b1e <__any_on+0x26>
 8009b0e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009b12:	fa24 f001 	lsr.w	r0, r4, r1
 8009b16:	fa00 f101 	lsl.w	r1, r0, r1
 8009b1a:	428c      	cmp	r4, r1
 8009b1c:	d10b      	bne.n	8009b36 <__any_on+0x3e>
 8009b1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d803      	bhi.n	8009b2e <__any_on+0x36>
 8009b26:	2000      	movs	r0, #0
 8009b28:	bd10      	pop	{r4, pc}
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	e7f7      	b.n	8009b1e <__any_on+0x26>
 8009b2e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b32:	2900      	cmp	r1, #0
 8009b34:	d0f5      	beq.n	8009b22 <__any_on+0x2a>
 8009b36:	2001      	movs	r0, #1
 8009b38:	e7f6      	b.n	8009b28 <__any_on+0x30>

08009b3a <_realloc_r>:
 8009b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3e:	4680      	mov	r8, r0
 8009b40:	4614      	mov	r4, r2
 8009b42:	460e      	mov	r6, r1
 8009b44:	b921      	cbnz	r1, 8009b50 <_realloc_r+0x16>
 8009b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b4a:	4611      	mov	r1, r2
 8009b4c:	f7fc b804 	b.w	8005b58 <_malloc_r>
 8009b50:	b92a      	cbnz	r2, 8009b5e <_realloc_r+0x24>
 8009b52:	f7fb ff95 	bl	8005a80 <_free_r>
 8009b56:	4625      	mov	r5, r4
 8009b58:	4628      	mov	r0, r5
 8009b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b5e:	f000 fa1b 	bl	8009f98 <_malloc_usable_size_r>
 8009b62:	4284      	cmp	r4, r0
 8009b64:	4607      	mov	r7, r0
 8009b66:	d802      	bhi.n	8009b6e <_realloc_r+0x34>
 8009b68:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b6c:	d812      	bhi.n	8009b94 <_realloc_r+0x5a>
 8009b6e:	4621      	mov	r1, r4
 8009b70:	4640      	mov	r0, r8
 8009b72:	f7fb fff1 	bl	8005b58 <_malloc_r>
 8009b76:	4605      	mov	r5, r0
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	d0ed      	beq.n	8009b58 <_realloc_r+0x1e>
 8009b7c:	42bc      	cmp	r4, r7
 8009b7e:	4622      	mov	r2, r4
 8009b80:	4631      	mov	r1, r6
 8009b82:	bf28      	it	cs
 8009b84:	463a      	movcs	r2, r7
 8009b86:	f7fb ff35 	bl	80059f4 <memcpy>
 8009b8a:	4631      	mov	r1, r6
 8009b8c:	4640      	mov	r0, r8
 8009b8e:	f7fb ff77 	bl	8005a80 <_free_r>
 8009b92:	e7e1      	b.n	8009b58 <_realloc_r+0x1e>
 8009b94:	4635      	mov	r5, r6
 8009b96:	e7df      	b.n	8009b58 <_realloc_r+0x1e>

08009b98 <__ssputs_r>:
 8009b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b9c:	688e      	ldr	r6, [r1, #8]
 8009b9e:	429e      	cmp	r6, r3
 8009ba0:	4682      	mov	sl, r0
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	4690      	mov	r8, r2
 8009ba6:	461f      	mov	r7, r3
 8009ba8:	d838      	bhi.n	8009c1c <__ssputs_r+0x84>
 8009baa:	898a      	ldrh	r2, [r1, #12]
 8009bac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009bb0:	d032      	beq.n	8009c18 <__ssputs_r+0x80>
 8009bb2:	6825      	ldr	r5, [r4, #0]
 8009bb4:	6909      	ldr	r1, [r1, #16]
 8009bb6:	eba5 0901 	sub.w	r9, r5, r1
 8009bba:	6965      	ldr	r5, [r4, #20]
 8009bbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009bc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	444b      	add	r3, r9
 8009bc8:	106d      	asrs	r5, r5, #1
 8009bca:	429d      	cmp	r5, r3
 8009bcc:	bf38      	it	cc
 8009bce:	461d      	movcc	r5, r3
 8009bd0:	0553      	lsls	r3, r2, #21
 8009bd2:	d531      	bpl.n	8009c38 <__ssputs_r+0xa0>
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	f7fb ffbf 	bl	8005b58 <_malloc_r>
 8009bda:	4606      	mov	r6, r0
 8009bdc:	b950      	cbnz	r0, 8009bf4 <__ssputs_r+0x5c>
 8009bde:	230c      	movs	r3, #12
 8009be0:	f8ca 3000 	str.w	r3, [sl]
 8009be4:	89a3      	ldrh	r3, [r4, #12]
 8009be6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bea:	81a3      	strh	r3, [r4, #12]
 8009bec:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bf4:	6921      	ldr	r1, [r4, #16]
 8009bf6:	464a      	mov	r2, r9
 8009bf8:	f7fb fefc 	bl	80059f4 <memcpy>
 8009bfc:	89a3      	ldrh	r3, [r4, #12]
 8009bfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c06:	81a3      	strh	r3, [r4, #12]
 8009c08:	6126      	str	r6, [r4, #16]
 8009c0a:	6165      	str	r5, [r4, #20]
 8009c0c:	444e      	add	r6, r9
 8009c0e:	eba5 0509 	sub.w	r5, r5, r9
 8009c12:	6026      	str	r6, [r4, #0]
 8009c14:	60a5      	str	r5, [r4, #8]
 8009c16:	463e      	mov	r6, r7
 8009c18:	42be      	cmp	r6, r7
 8009c1a:	d900      	bls.n	8009c1e <__ssputs_r+0x86>
 8009c1c:	463e      	mov	r6, r7
 8009c1e:	6820      	ldr	r0, [r4, #0]
 8009c20:	4632      	mov	r2, r6
 8009c22:	4641      	mov	r1, r8
 8009c24:	f7fb fef4 	bl	8005a10 <memmove>
 8009c28:	68a3      	ldr	r3, [r4, #8]
 8009c2a:	1b9b      	subs	r3, r3, r6
 8009c2c:	60a3      	str	r3, [r4, #8]
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	4433      	add	r3, r6
 8009c32:	6023      	str	r3, [r4, #0]
 8009c34:	2000      	movs	r0, #0
 8009c36:	e7db      	b.n	8009bf0 <__ssputs_r+0x58>
 8009c38:	462a      	mov	r2, r5
 8009c3a:	f7ff ff7e 	bl	8009b3a <_realloc_r>
 8009c3e:	4606      	mov	r6, r0
 8009c40:	2800      	cmp	r0, #0
 8009c42:	d1e1      	bne.n	8009c08 <__ssputs_r+0x70>
 8009c44:	6921      	ldr	r1, [r4, #16]
 8009c46:	4650      	mov	r0, sl
 8009c48:	f7fb ff1a 	bl	8005a80 <_free_r>
 8009c4c:	e7c7      	b.n	8009bde <__ssputs_r+0x46>
	...

08009c50 <_svfiprintf_r>:
 8009c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c54:	4698      	mov	r8, r3
 8009c56:	898b      	ldrh	r3, [r1, #12]
 8009c58:	061b      	lsls	r3, r3, #24
 8009c5a:	b09d      	sub	sp, #116	; 0x74
 8009c5c:	4607      	mov	r7, r0
 8009c5e:	460d      	mov	r5, r1
 8009c60:	4614      	mov	r4, r2
 8009c62:	d50e      	bpl.n	8009c82 <_svfiprintf_r+0x32>
 8009c64:	690b      	ldr	r3, [r1, #16]
 8009c66:	b963      	cbnz	r3, 8009c82 <_svfiprintf_r+0x32>
 8009c68:	2140      	movs	r1, #64	; 0x40
 8009c6a:	f7fb ff75 	bl	8005b58 <_malloc_r>
 8009c6e:	6028      	str	r0, [r5, #0]
 8009c70:	6128      	str	r0, [r5, #16]
 8009c72:	b920      	cbnz	r0, 8009c7e <_svfiprintf_r+0x2e>
 8009c74:	230c      	movs	r3, #12
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	f04f 30ff 	mov.w	r0, #4294967295
 8009c7c:	e0d1      	b.n	8009e22 <_svfiprintf_r+0x1d2>
 8009c7e:	2340      	movs	r3, #64	; 0x40
 8009c80:	616b      	str	r3, [r5, #20]
 8009c82:	2300      	movs	r3, #0
 8009c84:	9309      	str	r3, [sp, #36]	; 0x24
 8009c86:	2320      	movs	r3, #32
 8009c88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c90:	2330      	movs	r3, #48	; 0x30
 8009c92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009e3c <_svfiprintf_r+0x1ec>
 8009c96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c9a:	f04f 0901 	mov.w	r9, #1
 8009c9e:	4623      	mov	r3, r4
 8009ca0:	469a      	mov	sl, r3
 8009ca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ca6:	b10a      	cbz	r2, 8009cac <_svfiprintf_r+0x5c>
 8009ca8:	2a25      	cmp	r2, #37	; 0x25
 8009caa:	d1f9      	bne.n	8009ca0 <_svfiprintf_r+0x50>
 8009cac:	ebba 0b04 	subs.w	fp, sl, r4
 8009cb0:	d00b      	beq.n	8009cca <_svfiprintf_r+0x7a>
 8009cb2:	465b      	mov	r3, fp
 8009cb4:	4622      	mov	r2, r4
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	4638      	mov	r0, r7
 8009cba:	f7ff ff6d 	bl	8009b98 <__ssputs_r>
 8009cbe:	3001      	adds	r0, #1
 8009cc0:	f000 80aa 	beq.w	8009e18 <_svfiprintf_r+0x1c8>
 8009cc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cc6:	445a      	add	r2, fp
 8009cc8:	9209      	str	r2, [sp, #36]	; 0x24
 8009cca:	f89a 3000 	ldrb.w	r3, [sl]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	f000 80a2 	beq.w	8009e18 <_svfiprintf_r+0x1c8>
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8009cda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cde:	f10a 0a01 	add.w	sl, sl, #1
 8009ce2:	9304      	str	r3, [sp, #16]
 8009ce4:	9307      	str	r3, [sp, #28]
 8009ce6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009cea:	931a      	str	r3, [sp, #104]	; 0x68
 8009cec:	4654      	mov	r4, sl
 8009cee:	2205      	movs	r2, #5
 8009cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cf4:	4851      	ldr	r0, [pc, #324]	; (8009e3c <_svfiprintf_r+0x1ec>)
 8009cf6:	f7f6 fa73 	bl	80001e0 <memchr>
 8009cfa:	9a04      	ldr	r2, [sp, #16]
 8009cfc:	b9d8      	cbnz	r0, 8009d36 <_svfiprintf_r+0xe6>
 8009cfe:	06d0      	lsls	r0, r2, #27
 8009d00:	bf44      	itt	mi
 8009d02:	2320      	movmi	r3, #32
 8009d04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d08:	0711      	lsls	r1, r2, #28
 8009d0a:	bf44      	itt	mi
 8009d0c:	232b      	movmi	r3, #43	; 0x2b
 8009d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d12:	f89a 3000 	ldrb.w	r3, [sl]
 8009d16:	2b2a      	cmp	r3, #42	; 0x2a
 8009d18:	d015      	beq.n	8009d46 <_svfiprintf_r+0xf6>
 8009d1a:	9a07      	ldr	r2, [sp, #28]
 8009d1c:	4654      	mov	r4, sl
 8009d1e:	2000      	movs	r0, #0
 8009d20:	f04f 0c0a 	mov.w	ip, #10
 8009d24:	4621      	mov	r1, r4
 8009d26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d2a:	3b30      	subs	r3, #48	; 0x30
 8009d2c:	2b09      	cmp	r3, #9
 8009d2e:	d94e      	bls.n	8009dce <_svfiprintf_r+0x17e>
 8009d30:	b1b0      	cbz	r0, 8009d60 <_svfiprintf_r+0x110>
 8009d32:	9207      	str	r2, [sp, #28]
 8009d34:	e014      	b.n	8009d60 <_svfiprintf_r+0x110>
 8009d36:	eba0 0308 	sub.w	r3, r0, r8
 8009d3a:	fa09 f303 	lsl.w	r3, r9, r3
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	9304      	str	r3, [sp, #16]
 8009d42:	46a2      	mov	sl, r4
 8009d44:	e7d2      	b.n	8009cec <_svfiprintf_r+0x9c>
 8009d46:	9b03      	ldr	r3, [sp, #12]
 8009d48:	1d19      	adds	r1, r3, #4
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	9103      	str	r1, [sp, #12]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	bfbb      	ittet	lt
 8009d52:	425b      	neglt	r3, r3
 8009d54:	f042 0202 	orrlt.w	r2, r2, #2
 8009d58:	9307      	strge	r3, [sp, #28]
 8009d5a:	9307      	strlt	r3, [sp, #28]
 8009d5c:	bfb8      	it	lt
 8009d5e:	9204      	strlt	r2, [sp, #16]
 8009d60:	7823      	ldrb	r3, [r4, #0]
 8009d62:	2b2e      	cmp	r3, #46	; 0x2e
 8009d64:	d10c      	bne.n	8009d80 <_svfiprintf_r+0x130>
 8009d66:	7863      	ldrb	r3, [r4, #1]
 8009d68:	2b2a      	cmp	r3, #42	; 0x2a
 8009d6a:	d135      	bne.n	8009dd8 <_svfiprintf_r+0x188>
 8009d6c:	9b03      	ldr	r3, [sp, #12]
 8009d6e:	1d1a      	adds	r2, r3, #4
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	9203      	str	r2, [sp, #12]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	bfb8      	it	lt
 8009d78:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d7c:	3402      	adds	r4, #2
 8009d7e:	9305      	str	r3, [sp, #20]
 8009d80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009e4c <_svfiprintf_r+0x1fc>
 8009d84:	7821      	ldrb	r1, [r4, #0]
 8009d86:	2203      	movs	r2, #3
 8009d88:	4650      	mov	r0, sl
 8009d8a:	f7f6 fa29 	bl	80001e0 <memchr>
 8009d8e:	b140      	cbz	r0, 8009da2 <_svfiprintf_r+0x152>
 8009d90:	2340      	movs	r3, #64	; 0x40
 8009d92:	eba0 000a 	sub.w	r0, r0, sl
 8009d96:	fa03 f000 	lsl.w	r0, r3, r0
 8009d9a:	9b04      	ldr	r3, [sp, #16]
 8009d9c:	4303      	orrs	r3, r0
 8009d9e:	3401      	adds	r4, #1
 8009da0:	9304      	str	r3, [sp, #16]
 8009da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da6:	4826      	ldr	r0, [pc, #152]	; (8009e40 <_svfiprintf_r+0x1f0>)
 8009da8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009dac:	2206      	movs	r2, #6
 8009dae:	f7f6 fa17 	bl	80001e0 <memchr>
 8009db2:	2800      	cmp	r0, #0
 8009db4:	d038      	beq.n	8009e28 <_svfiprintf_r+0x1d8>
 8009db6:	4b23      	ldr	r3, [pc, #140]	; (8009e44 <_svfiprintf_r+0x1f4>)
 8009db8:	bb1b      	cbnz	r3, 8009e02 <_svfiprintf_r+0x1b2>
 8009dba:	9b03      	ldr	r3, [sp, #12]
 8009dbc:	3307      	adds	r3, #7
 8009dbe:	f023 0307 	bic.w	r3, r3, #7
 8009dc2:	3308      	adds	r3, #8
 8009dc4:	9303      	str	r3, [sp, #12]
 8009dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dc8:	4433      	add	r3, r6
 8009dca:	9309      	str	r3, [sp, #36]	; 0x24
 8009dcc:	e767      	b.n	8009c9e <_svfiprintf_r+0x4e>
 8009dce:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dd2:	460c      	mov	r4, r1
 8009dd4:	2001      	movs	r0, #1
 8009dd6:	e7a5      	b.n	8009d24 <_svfiprintf_r+0xd4>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	3401      	adds	r4, #1
 8009ddc:	9305      	str	r3, [sp, #20]
 8009dde:	4619      	mov	r1, r3
 8009de0:	f04f 0c0a 	mov.w	ip, #10
 8009de4:	4620      	mov	r0, r4
 8009de6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009dea:	3a30      	subs	r2, #48	; 0x30
 8009dec:	2a09      	cmp	r2, #9
 8009dee:	d903      	bls.n	8009df8 <_svfiprintf_r+0x1a8>
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d0c5      	beq.n	8009d80 <_svfiprintf_r+0x130>
 8009df4:	9105      	str	r1, [sp, #20]
 8009df6:	e7c3      	b.n	8009d80 <_svfiprintf_r+0x130>
 8009df8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dfc:	4604      	mov	r4, r0
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e7f0      	b.n	8009de4 <_svfiprintf_r+0x194>
 8009e02:	ab03      	add	r3, sp, #12
 8009e04:	9300      	str	r3, [sp, #0]
 8009e06:	462a      	mov	r2, r5
 8009e08:	4b0f      	ldr	r3, [pc, #60]	; (8009e48 <_svfiprintf_r+0x1f8>)
 8009e0a:	a904      	add	r1, sp, #16
 8009e0c:	4638      	mov	r0, r7
 8009e0e:	f7fc f91b 	bl	8006048 <_printf_float>
 8009e12:	1c42      	adds	r2, r0, #1
 8009e14:	4606      	mov	r6, r0
 8009e16:	d1d6      	bne.n	8009dc6 <_svfiprintf_r+0x176>
 8009e18:	89ab      	ldrh	r3, [r5, #12]
 8009e1a:	065b      	lsls	r3, r3, #25
 8009e1c:	f53f af2c 	bmi.w	8009c78 <_svfiprintf_r+0x28>
 8009e20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e22:	b01d      	add	sp, #116	; 0x74
 8009e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e28:	ab03      	add	r3, sp, #12
 8009e2a:	9300      	str	r3, [sp, #0]
 8009e2c:	462a      	mov	r2, r5
 8009e2e:	4b06      	ldr	r3, [pc, #24]	; (8009e48 <_svfiprintf_r+0x1f8>)
 8009e30:	a904      	add	r1, sp, #16
 8009e32:	4638      	mov	r0, r7
 8009e34:	f7fc fbac 	bl	8006590 <_printf_i>
 8009e38:	e7eb      	b.n	8009e12 <_svfiprintf_r+0x1c2>
 8009e3a:	bf00      	nop
 8009e3c:	0800add0 	.word	0x0800add0
 8009e40:	0800adda 	.word	0x0800adda
 8009e44:	08006049 	.word	0x08006049
 8009e48:	08009b99 	.word	0x08009b99
 8009e4c:	0800add6 	.word	0x0800add6

08009e50 <_read_r>:
 8009e50:	b538      	push	{r3, r4, r5, lr}
 8009e52:	4d07      	ldr	r5, [pc, #28]	; (8009e70 <_read_r+0x20>)
 8009e54:	4604      	mov	r4, r0
 8009e56:	4608      	mov	r0, r1
 8009e58:	4611      	mov	r1, r2
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	602a      	str	r2, [r5, #0]
 8009e5e:	461a      	mov	r2, r3
 8009e60:	f7f7 fa2e 	bl	80012c0 <_read>
 8009e64:	1c43      	adds	r3, r0, #1
 8009e66:	d102      	bne.n	8009e6e <_read_r+0x1e>
 8009e68:	682b      	ldr	r3, [r5, #0]
 8009e6a:	b103      	cbz	r3, 8009e6e <_read_r+0x1e>
 8009e6c:	6023      	str	r3, [r4, #0]
 8009e6e:	bd38      	pop	{r3, r4, r5, pc}
 8009e70:	20000ed8 	.word	0x20000ed8
 8009e74:	00000000 	.word	0x00000000

08009e78 <nan>:
 8009e78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009e80 <nan+0x8>
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	00000000 	.word	0x00000000
 8009e84:	7ff80000 	.word	0x7ff80000

08009e88 <_raise_r>:
 8009e88:	291f      	cmp	r1, #31
 8009e8a:	b538      	push	{r3, r4, r5, lr}
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	460d      	mov	r5, r1
 8009e90:	d904      	bls.n	8009e9c <_raise_r+0x14>
 8009e92:	2316      	movs	r3, #22
 8009e94:	6003      	str	r3, [r0, #0]
 8009e96:	f04f 30ff 	mov.w	r0, #4294967295
 8009e9a:	bd38      	pop	{r3, r4, r5, pc}
 8009e9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009e9e:	b112      	cbz	r2, 8009ea6 <_raise_r+0x1e>
 8009ea0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ea4:	b94b      	cbnz	r3, 8009eba <_raise_r+0x32>
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	f000 f830 	bl	8009f0c <_getpid_r>
 8009eac:	462a      	mov	r2, r5
 8009eae:	4601      	mov	r1, r0
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009eb6:	f000 b817 	b.w	8009ee8 <_kill_r>
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d00a      	beq.n	8009ed4 <_raise_r+0x4c>
 8009ebe:	1c59      	adds	r1, r3, #1
 8009ec0:	d103      	bne.n	8009eca <_raise_r+0x42>
 8009ec2:	2316      	movs	r3, #22
 8009ec4:	6003      	str	r3, [r0, #0]
 8009ec6:	2001      	movs	r0, #1
 8009ec8:	e7e7      	b.n	8009e9a <_raise_r+0x12>
 8009eca:	2400      	movs	r4, #0
 8009ecc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	4798      	blx	r3
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	e7e0      	b.n	8009e9a <_raise_r+0x12>

08009ed8 <raise>:
 8009ed8:	4b02      	ldr	r3, [pc, #8]	; (8009ee4 <raise+0xc>)
 8009eda:	4601      	mov	r1, r0
 8009edc:	6818      	ldr	r0, [r3, #0]
 8009ede:	f7ff bfd3 	b.w	8009e88 <_raise_r>
 8009ee2:	bf00      	nop
 8009ee4:	2000000c 	.word	0x2000000c

08009ee8 <_kill_r>:
 8009ee8:	b538      	push	{r3, r4, r5, lr}
 8009eea:	4d07      	ldr	r5, [pc, #28]	; (8009f08 <_kill_r+0x20>)
 8009eec:	2300      	movs	r3, #0
 8009eee:	4604      	mov	r4, r0
 8009ef0:	4608      	mov	r0, r1
 8009ef2:	4611      	mov	r1, r2
 8009ef4:	602b      	str	r3, [r5, #0]
 8009ef6:	f7f7 f9c9 	bl	800128c <_kill>
 8009efa:	1c43      	adds	r3, r0, #1
 8009efc:	d102      	bne.n	8009f04 <_kill_r+0x1c>
 8009efe:	682b      	ldr	r3, [r5, #0]
 8009f00:	b103      	cbz	r3, 8009f04 <_kill_r+0x1c>
 8009f02:	6023      	str	r3, [r4, #0]
 8009f04:	bd38      	pop	{r3, r4, r5, pc}
 8009f06:	bf00      	nop
 8009f08:	20000ed8 	.word	0x20000ed8

08009f0c <_getpid_r>:
 8009f0c:	f7f7 b9b6 	b.w	800127c <_getpid>

08009f10 <strncmp>:
 8009f10:	b510      	push	{r4, lr}
 8009f12:	b17a      	cbz	r2, 8009f34 <strncmp+0x24>
 8009f14:	4603      	mov	r3, r0
 8009f16:	3901      	subs	r1, #1
 8009f18:	1884      	adds	r4, r0, r2
 8009f1a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009f1e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009f22:	4290      	cmp	r0, r2
 8009f24:	d101      	bne.n	8009f2a <strncmp+0x1a>
 8009f26:	42a3      	cmp	r3, r4
 8009f28:	d101      	bne.n	8009f2e <strncmp+0x1e>
 8009f2a:	1a80      	subs	r0, r0, r2
 8009f2c:	bd10      	pop	{r4, pc}
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	d1f3      	bne.n	8009f1a <strncmp+0xa>
 8009f32:	e7fa      	b.n	8009f2a <strncmp+0x1a>
 8009f34:	4610      	mov	r0, r2
 8009f36:	e7f9      	b.n	8009f2c <strncmp+0x1c>

08009f38 <__ascii_wctomb>:
 8009f38:	b149      	cbz	r1, 8009f4e <__ascii_wctomb+0x16>
 8009f3a:	2aff      	cmp	r2, #255	; 0xff
 8009f3c:	bf85      	ittet	hi
 8009f3e:	238a      	movhi	r3, #138	; 0x8a
 8009f40:	6003      	strhi	r3, [r0, #0]
 8009f42:	700a      	strbls	r2, [r1, #0]
 8009f44:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f48:	bf98      	it	ls
 8009f4a:	2001      	movls	r0, #1
 8009f4c:	4770      	bx	lr
 8009f4e:	4608      	mov	r0, r1
 8009f50:	4770      	bx	lr
	...

08009f54 <_fstat_r>:
 8009f54:	b538      	push	{r3, r4, r5, lr}
 8009f56:	4d07      	ldr	r5, [pc, #28]	; (8009f74 <_fstat_r+0x20>)
 8009f58:	2300      	movs	r3, #0
 8009f5a:	4604      	mov	r4, r0
 8009f5c:	4608      	mov	r0, r1
 8009f5e:	4611      	mov	r1, r2
 8009f60:	602b      	str	r3, [r5, #0]
 8009f62:	f7f7 f9f2 	bl	800134a <_fstat>
 8009f66:	1c43      	adds	r3, r0, #1
 8009f68:	d102      	bne.n	8009f70 <_fstat_r+0x1c>
 8009f6a:	682b      	ldr	r3, [r5, #0]
 8009f6c:	b103      	cbz	r3, 8009f70 <_fstat_r+0x1c>
 8009f6e:	6023      	str	r3, [r4, #0]
 8009f70:	bd38      	pop	{r3, r4, r5, pc}
 8009f72:	bf00      	nop
 8009f74:	20000ed8 	.word	0x20000ed8

08009f78 <_isatty_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	4d06      	ldr	r5, [pc, #24]	; (8009f94 <_isatty_r+0x1c>)
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	4604      	mov	r4, r0
 8009f80:	4608      	mov	r0, r1
 8009f82:	602b      	str	r3, [r5, #0]
 8009f84:	f7f7 f9f1 	bl	800136a <_isatty>
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	d102      	bne.n	8009f92 <_isatty_r+0x1a>
 8009f8c:	682b      	ldr	r3, [r5, #0]
 8009f8e:	b103      	cbz	r3, 8009f92 <_isatty_r+0x1a>
 8009f90:	6023      	str	r3, [r4, #0]
 8009f92:	bd38      	pop	{r3, r4, r5, pc}
 8009f94:	20000ed8 	.word	0x20000ed8

08009f98 <_malloc_usable_size_r>:
 8009f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f9c:	1f18      	subs	r0, r3, #4
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	bfbc      	itt	lt
 8009fa2:	580b      	ldrlt	r3, [r1, r0]
 8009fa4:	18c0      	addlt	r0, r0, r3
 8009fa6:	4770      	bx	lr

08009fa8 <_init>:
 8009fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009faa:	bf00      	nop
 8009fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fae:	bc08      	pop	{r3}
 8009fb0:	469e      	mov	lr, r3
 8009fb2:	4770      	bx	lr

08009fb4 <_fini>:
 8009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb6:	bf00      	nop
 8009fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fba:	bc08      	pop	{r3}
 8009fbc:	469e      	mov	lr, r3
 8009fbe:	4770      	bx	lr
