INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling find.cpp_pre.cpp.tb.cpp
   Compiling find_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_find.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Val on out[0] = 1
Val on out[1] = 0
Val on out[2] = 0
Val on out[3] = 0
Val on out[4] = 0
Val on out[5] = 0
Val on out[6] = 0
Val on out[7] = 0
Val on out[8] = 0
Val on out[9] = 1

E:\Vivado\Find\Find\solution1\sim\verilog>set PATH= 

E:\Vivado\Find\Find\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_find_top glbl -prj find.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s find -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_find_top glbl -prj find.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Find/Find/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Find/Find/solution1/sim/verilog/AESL_autofifo_in_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Find/Find/solution1/sim/verilog/AESL_autofifo_out_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Find/Find/solution1/sim/verilog/find.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Find/Find/solution1/sim/verilog/find.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find
Compiling module xil_defaultlib.AESL_autofifo_in_vec
Compiling module xil_defaultlib.AESL_autofifo_out_vec
Compiling module xil_defaultlib.apatb_find_top
Compiling module work.glbl
Built simulation snapshot find

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/Find/Find/solution1/sim/verilog/xsim.dir/find/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 18 16:45:43 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find/xsim_script.tcl
# xsim {find} -autoloadwcfg -tclbatch {find.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source find.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_vec_group [add_wave_group out_vec(fifo) -into $coutputgroup]
## add_wave /apatb_find_top/AESL_inst_find/out_vec_write -into $out_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/AESL_inst_find/out_vec_full_n -into $out_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/AESL_inst_find/out_vec_din -into $out_vec_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_vec_group [add_wave_group in_vec(fifo) -into $cinputgroup]
## add_wave /apatb_find_top/AESL_inst_find/in_vec_read -into $in_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/AESL_inst_find/in_vec_empty_n -into $in_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/AESL_inst_find/in_vec_dout -into $in_vec_group -radix hex
## set val_group [add_wave_group val(wire) -into $cinputgroup]
## add_wave /apatb_find_top/AESL_inst_find/val_r -into $val_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_top/AESL_inst_find/ap_start -into $blocksiggroup
## add_wave /apatb_find_top/AESL_inst_find/ap_done -into $blocksiggroup
## add_wave /apatb_find_top/AESL_inst_find/ap_idle -into $blocksiggroup
## add_wave /apatb_find_top/AESL_inst_find/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_top/AESL_inst_find/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_top/AESL_inst_find/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_top/LENGTH_val_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_top/LENGTH_in_vec -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_top/LENGTH_out_vec -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_vec_group [add_wave_group out_vec(fifo) -into $tbcoutputgroup]
## add_wave /apatb_find_top/out_vec_write -into $tb_out_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/out_vec_full_n -into $tb_out_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/out_vec_din -into $tb_out_vec_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_vec_group [add_wave_group in_vec(fifo) -into $tbcinputgroup]
## add_wave /apatb_find_top/in_vec_read -into $tb_in_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/in_vec_empty_n -into $tb_in_vec_group -color #ffff00 -radix hex
## add_wave /apatb_find_top/in_vec_dout -into $tb_in_vec_group -radix hex
## set tb_val_group [add_wave_group val(wire) -into $tbcinputgroup]
## add_wave /apatb_find_top/val_r -into $tb_val_group -radix hex
## save_wave_config find.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 295 ns : File "E:/Vivado/Find/Find/solution1/sim/verilog/find.autotb.v" Line 331
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 18 16:45:48 2020...
Val on out[0] = 1
Val on out[1] = 0
Val on out[2] = 0
Val on out[3] = 0
Val on out[4] = 0
Val on out[5] = 0
Val on out[6] = 0
Val on out[7] = 0
Val on out[8] = 0
Val on out[9] = 1
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
