###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       463217   # Number of WRITE/WRITEP commands
num_reads_done                 =       780162   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       625237   # Number of read row buffer hits
num_read_cmds                  =       780160   # Number of READ/READP commands
num_writes_done                =       463234   # Number of read requests issued
num_write_row_hits             =       353236   # Number of write row buffer hits
num_act_cmds                   =       266196   # Number of ACT commands
num_pre_cmds                   =       266167   # Number of PRE commands
num_ondemand_pres              =       240185   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9566276   # Cyles of rank active rank.0
rank_active_cycles.1           =      9372050   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       433724   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       627950   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1175890   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11075   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3559   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3612   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5157   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6606   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        11651   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2177   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          555   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          737   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22379   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          222   # Write cmd latency (cycles)
write_latency[20-39]           =         1997   # Write cmd latency (cycles)
write_latency[40-59]           =         3042   # Write cmd latency (cycles)
write_latency[60-79]           =         5943   # Write cmd latency (cycles)
write_latency[80-99]           =        10268   # Write cmd latency (cycles)
write_latency[100-119]         =        13363   # Write cmd latency (cycles)
write_latency[120-139]         =        18926   # Write cmd latency (cycles)
write_latency[140-159]         =        23076   # Write cmd latency (cycles)
write_latency[160-179]         =        26386   # Write cmd latency (cycles)
write_latency[180-199]         =        28920   # Write cmd latency (cycles)
write_latency[200-]            =       331074   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       253866   # Read request latency (cycles)
read_latency[40-59]            =        92864   # Read request latency (cycles)
read_latency[60-79]            =        94821   # Read request latency (cycles)
read_latency[80-99]            =        38483   # Read request latency (cycles)
read_latency[100-119]          =        29539   # Read request latency (cycles)
read_latency[120-139]          =        24850   # Read request latency (cycles)
read_latency[140-159]          =        20135   # Read request latency (cycles)
read_latency[160-179]          =        16889   # Read request latency (cycles)
read_latency[180-199]          =        14591   # Read request latency (cycles)
read_latency[200-]             =       194121   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.31238e+09   # Write energy
read_energy                    =  3.14561e+09   # Read energy
act_energy                     =  7.28312e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08188e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.01416e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96936e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84816e+09   # Active standby energy rank.1
average_read_latency           =      174.247   # Average read request latency (cycles)
average_interarrival           =      8.04244   # Average request interarrival latency (cycles)
total_energy                   =  1.92181e+10   # Total energy (pJ)
average_power                  =      1921.81   # Average power (mW)
average_bandwidth              =      10.6103   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       435279   # Number of WRITE/WRITEP commands
num_reads_done                 =       747463   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       636134   # Number of read row buffer hits
num_read_cmds                  =       747464   # Number of READ/READP commands
num_writes_done                =       435306   # Number of read requests issued
num_write_row_hits             =       358681   # Number of write row buffer hits
num_act_cmds                   =       188813   # Number of ACT commands
num_pre_cmds                   =       188786   # Number of PRE commands
num_ondemand_pres              =       164522   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9488325   # Cyles of rank active rank.0
rank_active_cycles.1           =      9417606   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       511675   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       582394   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1112024   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14196   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3657   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3528   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5217   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6672   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        11696   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2137   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          525   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          717   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22403   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          176   # Write cmd latency (cycles)
write_latency[20-39]           =         2274   # Write cmd latency (cycles)
write_latency[40-59]           =         3912   # Write cmd latency (cycles)
write_latency[60-79]           =         8467   # Write cmd latency (cycles)
write_latency[80-99]           =        14811   # Write cmd latency (cycles)
write_latency[100-119]         =        18499   # Write cmd latency (cycles)
write_latency[120-139]         =        23212   # Write cmd latency (cycles)
write_latency[140-159]         =        25992   # Write cmd latency (cycles)
write_latency[160-179]         =        27409   # Write cmd latency (cycles)
write_latency[180-199]         =        27176   # Write cmd latency (cycles)
write_latency[200-]            =       283351   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       293363   # Read request latency (cycles)
read_latency[40-59]            =        99893   # Read request latency (cycles)
read_latency[60-79]            =        88130   # Read request latency (cycles)
read_latency[80-99]            =        37115   # Read request latency (cycles)
read_latency[100-119]          =        28076   # Read request latency (cycles)
read_latency[120-139]          =        22880   # Read request latency (cycles)
read_latency[140-159]          =        17218   # Read request latency (cycles)
read_latency[160-179]          =        13633   # Read request latency (cycles)
read_latency[180-199]          =        11568   # Read request latency (cycles)
read_latency[200-]             =       135586   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.17291e+09   # Write energy
read_energy                    =  3.01377e+09   # Read energy
act_energy                     =  5.16592e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.45604e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.79549e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92071e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87659e+09   # Active standby energy rank.1
average_read_latency           =      138.056   # Average read request latency (cycles)
average_interarrival           =      8.45467   # Average request interarrival latency (cycles)
total_energy                   =  1.87304e+10   # Total energy (pJ)
average_power                  =      1873.04   # Average power (mW)
average_bandwidth              =       10.093   # Average bandwidth
