# Verilator Notes

## Blogs/Tutorial

- [CocoTB: Set and check signals at the `FallingEdge(dut.clk)`](https://github.com/cocotb/cocotb/discussions/3282#discussioncomment-5676420)

- [Taking a New Look at Verilator](https://zipcpu.com/blog/2017/06/21/looking-at-verilator.html)
- [Fixed Point Numbers in Verilog](https://projectf.io/posts/fixed-point-numbers-in-verilog/)