#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 10:08:52 2020
# Process ID: 19552
# Current directory: D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.runs/synth_1
# Command line: vivado.exe -log Mod_16_Test_Block_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mod_16_Test_Block_2.tcl
# Log file: D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.runs/synth_1/Mod_16_Test_Block_2.vds
# Journal file: D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mod_16_Test_Block_2.tcl -notrace
Command: synth_design -top Mod_16_Test_Block_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 949.328 ; gain = 234.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mod_16_Test_Block_2' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:41]
	Parameter M bound to: 10000000 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Mode_M_Counter_1e8' declared at 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:34' bound to instance 'Counter_1e8' of component 'Mode_M_Counter_1e8' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Mode_M_Counter_1e8' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
	Parameter M bound to: 10000000 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mode_M_Counter_1e8' (1#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Mode_M_Counter_1e8' declared at 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:34' bound to instance 'Mode_16_Counter' of component 'Mode_M_Counter_1e8' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Mode_M_Counter_1e8__parameterized1' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mode_M_Counter_1e8__parameterized1' (1#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
INFO: [Synth 8-3491] module 'hex_to_seg' declared at 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:34' bound to instance 'HEX_Display' of component 'hex_to_seg' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'hex_to_seg' [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_to_seg' (2#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mod_16_Test_Block_2' (3#1) [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.359 ; gain = 307.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.359 ; gain = 307.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.359 ; gain = 307.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1022.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_1_xdc.xdc]
Finished Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_1_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_1_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mod_16_Test_Block_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mod_16_Test_Block_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_2_xdc.xdc]
Finished Parsing XDC File [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_2_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_2_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mod_16_Test_Block_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mod_16_Test_Block_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1088.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1088.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1088.164 ; gain = 373.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1088.164 ; gain = 373.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1088.164 ; gain = 373.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1088.164 ; gain = 373.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mode_M_Counter_1e8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module Mode_M_Counter_1e8__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Mod_16_Test_Block_2 has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Mod_16_Test_Block_2 has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design Mod_16_Test_Block_2 has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design Mod_16_Test_Block_2 has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design Mod_16_Test_Block_2 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1088.164 ; gain = 373.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1096.547 ; gain = 381.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1117.020 ; gain = 402.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1117.020 ; gain = 402.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |    38|
|7     |LUT5   |     3|
|8     |FDCE   |    31|
|9     |IBUF   |     2|
|10    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------------------+------+
|      |Instance          |Module                             |Cells |
+------+------------------+-----------------------------------+------+
|1     |top               |                                   |    99|
|2     |  HEX_Display     |hex_to_seg                         |     7|
|3     |  Counter_1e8     |Mode_M_Counter_1e8                 |    69|
|4     |  Mode_16_Counter |Mode_M_Counter_1e8__parameterized1 |     8|
+------+------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1124.578 ; gain = 343.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.578 ; gain = 409.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1133.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1140.570 ; gain = 715.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06/Lecture06.runs/synth_1/Mod_16_Test_Block_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mod_16_Test_Block_2_utilization_synth.rpt -pb Mod_16_Test_Block_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 10:09:39 2020...
