Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri May 12 10:10:32 2023
| Host         : stud209-1 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   59        0.202        0.000                      0                   59        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
100Mhzclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
100Mhzclk           6.657        0.000                      0                   59        0.202        0.000                      0                   59        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  100Mhzclk
  To Clock:  100Mhzclk

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 master/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/FSM_sequential_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.022ns (33.077%)  route 2.068ns (66.923%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518     6.098 r  master/cnt_reg[2]/Q
                         net (fo=6, routed)           0.745     6.843    master/cnt[2]
    SLICE_X0Y28          LUT3 (Prop_lut3_I0_O)        0.148     6.991 f  master/FSM_sequential_st[1]_i_2/O
                         net (fo=1, routed)           0.941     7.932    master/FSM_sequential_st[1]_i_2_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I1_O)        0.356     8.288 r  master/FSM_sequential_st[1]_i_1/O
                         net (fo=1, routed)           0.382     8.670    master/nst[1]
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.642    15.125    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
                         clock pessimism              0.455    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)       -0.218    15.327    master/FSM_sequential_st_reg[1]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.897ns (30.779%)  route 2.017ns (69.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.390     8.495    master/E[0]
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[0]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    15.322    master/shr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.897ns (30.779%)  route 2.017ns (69.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.390     8.495    master/E[0]
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[1]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    15.322    master/shr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/dcnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.897ns (31.030%)  route 1.994ns (68.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.437     7.677    master/spi_en__0
    SLICE_X1Y27          LUT3 (Prop_lut3_I2_O)        0.124     7.801 r  master/dcnt[4]_i_1/O
                         net (fo=5, routed)           0.670     8.471    master/dcnt[4]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  master/dcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.642    15.125    master/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  master/dcnt_reg[0]/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X1Y27          FDCE (Setup_fdce_C_CE)      -0.205    15.318    master/dcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/dcnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.897ns (31.030%)  route 1.994ns (68.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.437     7.677    master/spi_en__0
    SLICE_X1Y27          LUT3 (Prop_lut3_I2_O)        0.124     7.801 r  master/dcnt[4]_i_1/O
                         net (fo=5, routed)           0.670     8.471    master/dcnt[4]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  master/dcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.642    15.125    master/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  master/dcnt_reg[1]/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X1Y27          FDCE (Setup_fdce_C_CE)      -0.205    15.318    master/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.897ns (31.387%)  route 1.961ns (68.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.333     8.438    master/E[0]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[2]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.358    master/shr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.897ns (31.387%)  route 1.961ns (68.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.333     8.438    master/E[0]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[3]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.358    master/shr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.897ns (31.387%)  route 1.961ns (68.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.333     8.438    master/E[0]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[4]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.358    master/shr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.897ns (31.387%)  route 1.961ns (68.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.333     8.438    master/E[0]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[5]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.358    master/shr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (100Mhzclk rise@10.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.897ns (31.387%)  route 1.961ns (68.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.818     5.580    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.478     6.058 f  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.887     6.945    master/st[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.295     7.240 r  master/dcnt[4]_i_3/O
                         net (fo=7, routed)           0.741     7.981    divider/spi_en__0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  divider/shr[9]_i_1/O
                         net (fo=10, routed)          0.333     8.438    master/E[0]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.646    15.129    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[6]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.358    master/shr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 master/shr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/data_rec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.616     1.563    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  master/shr_reg[2]/Q
                         net (fo=2, routed)           0.123     1.850    master/shr[2]
    SLICE_X3Y32          FDCE                                         r  master/data_rec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.885     2.079    master/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  master/data_rec_reg[2]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.070     1.648    master/data_rec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 master/shr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/data_rec_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.616     1.563    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  master/shr_reg[8]/Q
                         net (fo=2, routed)           0.123     1.850    master/shr[8]
    SLICE_X2Y32          FDCE                                         r  master/data_rec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.885     2.079    master/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  master/data_rec_reg[8]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.063     1.641    master/data_rec_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 master/shr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/data_rec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.616     1.563    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  master/shr_reg[6]/Q
                         net (fo=2, routed)           0.121     1.848    master/shr[6]
    SLICE_X2Y32          FDCE                                         r  master/data_rec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.885     2.079    master/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  master/data_rec_reg[6]/C
                         clock pessimism             -0.501     1.578    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.052     1.630    master/data_rec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 master/shr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.616     1.563    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  master/shr_reg[8]/Q
                         net (fo=2, routed)           0.149     1.876    master/shr[8]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.044     1.920 r  master/shr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.920    master/p_1_in[9]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.884     2.078    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[9]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131     1.694    master/shr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 master/shr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.385%)  route 0.109ns (30.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.616     1.563    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.148     1.711 r  master/shr_reg[5]/Q
                         net (fo=2, routed)           0.109     1.820    master/shr[5]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.099     1.919 r  master/shr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.919    master/p_1_in[6]
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.884     2.078    master/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  master/shr_reg[6]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.684    master/shr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 divider/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/en_reg/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.613     1.560    divider/clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  divider/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     1.688 f  divider/cnt_reg[3]/Q
                         net (fo=5, routed)           0.115     1.802    divider/cnt[3]
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.104     1.906 r  divider/en__0/O
                         net (fo=1, routed)           0.000     1.906    divider/p_0_in
    SLICE_X1Y28          FDCE                                         r  divider/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.881     2.075    divider/clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  divider/en_reg/C
                         clock pessimism             -0.515     1.560    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.107     1.667    divider/en_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 divider/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.613     1.560    divider/clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  divider/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     1.688 r  divider/cnt_reg[3]/Q
                         net (fo=5, routed)           0.115     1.802    divider/cnt[3]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.098     1.900 r  divider/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.900    divider/cnt[4]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  divider/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.881     2.075    divider/clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  divider/cnt_reg[4]/C
                         clock pessimism             -0.515     1.560    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092     1.652    divider/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 master/shr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/shr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.616     1.563    master/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  master/shr_reg[0]/Q
                         net (fo=1, routed)           0.158     1.862    master/shr[0]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  master/shr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    master/p_1_in[1]
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.884     2.078    master/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  master/shr_reg[1]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092     1.655    master/shr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 master/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.841%)  route 0.179ns (46.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.613     1.560    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.164     1.724 f  master/cnt_reg[1]/Q
                         net (fo=6, routed)           0.179     1.903    master/cnt[1]
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.948 r  master/sclk_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.000     1.948    master/sclk_OBUF
    SLICE_X0Y28          FDCE                                         r  master/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.881     2.075    master/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  master/tmp_reg/C
                         clock pessimism             -0.501     1.574    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.694    master/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 master/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by 100Mhzclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             100Mhzclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (100Mhzclk rise@0.000ns - 100Mhzclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.496%)  route 0.130ns (34.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.613     1.560    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.148     1.708 r  master/FSM_sequential_st_reg[1]/Q
                         net (fo=9, routed)           0.130     1.837    master/st[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.098     1.935 r  master/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    master/cnt[1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  master/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock 100Mhzclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.880     2.074    master/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  master/cnt_reg[1]/C
                         clock pessimism             -0.514     1.560    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.121     1.681    master/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         100Mhzclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    divider/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    divider/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    divider/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    divider/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    divider/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    divider/en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    master/FSM_sequential_st_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    master/FSM_sequential_st_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    master/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    divider/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    divider/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    divider/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    divider/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    divider/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    divider/en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    master/data_rec_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    master/tm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    master/tmp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    master/FSM_sequential_st_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    master/data_rec_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    master/dcnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    master/dcnt_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    master/dcnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    master/shr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    master/shr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    master/shr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    master/shr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    master/shr_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    master/shr_reg[5]/C



