
Proyecto_RS485.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007730  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08007900  08007900  00008900  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b58  08007b58  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007b58  08007b58  00008b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b60  08007b60  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b60  08007b60  00008b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b64  08007b64  00008b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007b68  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d4c  2000005c  08007bc4  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000da8  08007bc4  00009da8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107d8  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000264e  00000000  00000000  00019864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  0001beb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2c  00000000  00000000  0001ce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bc2  00000000  00000000  0001da7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012948  00000000  00000000  0004163e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df890  00000000  00000000  00053f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133816  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004afc  00000000  00000000  0013385c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00138358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080078e8 	.word	0x080078e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080078e8 	.word	0x080078e8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b988 	b.w	8000f84 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9d08      	ldr	r5, [sp, #32]
 8000c92:	468e      	mov	lr, r1
 8000c94:	4604      	mov	r4, r0
 8000c96:	4688      	mov	r8, r1
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d14a      	bne.n	8000d32 <__udivmoddi4+0xa6>
 8000c9c:	428a      	cmp	r2, r1
 8000c9e:	4617      	mov	r7, r2
 8000ca0:	d962      	bls.n	8000d68 <__udivmoddi4+0xdc>
 8000ca2:	fab2 f682 	clz	r6, r2
 8000ca6:	b14e      	cbz	r6, 8000cbc <__udivmoddi4+0x30>
 8000ca8:	f1c6 0320 	rsb	r3, r6, #32
 8000cac:	fa01 f806 	lsl.w	r8, r1, r6
 8000cb0:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb4:	40b7      	lsls	r7, r6
 8000cb6:	ea43 0808 	orr.w	r8, r3, r8
 8000cba:	40b4      	lsls	r4, r6
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f fc87 	uxth.w	ip, r7
 8000cc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc8:	0c23      	lsrs	r3, r4, #16
 8000cca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x62>
 8000cda:	18fb      	adds	r3, r7, r3
 8000cdc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ce0:	f080 80ea 	bcs.w	8000eb8 <__udivmoddi4+0x22c>
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	f240 80e7 	bls.w	8000eb8 <__udivmoddi4+0x22c>
 8000cea:	3902      	subs	r1, #2
 8000cec:	443b      	add	r3, r7
 8000cee:	1a9a      	subs	r2, r3, r2
 8000cf0:	b2a3      	uxth	r3, r4
 8000cf2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d02:	459c      	cmp	ip, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x8e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 80d6 	bcs.w	8000ebc <__udivmoddi4+0x230>
 8000d10:	459c      	cmp	ip, r3
 8000d12:	f240 80d3 	bls.w	8000ebc <__udivmoddi4+0x230>
 8000d16:	443b      	add	r3, r7
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1e:	eba3 030c 	sub.w	r3, r3, ip
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa2>
 8000d26:	40f3      	lsrs	r3, r6
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xb6>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb0>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x14c>
 8000d4a:	4573      	cmp	r3, lr
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xc8>
 8000d4e:	4282      	cmp	r2, r0
 8000d50:	f200 8105 	bhi.w	8000f5e <__udivmoddi4+0x2d2>
 8000d54:	1a84      	subs	r4, r0, r2
 8000d56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	4690      	mov	r8, r2
 8000d5e:	2d00      	cmp	r5, #0
 8000d60:	d0e5      	beq.n	8000d2e <__udivmoddi4+0xa2>
 8000d62:	e9c5 4800 	strd	r4, r8, [r5]
 8000d66:	e7e2      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f000 8090 	beq.w	8000e8e <__udivmoddi4+0x202>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f040 80a4 	bne.w	8000ec0 <__udivmoddi4+0x234>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	0c03      	lsrs	r3, r0, #16
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	b280      	uxth	r0, r0
 8000d82:	b2bc      	uxth	r4, r7
 8000d84:	2101      	movs	r1, #1
 8000d86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d92:	fb04 f20c 	mul.w	r2, r4, ip
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x11e>
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000da0:	d202      	bcs.n	8000da8 <__udivmoddi4+0x11c>
 8000da2:	429a      	cmp	r2, r3
 8000da4:	f200 80e0 	bhi.w	8000f68 <__udivmoddi4+0x2dc>
 8000da8:	46c4      	mov	ip, r8
 8000daa:	1a9b      	subs	r3, r3, r2
 8000dac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000db0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db8:	fb02 f404 	mul.w	r4, r2, r4
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	d907      	bls.n	8000dd0 <__udivmoddi4+0x144>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x142>
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	f200 80ca 	bhi.w	8000f62 <__udivmoddi4+0x2d6>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	1b1b      	subs	r3, r3, r4
 8000dd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x98>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa0e f401 	lsl.w	r4, lr, r1
 8000de8:	fa20 f306 	lsr.w	r3, r0, r6
 8000dec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000df0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df4:	4323      	orrs	r3, r4
 8000df6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dfa:	fa1f fc87 	uxth.w	ip, r7
 8000dfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000e02:	0c1c      	lsrs	r4, r3, #16
 8000e04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1a0>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1e:	f080 809c 	bcs.w	8000f5a <__udivmoddi4+0x2ce>
 8000e22:	45a6      	cmp	lr, r4
 8000e24:	f240 8099 	bls.w	8000f5a <__udivmoddi4+0x2ce>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	443c      	add	r4, r7
 8000e2c:	eba4 040e 	sub.w	r4, r4, lr
 8000e30:	fa1f fe83 	uxth.w	lr, r3
 8000e34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e38:	fb09 4413 	mls	r4, r9, r3, r4
 8000e3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e44:	45a4      	cmp	ip, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1ce>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4e:	f080 8082 	bcs.w	8000f56 <__udivmoddi4+0x2ca>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d97f      	bls.n	8000f56 <__udivmoddi4+0x2ca>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5e:	eba4 040c 	sub.w	r4, r4, ip
 8000e62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e66:	4564      	cmp	r4, ip
 8000e68:	4673      	mov	r3, lr
 8000e6a:	46e1      	mov	r9, ip
 8000e6c:	d362      	bcc.n	8000f34 <__udivmoddi4+0x2a8>
 8000e6e:	d05f      	beq.n	8000f30 <__udivmoddi4+0x2a4>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x1fe>
 8000e72:	ebb8 0203 	subs.w	r2, r8, r3
 8000e76:	eb64 0409 	sbc.w	r4, r4, r9
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e82:	431e      	orrs	r6, r3
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	e9c5 6400 	strd	r6, r4, [r5]
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	e74f      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000e8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e92:	0c01      	lsrs	r1, r0, #16
 8000e94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e98:	b280      	uxth	r0, r0
 8000e9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	4638      	mov	r0, r7
 8000ea2:	463c      	mov	r4, r7
 8000ea4:	46b8      	mov	r8, r7
 8000ea6:	46be      	mov	lr, r7
 8000ea8:	2620      	movs	r6, #32
 8000eaa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eae:	eba2 0208 	sub.w	r2, r2, r8
 8000eb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb6:	e766      	b.n	8000d86 <__udivmoddi4+0xfa>
 8000eb8:	4601      	mov	r1, r0
 8000eba:	e718      	b.n	8000cee <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e72c      	b.n	8000d1a <__udivmoddi4+0x8e>
 8000ec0:	f1c6 0220 	rsb	r2, r6, #32
 8000ec4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec8:	40b7      	lsls	r7, r6
 8000eca:	40b1      	lsls	r1, r6
 8000ecc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eda:	b2bc      	uxth	r4, r7
 8000edc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ee0:	0c11      	lsrs	r1, r2, #16
 8000ee2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee6:	fb08 f904 	mul.w	r9, r8, r4
 8000eea:	40b0      	lsls	r0, r6
 8000eec:	4589      	cmp	r9, r1
 8000eee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ef2:	b280      	uxth	r0, r0
 8000ef4:	d93e      	bls.n	8000f74 <__udivmoddi4+0x2e8>
 8000ef6:	1879      	adds	r1, r7, r1
 8000ef8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000efc:	d201      	bcs.n	8000f02 <__udivmoddi4+0x276>
 8000efe:	4589      	cmp	r9, r1
 8000f00:	d81f      	bhi.n	8000f42 <__udivmoddi4+0x2b6>
 8000f02:	eba1 0109 	sub.w	r1, r1, r9
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f12:	b292      	uxth	r2, r2
 8000f14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f18:	4542      	cmp	r2, r8
 8000f1a:	d229      	bcs.n	8000f70 <__udivmoddi4+0x2e4>
 8000f1c:	18ba      	adds	r2, r7, r2
 8000f1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f22:	d2c4      	bcs.n	8000eae <__udivmoddi4+0x222>
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d2c2      	bcs.n	8000eae <__udivmoddi4+0x222>
 8000f28:	f1a9 0102 	sub.w	r1, r9, #2
 8000f2c:	443a      	add	r2, r7
 8000f2e:	e7be      	b.n	8000eae <__udivmoddi4+0x222>
 8000f30:	45f0      	cmp	r8, lr
 8000f32:	d29d      	bcs.n	8000e70 <__udivmoddi4+0x1e4>
 8000f34:	ebbe 0302 	subs.w	r3, lr, r2
 8000f38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f3c:	3801      	subs	r0, #1
 8000f3e:	46e1      	mov	r9, ip
 8000f40:	e796      	b.n	8000e70 <__udivmoddi4+0x1e4>
 8000f42:	eba7 0909 	sub.w	r9, r7, r9
 8000f46:	4449      	add	r1, r9
 8000f48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f50:	fb09 f804 	mul.w	r8, r9, r4
 8000f54:	e7db      	b.n	8000f0e <__udivmoddi4+0x282>
 8000f56:	4673      	mov	r3, lr
 8000f58:	e77f      	b.n	8000e5a <__udivmoddi4+0x1ce>
 8000f5a:	4650      	mov	r0, sl
 8000f5c:	e766      	b.n	8000e2c <__udivmoddi4+0x1a0>
 8000f5e:	4608      	mov	r0, r1
 8000f60:	e6fd      	b.n	8000d5e <__udivmoddi4+0xd2>
 8000f62:	443b      	add	r3, r7
 8000f64:	3a02      	subs	r2, #2
 8000f66:	e733      	b.n	8000dd0 <__udivmoddi4+0x144>
 8000f68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f6c:	443b      	add	r3, r7
 8000f6e:	e71c      	b.n	8000daa <__udivmoddi4+0x11e>
 8000f70:	4649      	mov	r1, r9
 8000f72:	e79c      	b.n	8000eae <__udivmoddi4+0x222>
 8000f74:	eba1 0109 	sub.w	r1, r1, r9
 8000f78:	46c4      	mov	ip, r8
 8000f7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7e:	fb09 f804 	mul.w	r8, r9, r4
 8000f82:	e7c4      	b.n	8000f0e <__udivmoddi4+0x282>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <crc32_calc>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t crc32_calc(const uint8_t *data, uint32_t length)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
 8000f96:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < length; i++)
 8000f98:	2300      	movs	r3, #0
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	e021      	b.n	8000fe2 <crc32_calc+0x5a>
    {
        crc ^= data[i];
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	4053      	eors	r3, r2
 8000fac:	617b      	str	r3, [r7, #20]
        for (uint32_t j = 0; j < 8; j++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	e010      	b.n	8000fd6 <crc32_calc+0x4e>
        {
            if (crc & 1)
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d005      	beq.n	8000fca <crc32_calc+0x42>
                crc = (crc >> 1) ^ 0xEDB88320;
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	085a      	lsrs	r2, r3, #1
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <crc32_calc+0x74>)
 8000fc4:	4053      	eors	r3, r2
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	e002      	b.n	8000fd0 <crc32_calc+0x48>
            else
                crc >>= 1;
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	085b      	lsrs	r3, r3, #1
 8000fce:	617b      	str	r3, [r7, #20]
        for (uint32_t j = 0; j < 8; j++)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2b07      	cmp	r3, #7
 8000fda:	d9eb      	bls.n	8000fb4 <crc32_calc+0x2c>
    for (uint32_t i = 0; i < length; i++)
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	613b      	str	r3, [r7, #16]
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d3d9      	bcc.n	8000f9e <crc32_calc+0x16>
        }
    }
    return ~crc;
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	43db      	mvns	r3, r3
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	371c      	adds	r7, #28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	edb88320 	.word	0xedb88320

08001000 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    // --------------------------------------------------------------------
    // Recepcin desde PYTHON (USART2)
    // --------------------------------------------------------------------
    if (huart->Instance == USART2)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a20      	ldr	r2, [pc, #128]	@ (8001090 <HAL_UART_RxCpltCallback+0x90>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d11a      	bne.n	8001048 <HAL_UART_RxCpltCallback+0x48>
    {
        frame_buf_uart2[idx_u2++] = rx2_byte;
 8001012:	4b20      	ldr	r3, [pc, #128]	@ (8001094 <HAL_UART_RxCpltCallback+0x94>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	b2d1      	uxtb	r1, r2
 800101a:	4a1e      	ldr	r2, [pc, #120]	@ (8001094 <HAL_UART_RxCpltCallback+0x94>)
 800101c:	7011      	strb	r1, [r2, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <HAL_UART_RxCpltCallback+0x98>)
 8001022:	7819      	ldrb	r1, [r3, #0]
 8001024:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <HAL_UART_RxCpltCallback+0x9c>)
 8001026:	5499      	strb	r1, [r3, r2]

        if (idx_u2 >= 32)
 8001028:	4b1a      	ldr	r3, [pc, #104]	@ (8001094 <HAL_UART_RxCpltCallback+0x94>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b1f      	cmp	r3, #31
 800102e:	d905      	bls.n	800103c <HAL_UART_RxCpltCallback+0x3c>
        {
            ready_u2 = 1;
 8001030:	4b1b      	ldr	r3, [pc, #108]	@ (80010a0 <HAL_UART_RxCpltCallback+0xa0>)
 8001032:	2201      	movs	r2, #1
 8001034:	701a      	strb	r2, [r3, #0]
            idx_u2 = 0;
 8001036:	4b17      	ldr	r3, [pc, #92]	@ (8001094 <HAL_UART_RxCpltCallback+0x94>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 800103c:	2201      	movs	r2, #1
 800103e:	4916      	ldr	r1, [pc, #88]	@ (8001098 <HAL_UART_RxCpltCallback+0x98>)
 8001040:	4818      	ldr	r0, [pc, #96]	@ (80010a4 <HAL_UART_RxCpltCallback+0xa4>)
 8001042:	f003 ffe8 	bl	8005016 <HAL_UART_Receive_IT>
        return;
 8001046:	e01f      	b.n	8001088 <HAL_UART_RxCpltCallback+0x88>
    }

    // --------------------------------------------------------------------
    // Recepcin desde RS485 (USART1)
    // --------------------------------------------------------------------
    if (huart->Instance == USART1)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a16      	ldr	r2, [pc, #88]	@ (80010a8 <HAL_UART_RxCpltCallback+0xa8>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d11a      	bne.n	8001088 <HAL_UART_RxCpltCallback+0x88>
    {
        frame_buf_uart1[idx_u1++] = rx1_byte;
 8001052:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <HAL_UART_RxCpltCallback+0xac>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	1c5a      	adds	r2, r3, #1
 8001058:	b2d1      	uxtb	r1, r2
 800105a:	4a14      	ldr	r2, [pc, #80]	@ (80010ac <HAL_UART_RxCpltCallback+0xac>)
 800105c:	7011      	strb	r1, [r2, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <HAL_UART_RxCpltCallback+0xb0>)
 8001062:	7819      	ldrb	r1, [r3, #0]
 8001064:	4b13      	ldr	r3, [pc, #76]	@ (80010b4 <HAL_UART_RxCpltCallback+0xb4>)
 8001066:	5499      	strb	r1, [r3, r2]

        if (idx_u1 >= 32)
 8001068:	4b10      	ldr	r3, [pc, #64]	@ (80010ac <HAL_UART_RxCpltCallback+0xac>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b1f      	cmp	r3, #31
 800106e:	d905      	bls.n	800107c <HAL_UART_RxCpltCallback+0x7c>
        {
            ready_u1 = 1;
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <HAL_UART_RxCpltCallback+0xb8>)
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
            idx_u1 = 0;
 8001076:	4b0d      	ldr	r3, [pc, #52]	@ (80010ac <HAL_UART_RxCpltCallback+0xac>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 800107c:	2201      	movs	r2, #1
 800107e:	490c      	ldr	r1, [pc, #48]	@ (80010b0 <HAL_UART_RxCpltCallback+0xb0>)
 8001080:	480e      	ldr	r0, [pc, #56]	@ (80010bc <HAL_UART_RxCpltCallback+0xbc>)
 8001082:	f003 ffc8 	bl	8005016 <HAL_UART_Receive_IT>
        return;
 8001086:	bf00      	nop
    }
}
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40004400 	.word	0x40004400
 8001094:	2000022c 	.word	0x2000022c
 8001098:	2000022e 	.word	0x2000022e
 800109c:	2000020c 	.word	0x2000020c
 80010a0:	2000022d 	.word	0x2000022d
 80010a4:	200001c4 	.word	0x200001c4
 80010a8:	40011000 	.word	0x40011000
 80010ac:	20000250 	.word	0x20000250
 80010b0:	20000252 	.word	0x20000252
 80010b4:	20000230 	.word	0x20000230
 80010b8:	20000251 	.word	0x20000251
 80010bc:	2000017c 	.word	0x2000017c

080010c0 <crear_senial>:

void crear_senial(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
	uint32_t i;

	for (i = 0 ; i < TAMANIO ; i++)
 80010c6:	2300      	movs	r3, #0
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	e038      	b.n	800113e <crear_senial+0x7e>
		senial_senoidal [i] = (float)( sin (2*M_PI*i/TAMANIO) + 1) * (float)(4095 / 2);
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff fa39 	bl	8000544 <__aeabi_ui2d>
 80010d2:	a360      	add	r3, pc, #384	@ (adr r3, 8001254 <crear_senial+0x194>)
 80010d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d8:	f7ff faae 	bl	8000638 <__aeabi_dmul>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	4610      	mov	r0, r2
 80010e2:	4619      	mov	r1, r3
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	4b51      	ldr	r3, [pc, #324]	@ (8001230 <crear_senial+0x170>)
 80010ea:	f7ff fbcf 	bl	800088c <__aeabi_ddiv>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	ec43 2b17 	vmov	d7, r2, r3
 80010f6:	eeb0 0a47 	vmov.f32	s0, s14
 80010fa:	eef0 0a67 	vmov.f32	s1, s15
 80010fe:	f005 fbcf 	bl	80068a0 <sin>
 8001102:	ec51 0b10 	vmov	r0, r1, d0
 8001106:	f04f 0200 	mov.w	r2, #0
 800110a:	4b4a      	ldr	r3, [pc, #296]	@ (8001234 <crear_senial+0x174>)
 800110c:	f7ff f8de 	bl	80002cc <__adddf3>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	f7ff fd50 	bl	8000bbc <__aeabi_d2f>
 800111c:	ee07 0a10 	vmov	s14, r0
 8001120:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8001238 <crear_senial+0x178>
 8001124:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800112c:	ee17 1a90 	vmov	r1, s15
 8001130:	4a42      	ldr	r2, [pc, #264]	@ (800123c <crear_senial+0x17c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0 ; i < TAMANIO ; i++)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3301      	adds	r3, #1
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b7f      	cmp	r3, #127	@ 0x7f
 8001142:	d9c3      	bls.n	80010cc <crear_senial+0xc>

	for (i = 0 ; i < TAMANIO/2 ; i++)
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	e017      	b.n	800117a <crear_senial+0xba>
		senial_triangular[i] = (uint32_t)(( (float)i / (TAMANIO/2) ) * 4095);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	ee07 3a90 	vmov	s15, r3
 8001150:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001154:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8001240 <crear_senial+0x180>
 8001158:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001244 <crear_senial+0x184>
 8001160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001164:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001168:	ee17 1a90 	vmov	r1, s15
 800116c:	4a36      	ldr	r2, [pc, #216]	@ (8001248 <crear_senial+0x188>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0 ; i < TAMANIO/2 ; i++)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3301      	adds	r3, #1
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b3f      	cmp	r3, #63	@ 0x3f
 800117e:	d9e4      	bls.n	800114a <crear_senial+0x8a>
	for (i = TAMANIO/2 ; i < TAMANIO ; i++)
 8001180:	2340      	movs	r3, #64	@ 0x40
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	e01c      	b.n	80011c0 <crear_senial+0x100>
		senial_triangular[i] = (uint32_t)( 4095 - ( (float)(i - TAMANIO/2) / (TAMANIO/2) ) * 4095 );
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	3b40      	subs	r3, #64	@ 0x40
 800118a:	ee07 3a90 	vmov	s15, r3
 800118e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001192:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001240 <crear_senial+0x180>
 8001196:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800119a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001244 <crear_senial+0x184>
 800119e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a2:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001244 <crear_senial+0x184>
 80011a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ae:	ee17 1a90 	vmov	r1, s15
 80011b2:	4a25      	ldr	r2, [pc, #148]	@ (8001248 <crear_senial+0x188>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = TAMANIO/2 ; i < TAMANIO ; i++)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3301      	adds	r3, #1
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80011c4:	d9df      	bls.n	8001186 <crear_senial+0xc6>

	for (i = 0 ; i < TAMANIO ; i++)
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	e00b      	b.n	80011e4 <crear_senial+0x124>
	    senial_diente[i] = (4095 * i) / TAMANIO;
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4613      	mov	r3, r2
 80011d0:	031b      	lsls	r3, r3, #12
 80011d2:	1a9b      	subs	r3, r3, r2
 80011d4:	09da      	lsrs	r2, r3, #7
 80011d6:	491d      	ldr	r1, [pc, #116]	@ (800124c <crear_senial+0x18c>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (i = 0 ; i < TAMANIO ; i++)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3301      	adds	r3, #1
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80011e8:	d9f0      	bls.n	80011cc <crear_senial+0x10c>

	for (i = 0 ; i < TAMANIO/2 ; i++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	e008      	b.n	8001202 <crear_senial+0x142>
		senial_cuadrada [i] = (float)(4095);
 80011f0:	4a17      	ldr	r2, [pc, #92]	@ (8001250 <crear_senial+0x190>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f640 71ff 	movw	r1, #4095	@ 0xfff
 80011f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0 ; i < TAMANIO/2 ; i++)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3301      	adds	r3, #1
 8001200:	607b      	str	r3, [r7, #4]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b3f      	cmp	r3, #63	@ 0x3f
 8001206:	d9f3      	bls.n	80011f0 <crear_senial+0x130>
	for (i = TAMANIO/2 ; i < TAMANIO ; i++)
 8001208:	2340      	movs	r3, #64	@ 0x40
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	e007      	b.n	800121e <crear_senial+0x15e>
		senial_cuadrada [i] = (float)(0);
 800120e:	4a10      	ldr	r2, [pc, #64]	@ (8001250 <crear_senial+0x190>)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2100      	movs	r1, #0
 8001214:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = TAMANIO/2 ; i < TAMANIO ; i++)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3301      	adds	r3, #1
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b7f      	cmp	r3, #127	@ 0x7f
 8001222:	d9f4      	bls.n	800120e <crear_senial+0x14e>

}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40600000 	.word	0x40600000
 8001234:	3ff00000 	.word	0x3ff00000
 8001238:	44ffe000 	.word	0x44ffe000
 800123c:	20000254 	.word	0x20000254
 8001240:	42800000 	.word	0x42800000
 8001244:	457ff000 	.word	0x457ff000
 8001248:	20000454 	.word	0x20000454
 800124c:	20000654 	.word	0x20000654
 8001250:	20000854 	.word	0x20000854
 8001254:	54442d18 	.word	0x54442d18
 8001258:	401921fb 	.word	0x401921fb

0800125c <mapear_amplitud>:

uint16_t mapear_amplitud(uint16_t adc_raw)
{
 800125c:	b480      	push	{r7}
 800125e:	b087      	sub	sp, #28
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	80fb      	strh	r3, [r7, #6]
    float A_min = 620.0f;   // 500 mV
 8001266:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <mapear_amplitud+0x5c>)
 8001268:	617b      	str	r3, [r7, #20]
    float A_max = 4095.0f;  // 3.3 V
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <mapear_amplitud+0x60>)
 800126c:	613b      	str	r3, [r7, #16]

    float A = A_min + (adc_raw / 4095.0f) * (A_max - A_min);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001278:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80012c0 <mapear_amplitud+0x64>
 800127c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001280:	edd7 6a04 	vldr	s13, [r7, #16]
 8001284:	edd7 7a05 	vldr	s15, [r7, #20]
 8001288:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800128c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001290:	ed97 7a05 	vldr	s14, [r7, #20]
 8001294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001298:	edc7 7a03 	vstr	s15, [r7, #12]

    return (uint16_t)A;
 800129c:	edd7 7a03 	vldr	s15, [r7, #12]
 80012a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a4:	ee17 3a90 	vmov	r3, s15
 80012a8:	b29b      	uxth	r3, r3
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	371c      	adds	r7, #28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	441b0000 	.word	0x441b0000
 80012bc:	457ff000 	.word	0x457ff000
 80012c0:	457ff000 	.word	0x457ff000

080012c4 <aplicar_amplitud>:

void aplicar_amplitud(uint16_t amp)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	80fb      	strh	r3, [r7, #6]
    if (signal_ptr == NULL)
 80012ce:	4b14      	ldr	r3, [pc, #80]	@ (8001320 <aplicar_amplitud+0x5c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d01d      	beq.n	8001312 <aplicar_amplitud+0x4e>
        return;

    for (int i = 0; i < TAMANIO; i++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	e016      	b.n	800130a <aplicar_amplitud+0x46>
    {
        buffer_escalado[i] = (signal_ptr[i] * amp) / 4095;
 80012dc:	4b10      	ldr	r3, [pc, #64]	@ (8001320 <aplicar_amplitud+0x5c>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	88fa      	ldrh	r2, [r7, #6]
 80012ea:	fb03 f202 	mul.w	r2, r3, r2
 80012ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <aplicar_amplitud+0x60>)
 80012f0:	fba3 1302 	umull	r1, r3, r3, r2
 80012f4:	1ad2      	subs	r2, r2, r3
 80012f6:	0852      	lsrs	r2, r2, #1
 80012f8:	4413      	add	r3, r2
 80012fa:	0ada      	lsrs	r2, r3, #11
 80012fc:	490a      	ldr	r1, [pc, #40]	@ (8001328 <aplicar_amplitud+0x64>)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < TAMANIO; i++)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	3301      	adds	r3, #1
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b7f      	cmp	r3, #127	@ 0x7f
 800130e:	dde5      	ble.n	80012dc <aplicar_amplitud+0x18>
 8001310:	e000      	b.n	8001314 <aplicar_amplitud+0x50>
        return;
 8001312:	bf00      	nop
    }

}
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000a54 	.word	0x20000a54
 8001324:	00100101 	.word	0x00100101
 8001328:	20000a58 	.word	0x20000a58

0800132c <leer_pot>:

uint16_t leer_pot(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001330:	4807      	ldr	r0, [pc, #28]	@ (8001350 <leer_pot+0x24>)
 8001332:	f001 f851 	bl	80023d8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001336:	f04f 31ff 	mov.w	r1, #4294967295
 800133a:	4805      	ldr	r0, [pc, #20]	@ (8001350 <leer_pot+0x24>)
 800133c:	f001 f91e 	bl	800257c <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1);      // 0..4095
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <leer_pot+0x24>)
 8001342:	f001 f9a6 	bl	8002692 <HAL_ADC_GetValue>
 8001346:	4603      	mov	r3, r0
 8001348:	b29b      	uxth	r3, r3
}
 800134a:	4618      	mov	r0, r3
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000078 	.word	0x20000078

08001354 <DAC_set_signal>:

void DAC_set_signal(uint8_t tipo)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af02      	add	r7, sp, #8
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
    switch(tipo)
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2b04      	cmp	r3, #4
 8001362:	d840      	bhi.n	80013e6 <DAC_set_signal+0x92>
 8001364:	a201      	add	r2, pc, #4	@ (adr r2, 800136c <DAC_set_signal+0x18>)
 8001366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800136a:	bf00      	nop
 800136c:	08001381 	.word	0x08001381
 8001370:	08001391 	.word	0x08001391
 8001374:	08001399 	.word	0x08001399
 8001378:	080013a1 	.word	0x080013a1
 800137c:	080013a9 	.word	0x080013a9
    {
        case 0:
            HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001380:	2100      	movs	r1, #0
 8001382:	481b      	ldr	r0, [pc, #108]	@ (80013f0 <DAC_set_signal+0x9c>)
 8001384:	f001 fdb4 	bl	8002ef0 <HAL_DAC_Stop_DMA>
            signal_ptr = NULL;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <DAC_set_signal+0xa0>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
            return;
 800138e:	e02b      	b.n	80013e8 <DAC_set_signal+0x94>

        case 1: signal_ptr = senial_senoidal;  break;
 8001390:	4b18      	ldr	r3, [pc, #96]	@ (80013f4 <DAC_set_signal+0xa0>)
 8001392:	4a19      	ldr	r2, [pc, #100]	@ (80013f8 <DAC_set_signal+0xa4>)
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	e00b      	b.n	80013b0 <DAC_set_signal+0x5c>
        case 2: signal_ptr = senial_triangular; break;
 8001398:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <DAC_set_signal+0xa0>)
 800139a:	4a18      	ldr	r2, [pc, #96]	@ (80013fc <DAC_set_signal+0xa8>)
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	e007      	b.n	80013b0 <DAC_set_signal+0x5c>
        case 3: signal_ptr = senial_diente;     break;
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <DAC_set_signal+0xa0>)
 80013a2:	4a17      	ldr	r2, [pc, #92]	@ (8001400 <DAC_set_signal+0xac>)
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	e003      	b.n	80013b0 <DAC_set_signal+0x5c>
        case 4: signal_ptr = senial_cuadrada;   break;
 80013a8:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <DAC_set_signal+0xa0>)
 80013aa:	4a16      	ldr	r2, [pc, #88]	@ (8001404 <DAC_set_signal+0xb0>)
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	bf00      	nop
        default:
            return;
    }

    // Aplicar amplitud sobre la nueva seal
    uint16_t pot_raw = leer_pot();
 80013b0:	f7ff ffbc 	bl	800132c <leer_pot>
 80013b4:	4603      	mov	r3, r0
 80013b6:	81fb      	strh	r3, [r7, #14]
    uint16_t amp = mapear_amplitud(pot_raw);
 80013b8:	89fb      	ldrh	r3, [r7, #14]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff ff4e 	bl	800125c <mapear_amplitud>
 80013c0:	4603      	mov	r3, r0
 80013c2:	81bb      	strh	r3, [r7, #12]
    aplicar_amplitud(amp);
 80013c4:	89bb      	ldrh	r3, [r7, #12]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff ff7c 	bl	80012c4 <aplicar_amplitud>

    HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80013cc:	2100      	movs	r1, #0
 80013ce:	4808      	ldr	r0, [pc, #32]	@ (80013f0 <DAC_set_signal+0x9c>)
 80013d0:	f001 fd8e 	bl	8002ef0 <HAL_DAC_Stop_DMA>

    HAL_DAC_Start_DMA(&hdac,
 80013d4:	2300      	movs	r3, #0
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	4a0b      	ldr	r2, [pc, #44]	@ (8001408 <DAC_set_signal+0xb4>)
 80013dc:	2100      	movs	r1, #0
 80013de:	4804      	ldr	r0, [pc, #16]	@ (80013f0 <DAC_set_signal+0x9c>)
 80013e0:	f001 fcc6 	bl	8002d70 <HAL_DAC_Start_DMA>
 80013e4:	e000      	b.n	80013e8 <DAC_set_signal+0x94>
            return;
 80013e6:	bf00      	nop
                      DAC_CHANNEL_1,
                      buffer_escalado,
                      TAMANIO,
                      DAC_ALIGN_12B_R);
}
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200000c0 	.word	0x200000c0
 80013f4:	20000a54 	.word	0x20000a54
 80013f8:	20000254 	.word	0x20000254
 80013fc:	20000454 	.word	0x20000454
 8001400:	20000654 	.word	0x20000654
 8001404:	20000854 	.word	0x20000854
 8001408:	20000a58 	.word	0x20000a58

0800140c <DAC_set_frequency>:


void DAC_set_frequency(uint16_t freq_hz)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
    if (freq_hz < 100)   freq_hz = 100;
 8001416:	88fb      	ldrh	r3, [r7, #6]
 8001418:	2b63      	cmp	r3, #99	@ 0x63
 800141a:	d801      	bhi.n	8001420 <DAC_set_frequency+0x14>
 800141c:	2364      	movs	r3, #100	@ 0x64
 800141e:	80fb      	strh	r3, [r7, #6]
    if (freq_hz > 10000) freq_hz = 10000;
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001426:	4293      	cmp	r3, r2
 8001428:	d902      	bls.n	8001430 <DAC_set_frequency+0x24>
 800142a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800142e:	80fb      	strh	r3, [r7, #6]

    uint32_t tim_clk = 50000000;  // CORRECTO para APB1=HCLK/4
 8001430:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <DAC_set_frequency+0xa8>)
 8001432:	60bb      	str	r3, [r7, #8]

    uint32_t arr = (tim_clk / (freq_hz * TAMANIO)) - 1;
 8001434:	88fb      	ldrh	r3, [r7, #6]
 8001436:	01db      	lsls	r3, r3, #7
 8001438:	461a      	mov	r2, r3
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001440:	3b01      	subs	r3, #1
 8001442:	60fb      	str	r3, [r7, #12]

    if (arr > 0xFFFF)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800144a:	d302      	bcc.n	8001452 <DAC_set_frequency+0x46>
        arr = 0xFFFF;
 800144c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001450:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_DISABLE(&htim2);
 8001452:	4b19      	ldr	r3, [pc, #100]	@ (80014b8 <DAC_set_frequency+0xac>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6a1a      	ldr	r2, [r3, #32]
 8001458:	f241 1311 	movw	r3, #4369	@ 0x1111
 800145c:	4013      	ands	r3, r2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d10f      	bne.n	8001482 <DAC_set_frequency+0x76>
 8001462:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <DAC_set_frequency+0xac>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	6a1a      	ldr	r2, [r3, #32]
 8001468:	f240 4344 	movw	r3, #1092	@ 0x444
 800146c:	4013      	ands	r3, r2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d107      	bne.n	8001482 <DAC_set_frequency+0x76>
 8001472:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <DAC_set_frequency+0xac>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <DAC_set_frequency+0xac>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f022 0201 	bic.w	r2, r2, #1
 8001480:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <DAC_set_frequency+0xac>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	62da      	str	r2, [r3, #44]	@ 0x2c
 800148a:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <DAC_set_frequency+0xac>)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001490:	4b09      	ldr	r3, [pc, #36]	@ (80014b8 <DAC_set_frequency+0xac>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2200      	movs	r2, #0
 8001496:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_ENABLE(&htim2);
 8001498:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <DAC_set_frequency+0xac>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <DAC_set_frequency+0xac>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f042 0201 	orr.w	r2, r2, #1
 80014a6:	601a      	str	r2, [r3, #0]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	02faf080 	.word	0x02faf080
 80014b8:	20000134 	.word	0x20000134

080014bc <map_adc_to_freq>:


uint16_t map_adc_to_freq(uint16_t adc)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	80fb      	strh	r3, [r7, #6]
    float f = 100.0f + ((float)adc / 4095.0f) * 9900.0f;
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014d0:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001508 <map_adc_to_freq+0x4c>
 80014d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800150c <map_adc_to_freq+0x50>
 80014dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001510 <map_adc_to_freq+0x54>
 80014e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014e8:	edc7 7a03 	vstr	s15, [r7, #12]

    return (uint16_t)f;  // 100  10000 Hz
 80014ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80014f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014f4:	ee17 3a90 	vmov	r3, s15
 80014f8:	b29b      	uxth	r3, r3
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	457ff000 	.word	0x457ff000
 800150c:	461ab000 	.word	0x461ab000
 8001510:	42c80000 	.word	0x42c80000

08001514 <RS4851_SetTx>:

static inline void RS4851_SetTx(void) { HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET); }
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
 8001518:	2201      	movs	r2, #1
 800151a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800151e:	4802      	ldr	r0, [pc, #8]	@ (8001528 <RS4851_SetTx+0x14>)
 8001520:	f002 fbca 	bl	8003cb8 <HAL_GPIO_WritePin>
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40020000 	.word	0x40020000

0800152c <RS4851_SetRx>:
static inline void RS4851_SetRx(void) { HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET); }
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
 8001530:	2200      	movs	r2, #0
 8001532:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001536:	4802      	ldr	r0, [pc, #8]	@ (8001540 <RS4851_SetRx+0x14>)
 8001538:	f002 fbbe 	bl	8003cb8 <HAL_GPIO_WritePin>
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40020000 	.word	0x40020000

08001544 <RS4851_SendBlocking>:

/* Envo bloqueante por RS485 usando USART1 y control DE */
void RS4851_SendBlocking(uint8_t *buf, uint16_t len)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	807b      	strh	r3, [r7, #2]
    // 1) activar driver (transmitir)
    RS4851_SetTx();
 8001550:	f7ff ffe0 	bl	8001514 <RS4851_SetTx>

    // 2) settle time breve (usado HAL_Delay(1) por simplicidad)
    HAL_Delay(1);
 8001554:	2001      	movs	r0, #1
 8001556:	f000 fed7 	bl	8002308 <HAL_Delay>

    // 3) transmitir por huart1
    HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);
 800155a:	887a      	ldrh	r2, [r7, #2]
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	480e      	ldr	r0, [pc, #56]	@ (800159c <RS4851_SendBlocking+0x58>)
 8001564:	f003 fccc 	bl	8004f00 <HAL_UART_Transmit>

    // 4) esperar TC (Transmission Complete) => ltimo bit enviado
    uint32_t tickstart = HAL_GetTick();
 8001568:	f000 fec2 	bl	80022f0 <HAL_GetTick>
 800156c:	60f8      	str	r0, [r7, #12]
    while (!(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)))
 800156e:	e006      	b.n	800157e <RS4851_SendBlocking+0x3a>
    {
        if ((HAL_GetTick() - tickstart) > 100) break; // timeout por seguridad
 8001570:	f000 febe 	bl	80022f0 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d807      	bhi.n	800158e <RS4851_SendBlocking+0x4a>
    while (!(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)))
 800157e:	4b07      	ldr	r3, [pc, #28]	@ (800159c <RS4851_SendBlocking+0x58>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001588:	2b40      	cmp	r3, #64	@ 0x40
 800158a:	d1f1      	bne.n	8001570 <RS4851_SendBlocking+0x2c>
 800158c:	e000      	b.n	8001590 <RS4851_SendBlocking+0x4c>
        if ((HAL_GetTick() - tickstart) > 100) break; // timeout por seguridad
 800158e:	bf00      	nop
    }

    // 5) volver a modo recepcin
    RS4851_SetRx();
 8001590:	f7ff ffcc 	bl	800152c <RS4851_SetRx>
}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	2000017c 	.word	0x2000017c

080015a0 <responder_OK>:

// Responder a quien corresponda
void responder_OK(uint8_t source)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	71fb      	strb	r3, [r7, #7]
    if (source == SRC_PYTHON)
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d107      	bne.n	80015c0 <responder_OK+0x20>
        HAL_UART_Transmit(&huart2, (uint8_t*)"OK\r\n", 4, HAL_MAX_DELAY);
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
 80015b4:	2204      	movs	r2, #4
 80015b6:	4906      	ldr	r1, [pc, #24]	@ (80015d0 <responder_OK+0x30>)
 80015b8:	4806      	ldr	r0, [pc, #24]	@ (80015d4 <responder_OK+0x34>)
 80015ba:	f003 fca1 	bl	8004f00 <HAL_UART_Transmit>

    else
        RS4851_SendBlocking((uint8_t*)"OK\r\n", 4);
}
 80015be:	e003      	b.n	80015c8 <responder_OK+0x28>
        RS4851_SendBlocking((uint8_t*)"OK\r\n", 4);
 80015c0:	2104      	movs	r1, #4
 80015c2:	4803      	ldr	r0, [pc, #12]	@ (80015d0 <responder_OK+0x30>)
 80015c4:	f7ff ffbe 	bl	8001544 <RS4851_SendBlocking>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	08007900 	.word	0x08007900
 80015d4:	200001c4 	.word	0x200001c4

080015d8 <responder_ERROR>:

void responder_ERROR(uint8_t source)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
    if (source == SRC_PYTHON)
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d107      	bne.n	80015f8 <responder_ERROR+0x20>
        HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	2207      	movs	r2, #7
 80015ee:	4906      	ldr	r1, [pc, #24]	@ (8001608 <responder_ERROR+0x30>)
 80015f0:	4806      	ldr	r0, [pc, #24]	@ (800160c <responder_ERROR+0x34>)
 80015f2:	f003 fc85 	bl	8004f00 <HAL_UART_Transmit>

    else
        RS4851_SendBlocking((uint8_t*)"ERROR\r\n", 7);
}
 80015f6:	e003      	b.n	8001600 <responder_ERROR+0x28>
        RS4851_SendBlocking((uint8_t*)"ERROR\r\n", 7);
 80015f8:	2107      	movs	r1, #7
 80015fa:	4803      	ldr	r0, [pc, #12]	@ (8001608 <responder_ERROR+0x30>)
 80015fc:	f7ff ffa2 	bl	8001544 <RS4851_SendBlocking>
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	08007908 	.word	0x08007908
 800160c:	200001c4 	.word	0x200001c4

08001610 <procesar_trama>:


void procesar_trama(uint8_t *f, uint8_t source)
{
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b0ac      	sub	sp, #176	@ 0xb0
 8001614:	af04      	add	r7, sp, #16
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	70fb      	strb	r3, [r7, #3]
    // 1. Verificar SOF
    if (f[0] != 0xAA || f[1] != 0x55)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2baa      	cmp	r3, #170	@ 0xaa
 8001622:	d104      	bne.n	800162e <procesar_trama+0x1e>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3301      	adds	r3, #1
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b55      	cmp	r3, #85	@ 0x55
 800162c:	d004      	beq.n	8001638 <procesar_trama+0x28>
    {
        responder_ERROR(source);
 800162e:	78fb      	ldrb	r3, [r7, #3]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ffd1 	bl	80015d8 <responder_ERROR>
        return;
 8001636:	e122      	b.n	800187e <procesar_trama+0x26e>
    }

    uint8_t origen  = f[2];
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	789b      	ldrb	r3, [r3, #2]
 800163c:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
    uint8_t destino = f[3];
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	78db      	ldrb	r3, [r3, #3]
 8001644:	f887 309a 	strb.w	r3, [r7, #154]	@ 0x9a
    uint8_t size    = f[4];
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	791b      	ldrb	r3, [r3, #4]
 800164c:	f887 3099 	strb.w	r3, [r7, #153]	@ 0x99

    // Validar que la trama est dirigida al Peer (ID = 0x06)
    if (destino != 0x06)
 8001650:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8001654:	2b06      	cmp	r3, #6
 8001656:	d004      	beq.n	8001662 <procesar_trama+0x52>
    {
        responder_ERROR(source);
 8001658:	78fb      	ldrb	r3, [r7, #3]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff ffbc 	bl	80015d8 <responder_ERROR>
        return;   // ignorar trama
 8001660:	e10d      	b.n	800187e <procesar_trama+0x26e>
    }

    if (size < 3 || size > 21)
 8001662:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8001666:	2b02      	cmp	r3, #2
 8001668:	d903      	bls.n	8001672 <procesar_trama+0x62>
 800166a:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 800166e:	2b15      	cmp	r3, #21
 8001670:	d904      	bls.n	800167c <procesar_trama+0x6c>
    {
        responder_ERROR(source);
 8001672:	78fb      	ldrb	r3, [r7, #3]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ffaf 	bl	80015d8 <responder_ERROR>
        return;
 800167a:	e100      	b.n	800187e <procesar_trama+0x26e>
    }

    uint8_t *payload = &f[5];
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3305      	adds	r3, #5
 8001680:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    uint32_t offset_crc = 5 + size;
 8001684:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8001688:	3305      	adds	r3, #5
 800168a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    uint32_t offset_eof = offset_crc + 4;
 800168e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001692:	3304      	adds	r3, #4
 8001694:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    if (offset_eof + 1 >= 32)
 8001698:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800169c:	3301      	adds	r3, #1
 800169e:	2b1f      	cmp	r3, #31
 80016a0:	d904      	bls.n	80016ac <procesar_trama+0x9c>
    {
        responder_ERROR(source);
 80016a2:	78fb      	ldrb	r3, [r7, #3]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff ff97 	bl	80015d8 <responder_ERROR>
        return;
 80016aa:	e0e8      	b.n	800187e <procesar_trama+0x26e>
    }

    // EOF
    if (f[offset_eof] != 0x55 || f[offset_eof + 1] != 0xAA)
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016b2:	4413      	add	r3, r2
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b55      	cmp	r3, #85	@ 0x55
 80016b8:	d107      	bne.n	80016ca <procesar_trama+0xba>
 80016ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016be:	3301      	adds	r3, #1
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	4413      	add	r3, r2
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2baa      	cmp	r3, #170	@ 0xaa
 80016c8:	d004      	beq.n	80016d4 <procesar_trama+0xc4>
    {
        responder_ERROR(source);
 80016ca:	78fb      	ldrb	r3, [r7, #3]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff ff83 	bl	80015d8 <responder_ERROR>
        return;
 80016d2:	e0d4      	b.n	800187e <procesar_trama+0x26e>
    }

    // CRC recibido
    uint32_t crc_rx =
        (f[offset_crc]) |
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016da:	4413      	add	r3, r2
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	4619      	mov	r1, r3
        (f[offset_crc + 1] << 8) |
 80016e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016e4:	3301      	adds	r3, #1
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	021b      	lsls	r3, r3, #8
        (f[offset_crc]) |
 80016ee:	ea41 0203 	orr.w	r2, r1, r3
        (f[offset_crc + 2] << 16) |
 80016f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016f6:	3302      	adds	r3, #2
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	440b      	add	r3, r1
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	041b      	lsls	r3, r3, #16
        (f[offset_crc + 1] << 8) |
 8001700:	431a      	orrs	r2, r3
        (f[offset_crc + 3] << 24);
 8001702:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001706:	3303      	adds	r3, #3
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	440b      	add	r3, r1
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	061b      	lsls	r3, r3, #24
        (f[offset_crc + 2] << 16) |
 8001710:	4313      	orrs	r3, r2
    uint32_t crc_rx =
 8001712:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    // CRC calculado
    uint8_t data_crc[3 + 21];
    uint32_t len_crc = 3 + size;
 8001716:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 800171a:	3303      	adds	r3, #3
 800171c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    data_crc[0] = origen;
 8001720:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8001724:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    data_crc[1] = destino;
 8001728:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 800172c:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    data_crc[2] = size;
 8001730:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8001734:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

    for (int i = 0; i < size; i++)
 8001738:	2300      	movs	r3, #0
 800173a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800173e:	e011      	b.n	8001764 <procesar_trama+0x154>
        data_crc[3 + i] = payload[i];
 8001740:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001744:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001748:	441a      	add	r2, r3
 800174a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800174e:	3303      	adds	r3, #3
 8001750:	7812      	ldrb	r2, [r2, #0]
 8001752:	33a0      	adds	r3, #160	@ 0xa0
 8001754:	443b      	add	r3, r7
 8001756:	f803 2c48 	strb.w	r2, [r3, #-72]
    for (int i = 0; i < size; i++)
 800175a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800175e:	3301      	adds	r3, #1
 8001760:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001764:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8001768:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800176c:	429a      	cmp	r2, r3
 800176e:	dbe7      	blt.n	8001740 <procesar_trama+0x130>

    uint32_t crc_calc = crc32_calc(data_crc, len_crc);
 8001770:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001774:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fc05 	bl	8000f88 <crc32_calc>
 800177e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    if (crc_calc != crc_rx)
 8001782:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001786:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800178a:	429a      	cmp	r2, r3
 800178c:	d004      	beq.n	8001798 <procesar_trama+0x188>
    {
        responder_ERROR(source);
 800178e:	78fb      	ldrb	r3, [r7, #3]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff21 	bl	80015d8 <responder_ERROR>
        return;
 8001796:	e072      	b.n	800187e <procesar_trama+0x26e>
    }

    // ---- TRAMA VLIDA ----
    responder_OK(source);
 8001798:	78fb      	ldrb	r3, [r7, #3]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff00 	bl	80015a0 <responder_OK>

    uint16_t adc_raw = (payload[2] << 8) | payload[1];
 80017a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80017a4:	3302      	adds	r3, #2
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	021b      	lsls	r3, r3, #8
 80017ac:	b21a      	sxth	r2, r3
 80017ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80017b2:	3301      	adds	r3, #1
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b21b      	sxth	r3, r3
 80017bc:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    adc_raw &= 0x0FFF;
 80017c0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80017c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017c8:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e

    uint16_t freq = map_adc_to_freq(adc_raw);
 80017cc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fe73 	bl	80014bc <map_adc_to_freq>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
    uint8_t tipo  = payload[0];
 80017dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b

    DAC_set_frequency(freq);
 80017e6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fe0e 	bl	800140c <DAC_set_frequency>
    DAC_set_signal(tipo);
 80017f0:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fdad 	bl	8001354 <DAC_set_signal>

    // Obtener amplitud actual (ya calculada)
    uint16_t pot_raw = leer_pot();
 80017fa:	f7ff fd97 	bl	800132c <leer_pot>
 80017fe:	4603      	mov	r3, r0
 8001800:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    uint16_t amp = mapear_amplitud(pot_raw);
 8001804:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff fd27 	bl	800125c <mapear_amplitud>
 800180e:	4603      	mov	r3, r0
 8001810:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    float amp_volts = (amp / 4095.0f) * 3.3f + 0.5f;
 8001814:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001820:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001884 <procesar_trama+0x274>
 8001824:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001828:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001888 <procesar_trama+0x278>
 800182c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001830:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001834:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001838:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    //  SIEMPRE enviar resultado a PC (USART2)
    char msg[80];
    snprintf(msg, sizeof(msg),
 800183c:	f897 507b 	ldrb.w	r5, [r7, #123]	@ 0x7b
 8001840:	f8b7 407c 	ldrh.w	r4, [r7, #124]	@ 0x7c
 8001844:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001846:	f7fe fe9f 	bl	8000588 <__aeabi_f2d>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	f107 0008 	add.w	r0, r7, #8
 8001852:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001856:	9400      	str	r4, [sp, #0]
 8001858:	462b      	mov	r3, r5
 800185a:	4a0c      	ldr	r2, [pc, #48]	@ (800188c <procesar_trama+0x27c>)
 800185c:	2150      	movs	r1, #80	@ 0x50
 800185e:	f004 fb6b 	bl	8005f38 <sniprintf>
             "TIPO=%u FREQ=%uHz AMP=%uV\r\n",
             tipo, freq, amp_volts);

    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001862:	f107 0308 	add.w	r3, r7, #8
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fcd2 	bl	8000210 <strlen>
 800186c:	4603      	mov	r3, r0
 800186e:	b29a      	uxth	r2, r3
 8001870:	f107 0108 	add.w	r1, r7, #8
 8001874:	f04f 33ff 	mov.w	r3, #4294967295
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <procesar_trama+0x280>)
 800187a:	f003 fb41 	bl	8004f00 <HAL_UART_Transmit>
}
 800187e:	37a0      	adds	r7, #160	@ 0xa0
 8001880:	46bd      	mov	sp, r7
 8001882:	bdb0      	pop	{r4, r5, r7, pc}
 8001884:	457ff000 	.word	0x457ff000
 8001888:	40533333 	.word	0x40533333
 800188c:	08007910 	.word	0x08007910
 8001890:	200001c4 	.word	0x200001c4

08001894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800189a:	f000 fcc3 	bl	8002224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800189e:	f000 f851 	bl	8001944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018a2:	f000 f9f9 	bl	8001c98 <MX_GPIO_Init>
  MX_DMA_Init();
 80018a6:	f000 f9d7 	bl	8001c58 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018aa:	f000 f9ab 	bl	8001c04 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80018ae:	f000 f933 	bl	8001b18 <MX_TIM2_Init>
  MX_DAC_Init();
 80018b2:	f000 f907 	bl	8001ac4 <MX_DAC_Init>
  MX_ADC1_Init();
 80018b6:	f000 f8b3 	bl	8001a20 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80018ba:	f000 f979 	bl	8001bb0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  crear_senial();
 80018be:	f7ff fbff 	bl	80010c0 <crear_senial>
  HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 80018c2:	2201      	movs	r2, #1
 80018c4:	4917      	ldr	r1, [pc, #92]	@ (8001924 <main+0x90>)
 80018c6:	4818      	ldr	r0, [pc, #96]	@ (8001928 <main+0x94>)
 80018c8:	f003 fba5 	bl	8005016 <HAL_UART_Receive_IT>
  RS4851_SetRx();
 80018cc:	f7ff fe2e 	bl	800152c <RS4851_SetRx>
  HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 80018d0:	2201      	movs	r2, #1
 80018d2:	4916      	ldr	r1, [pc, #88]	@ (800192c <main+0x98>)
 80018d4:	4816      	ldr	r0, [pc, #88]	@ (8001930 <main+0x9c>)
 80018d6:	f003 fb9e 	bl	8005016 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // ---- Si lleg una trama por Python ----
	    if (ready_u2)
 80018da:	4b16      	ldr	r3, [pc, #88]	@ (8001934 <main+0xa0>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d006      	beq.n	80018f0 <main+0x5c>
	    {
	        ready_u2 = 0;
 80018e2:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <main+0xa0>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
	        procesar_trama(frame_buf_uart2, SRC_PYTHON);
 80018e8:	2102      	movs	r1, #2
 80018ea:	4813      	ldr	r0, [pc, #76]	@ (8001938 <main+0xa4>)
 80018ec:	f7ff fe90 	bl	8001610 <procesar_trama>
	    }

	    // ---- Si lleg una trama por RS485 ----
	    if (ready_u1)
 80018f0:	4b12      	ldr	r3, [pc, #72]	@ (800193c <main+0xa8>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d006      	beq.n	8001906 <main+0x72>
	    {
	        ready_u1 = 0;
 80018f8:	4b10      	ldr	r3, [pc, #64]	@ (800193c <main+0xa8>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
	        procesar_trama(frame_buf_uart1, SRC_RS485);
 80018fe:	2101      	movs	r1, #1
 8001900:	480f      	ldr	r0, [pc, #60]	@ (8001940 <main+0xac>)
 8001902:	f7ff fe85 	bl	8001610 <procesar_trama>
	    }

	    // ---- Actualizar amplitud continuamente ----
	    uint16_t pot_raw = leer_pot();
 8001906:	f7ff fd11 	bl	800132c <leer_pot>
 800190a:	4603      	mov	r3, r0
 800190c:	80fb      	strh	r3, [r7, #6]
	    uint16_t amp = mapear_amplitud(pot_raw);
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fca3 	bl	800125c <mapear_amplitud>
 8001916:	4603      	mov	r3, r0
 8001918:	80bb      	strh	r3, [r7, #4]
	    aplicar_amplitud(amp);
 800191a:	88bb      	ldrh	r3, [r7, #4]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fcd1 	bl	80012c4 <aplicar_amplitud>
  {
 8001922:	e7da      	b.n	80018da <main+0x46>
 8001924:	2000022e 	.word	0x2000022e
 8001928:	200001c4 	.word	0x200001c4
 800192c:	20000252 	.word	0x20000252
 8001930:	2000017c 	.word	0x2000017c
 8001934:	2000022d 	.word	0x2000022d
 8001938:	2000020c 	.word	0x2000020c
 800193c:	20000251 	.word	0x20000251
 8001940:	20000230 	.word	0x20000230

08001944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b094      	sub	sp, #80	@ 0x50
 8001948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	2234      	movs	r2, #52	@ 0x34
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f004 fb26 	bl	8005fa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001958:	f107 0308 	add.w	r3, r7, #8
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001968:	2300      	movs	r3, #0
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <SystemClock_Config+0xd4>)
 800196e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001970:	4a29      	ldr	r2, [pc, #164]	@ (8001a18 <SystemClock_Config+0xd4>)
 8001972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001976:	6413      	str	r3, [r2, #64]	@ 0x40
 8001978:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <SystemClock_Config+0xd4>)
 800197a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001984:	2300      	movs	r3, #0
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <SystemClock_Config+0xd8>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001990:	4a22      	ldr	r2, [pc, #136]	@ (8001a1c <SystemClock_Config+0xd8>)
 8001992:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	4b20      	ldr	r3, [pc, #128]	@ (8001a1c <SystemClock_Config+0xd8>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019a4:	2302      	movs	r3, #2
 80019a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a8:	2301      	movs	r3, #1
 80019aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ac:	2310      	movs	r3, #16
 80019ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b0:	2302      	movs	r3, #2
 80019b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019b4:	2300      	movs	r3, #0
 80019b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019b8:	2308      	movs	r3, #8
 80019ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 80019bc:	2364      	movs	r3, #100	@ 0x64
 80019be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019c0:	2302      	movs	r3, #2
 80019c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019c4:	2302      	movs	r3, #2
 80019c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019c8:	2302      	movs	r3, #2
 80019ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019cc:	f107 031c 	add.w	r3, r7, #28
 80019d0:	4618      	mov	r0, r3
 80019d2:	f002 fcd5 	bl	8004380 <HAL_RCC_OscConfig>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80019dc:	f000 f9cc 	bl	8001d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e0:	230f      	movs	r3, #15
 80019e2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019e4:	2302      	movs	r3, #2
 80019e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019e8:	2300      	movs	r3, #0
 80019ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80019f8:	f107 0308 	add.w	r3, r7, #8
 80019fc:	2103      	movs	r1, #3
 80019fe:	4618      	mov	r0, r3
 8001a00:	f002 f974 	bl	8003cec <HAL_RCC_ClockConfig>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001a0a:	f000 f9b5 	bl	8001d78 <Error_Handler>
  }
}
 8001a0e:	bf00      	nop
 8001a10:	3750      	adds	r7, #80	@ 0x50
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40007000 	.word	0x40007000

08001a20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a26:	463b      	mov	r3, r7
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a32:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a34:	4a21      	ldr	r2, [pc, #132]	@ (8001abc <MX_ADC1_Init+0x9c>)
 8001a36:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a38:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a44:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a50:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a58:	4b17      	ldr	r3, [pc, #92]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a5e:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a60:	4a17      	ldr	r2, [pc, #92]	@ (8001ac0 <MX_ADC1_Init+0xa0>)
 8001a62:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a64:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a6a:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a70:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a7e:	480e      	ldr	r0, [pc, #56]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001a80:	f000 fc66 	bl	8002350 <HAL_ADC_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a8a:	f000 f975 	bl	8001d78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a92:	2301      	movs	r3, #1
 8001a94:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	@ (8001ab8 <MX_ADC1_Init+0x98>)
 8001aa0:	f000 fe04 	bl	80026ac <HAL_ADC_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001aaa:	f000 f965 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000078 	.word	0x20000078
 8001abc:	40012000 	.word	0x40012000
 8001ac0:	0f000001 	.word	0x0f000001

08001ac4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001aca:	463b      	mov	r3, r7
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <MX_DAC_Init+0x4c>)
 8001ad4:	4a0f      	ldr	r2, [pc, #60]	@ (8001b14 <MX_DAC_Init+0x50>)
 8001ad6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001ad8:	480d      	ldr	r0, [pc, #52]	@ (8001b10 <MX_DAC_Init+0x4c>)
 8001ada:	f001 f926 	bl	8002d2a <HAL_DAC_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001ae4:	f000 f948 	bl	8001d78 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001ae8:	2324      	movs	r3, #36	@ 0x24
 8001aea:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001af0:	463b      	mov	r3, r7
 8001af2:	2200      	movs	r2, #0
 8001af4:	4619      	mov	r1, r3
 8001af6:	4806      	ldr	r0, [pc, #24]	@ (8001b10 <MX_DAC_Init+0x4c>)
 8001af8:	f001 fa65 	bl	8002fc6 <HAL_DAC_ConfigChannel>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001b02:	f000 f939 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200000c0 	.word	0x200000c0
 8001b14:	40007400 	.word	0x40007400

08001b18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b1e:	f107 0308 	add.w	r3, r7, #8
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b2c:	463b      	mov	r3, r7
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b34:	4b1d      	ldr	r3, [pc, #116]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b42:	4b1a      	ldr	r3, [pc, #104]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 833;
 8001b48:	4b18      	ldr	r3, [pc, #96]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b4a:	f240 3241 	movw	r2, #833	@ 0x341
 8001b4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b50:	4b16      	ldr	r3, [pc, #88]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b56:	4b15      	ldr	r3, [pc, #84]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b58:	2280      	movs	r2, #128	@ 0x80
 8001b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b5c:	4813      	ldr	r0, [pc, #76]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b5e:	f002 fead 	bl	80048bc <HAL_TIM_Base_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b68:	f000 f906 	bl	8001d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b72:	f107 0308 	add.w	r3, r7, #8
 8001b76:	4619      	mov	r1, r3
 8001b78:	480c      	ldr	r0, [pc, #48]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b7a:	f002 feee 	bl	800495a <HAL_TIM_ConfigClockSource>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001b84:	f000 f8f8 	bl	8001d78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b88:	2320      	movs	r3, #32
 8001b8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b90:	463b      	mov	r3, r7
 8001b92:	4619      	mov	r1, r3
 8001b94:	4805      	ldr	r0, [pc, #20]	@ (8001bac <MX_TIM2_Init+0x94>)
 8001b96:	f003 f8e7 	bl	8004d68 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ba0:	f000 f8ea 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20000134 	.word	0x20000134

08001bb0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bb6:	4a12      	ldr	r2, [pc, #72]	@ (8001c00 <MX_USART1_UART_Init+0x50>)
 8001bb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bce:	4b0b      	ldr	r3, [pc, #44]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001be6:	4805      	ldr	r0, [pc, #20]	@ (8001bfc <MX_USART1_UART_Init+0x4c>)
 8001be8:	f003 f93a 	bl	8004e60 <HAL_UART_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bf2:	f000 f8c1 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	2000017c 	.word	0x2000017c
 8001c00:	40011000 	.word	0x40011000

08001c04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c0a:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <MX_USART2_UART_Init+0x50>)
 8001c0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c0e:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c16:	4b0e      	ldr	r3, [pc, #56]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c22:	4b0b      	ldr	r3, [pc, #44]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c28:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c2a:	220c      	movs	r2, #12
 8001c2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c2e:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c34:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c3a:	4805      	ldr	r0, [pc, #20]	@ (8001c50 <MX_USART2_UART_Init+0x4c>)
 8001c3c:	f003 f910 	bl	8004e60 <HAL_UART_Init>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c46:	f000 f897 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200001c4 	.word	0x200001c4
 8001c54:	40004400 	.word	0x40004400

08001c58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <MX_DMA_Init+0x3c>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	4a0b      	ldr	r2, [pc, #44]	@ (8001c94 <MX_DMA_Init+0x3c>)
 8001c68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6e:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <MX_DMA_Init+0x3c>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	2010      	movs	r0, #16
 8001c80:	f001 f81d 	bl	8002cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c84:	2010      	movs	r0, #16
 8001c86:	f001 f836 	bl	8002cf6 <HAL_NVIC_EnableIRQ>

}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40023800 	.word	0x40023800

08001c98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	@ 0x28
 8001c9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9e:	f107 0314 	add.w	r3, r7, #20
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	60da      	str	r2, [r3, #12]
 8001cac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	4a2d      	ldr	r2, [pc, #180]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cb8:	f043 0304 	orr.w	r3, r3, #4
 8001cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbe:	4b2b      	ldr	r3, [pc, #172]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	f003 0304 	and.w	r3, r3, #4
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	4b27      	ldr	r3, [pc, #156]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a26      	ldr	r2, [pc, #152]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b24      	ldr	r3, [pc, #144]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	4b20      	ldr	r3, [pc, #128]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a1f      	ldr	r2, [pc, #124]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a18      	ldr	r2, [pc, #96]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001d0c:	f043 0302 	orr.w	r3, r3, #2
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b16      	ldr	r3, [pc, #88]	@ (8001d6c <MX_GPIO_Init+0xd4>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001d24:	4812      	ldr	r0, [pc, #72]	@ (8001d70 <MX_GPIO_Init+0xd8>)
 8001d26:	f001 ffc7 	bl	8003cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d30:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	f107 0314 	add.w	r3, r7, #20
 8001d3e:	4619      	mov	r1, r3
 8001d40:	480c      	ldr	r0, [pc, #48]	@ (8001d74 <MX_GPIO_Init+0xdc>)
 8001d42:	f001 fe25 	bl	8003990 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin RS485_DE_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|RS485_DE_Pin;
 8001d46:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001d4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4804      	ldr	r0, [pc, #16]	@ (8001d70 <MX_GPIO_Init+0xd8>)
 8001d60:	f001 fe16 	bl	8003990 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d64:	bf00      	nop
 8001d66:	3728      	adds	r7, #40	@ 0x28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020000 	.word	0x40020000
 8001d74:	40020800 	.word	0x40020800

08001d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d7c:	b672      	cpsid	i
}
 8001d7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <Error_Handler+0x8>

08001d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	607b      	str	r3, [r7, #4]
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <HAL_MspInit+0x4c>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd0 <HAL_MspInit+0x4c>)
 8001d94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <HAL_MspInit+0x4c>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001da2:	607b      	str	r3, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	603b      	str	r3, [r7, #0]
 8001daa:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <HAL_MspInit+0x4c>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	4a08      	ldr	r2, [pc, #32]	@ (8001dd0 <HAL_MspInit+0x4c>)
 8001db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <HAL_MspInit+0x4c>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dbe:	603b      	str	r3, [r7, #0]
 8001dc0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dc2:	2007      	movs	r0, #7
 8001dc4:	f000 ff70 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800

08001dd4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a17      	ldr	r2, [pc, #92]	@ (8001e50 <HAL_ADC_MspInit+0x7c>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d127      	bne.n	8001e46 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b16      	ldr	r3, [pc, #88]	@ (8001e54 <HAL_ADC_MspInit+0x80>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfe:	4a15      	ldr	r2, [pc, #84]	@ (8001e54 <HAL_ADC_MspInit+0x80>)
 8001e00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e06:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <HAL_ADC_MspInit+0x80>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b0f      	ldr	r3, [pc, #60]	@ (8001e54 <HAL_ADC_MspInit+0x80>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e54 <HAL_ADC_MspInit+0x80>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e22:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <HAL_ADC_MspInit+0x80>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e32:	2303      	movs	r3, #3
 8001e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	f107 0314 	add.w	r3, r7, #20
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4805      	ldr	r0, [pc, #20]	@ (8001e58 <HAL_ADC_MspInit+0x84>)
 8001e42:	f001 fda5 	bl	8003990 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e46:	bf00      	nop
 8001e48:	3728      	adds	r7, #40	@ 0x28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40012000 	.word	0x40012000
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020000 	.word	0x40020000

08001e5c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	@ 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a2f      	ldr	r2, [pc, #188]	@ (8001f38 <HAL_DAC_MspInit+0xdc>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d158      	bne.n	8001f30 <HAL_DAC_MspInit+0xd4>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	4b2e      	ldr	r3, [pc, #184]	@ (8001f3c <HAL_DAC_MspInit+0xe0>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	4a2d      	ldr	r2, [pc, #180]	@ (8001f3c <HAL_DAC_MspInit+0xe0>)
 8001e88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8001f3c <HAL_DAC_MspInit+0xe0>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b27      	ldr	r3, [pc, #156]	@ (8001f3c <HAL_DAC_MspInit+0xe0>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a26      	ldr	r2, [pc, #152]	@ (8001f3c <HAL_DAC_MspInit+0xe0>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b24      	ldr	r3, [pc, #144]	@ (8001f3c <HAL_DAC_MspInit+0xe0>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001eb6:	2310      	movs	r3, #16
 8001eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec2:	f107 0314 	add.w	r3, r7, #20
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	481d      	ldr	r0, [pc, #116]	@ (8001f40 <HAL_DAC_MspInit+0xe4>)
 8001eca:	f001 fd61 	bl	8003990 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001ece:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f48 <HAL_DAC_MspInit+0xec>)
 8001ed2:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001ed6:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001eda:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001edc:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001ede:	2240      	movs	r2, #64	@ 0x40
 8001ee0:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee2:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001ee8:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001eea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eee:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ef0:	4b14      	ldr	r3, [pc, #80]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001ef2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ef6:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ef8:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001efa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001efe:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001f00:	4b10      	ldr	r3, [pc, #64]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001f02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f06:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001f08:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001f14:	480b      	ldr	r0, [pc, #44]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001f16:	f001 f939 	bl	800318c <HAL_DMA_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001f20:	f7ff ff2a 	bl	8001d78 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a07      	ldr	r2, [pc, #28]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	4a06      	ldr	r2, [pc, #24]	@ (8001f44 <HAL_DAC_MspInit+0xe8>)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001f30:	bf00      	nop
 8001f32:	3728      	adds	r7, #40	@ 0x28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40007400 	.word	0x40007400
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020000 	.word	0x40020000
 8001f44:	200000d4 	.word	0x200000d4
 8001f48:	40026088 	.word	0x40026088

08001f4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f5c:	d10d      	bne.n	8001f7a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <HAL_TIM_Base_MspInit+0x3c>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a08      	ldr	r2, [pc, #32]	@ (8001f88 <HAL_TIM_Base_MspInit+0x3c>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <HAL_TIM_Base_MspInit+0x3c>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40023800 	.word	0x40023800

08001f8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08c      	sub	sp, #48	@ 0x30
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 031c 	add.w	r3, r7, #28
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a3a      	ldr	r2, [pc, #232]	@ (8002094 <HAL_UART_MspInit+0x108>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d135      	bne.n	800201a <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	4b39      	ldr	r3, [pc, #228]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb6:	4a38      	ldr	r2, [pc, #224]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8001fb8:	f043 0310 	orr.w	r3, r3, #16
 8001fbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fbe:	4b36      	ldr	r3, [pc, #216]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	61bb      	str	r3, [r7, #24]
 8001fc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	4b32      	ldr	r3, [pc, #200]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4a31      	ldr	r2, [pc, #196]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fda:	4b2f      	ldr	r3, [pc, #188]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	617b      	str	r3, [r7, #20]
 8001fe4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fe6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ff8:	2307      	movs	r3, #7
 8001ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 031c 	add.w	r3, r7, #28
 8002000:	4619      	mov	r1, r3
 8002002:	4826      	ldr	r0, [pc, #152]	@ (800209c <HAL_UART_MspInit+0x110>)
 8002004:	f001 fcc4 	bl	8003990 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002008:	2200      	movs	r2, #0
 800200a:	2100      	movs	r1, #0
 800200c:	2025      	movs	r0, #37	@ 0x25
 800200e:	f000 fe56 	bl	8002cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002012:	2025      	movs	r0, #37	@ 0x25
 8002014:	f000 fe6f 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002018:	e038      	b.n	800208c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a20      	ldr	r2, [pc, #128]	@ (80020a0 <HAL_UART_MspInit+0x114>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d133      	bne.n	800208c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002024:	2300      	movs	r3, #0
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	4a1a      	ldr	r2, [pc, #104]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 800202e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002032:	6413      	str	r3, [r2, #64]	@ 0x40
 8002034:	4b18      	ldr	r3, [pc, #96]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002048:	4a13      	ldr	r2, [pc, #76]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <HAL_UART_MspInit+0x10c>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800205c:	230c      	movs	r3, #12
 800205e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002060:	2302      	movs	r3, #2
 8002062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002068:	2303      	movs	r3, #3
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800206c:	2307      	movs	r3, #7
 800206e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002070:	f107 031c 	add.w	r3, r7, #28
 8002074:	4619      	mov	r1, r3
 8002076:	4809      	ldr	r0, [pc, #36]	@ (800209c <HAL_UART_MspInit+0x110>)
 8002078:	f001 fc8a 	bl	8003990 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800207c:	2200      	movs	r2, #0
 800207e:	2100      	movs	r1, #0
 8002080:	2026      	movs	r0, #38	@ 0x26
 8002082:	f000 fe1c 	bl	8002cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002086:	2026      	movs	r0, #38	@ 0x26
 8002088:	f000 fe35 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
}
 800208c:	bf00      	nop
 800208e:	3730      	adds	r7, #48	@ 0x30
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40011000 	.word	0x40011000
 8002098:	40023800 	.word	0x40023800
 800209c:	40020000 	.word	0x40020000
 80020a0:	40004400 	.word	0x40004400

080020a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <NMI_Handler+0x4>

080020ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b0:	bf00      	nop
 80020b2:	e7fd      	b.n	80020b0 <HardFault_Handler+0x4>

080020b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b8:	bf00      	nop
 80020ba:	e7fd      	b.n	80020b8 <MemManage_Handler+0x4>

080020bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c0:	bf00      	nop
 80020c2:	e7fd      	b.n	80020c0 <BusFault_Handler+0x4>

080020c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <UsageFault_Handler+0x4>

080020cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020d0:	bf00      	nop
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020fa:	f000 f8e5 	bl	80022c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8002108:	4802      	ldr	r0, [pc, #8]	@ (8002114 <DMA1_Stream5_IRQHandler+0x10>)
 800210a:	f001 f9d7 	bl	80034bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	200000d4 	.word	0x200000d4

08002118 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800211c:	4802      	ldr	r0, [pc, #8]	@ (8002128 <USART1_IRQHandler+0x10>)
 800211e:	f002 ff9f 	bl	8005060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	2000017c 	.word	0x2000017c

0800212c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002130:	4802      	ldr	r0, [pc, #8]	@ (800213c <USART2_IRQHandler+0x10>)
 8002132:	f002 ff95 	bl	8005060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	200001c4 	.word	0x200001c4

08002140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002148:	4a14      	ldr	r2, [pc, #80]	@ (800219c <_sbrk+0x5c>)
 800214a:	4b15      	ldr	r3, [pc, #84]	@ (80021a0 <_sbrk+0x60>)
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002154:	4b13      	ldr	r3, [pc, #76]	@ (80021a4 <_sbrk+0x64>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d102      	bne.n	8002162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800215c:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <_sbrk+0x64>)
 800215e:	4a12      	ldr	r2, [pc, #72]	@ (80021a8 <_sbrk+0x68>)
 8002160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002162:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <_sbrk+0x64>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	429a      	cmp	r2, r3
 800216e:	d207      	bcs.n	8002180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002170:	f003 ff20 	bl	8005fb4 <__errno>
 8002174:	4603      	mov	r3, r0
 8002176:	220c      	movs	r2, #12
 8002178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295
 800217e:	e009      	b.n	8002194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002180:	4b08      	ldr	r3, [pc, #32]	@ (80021a4 <_sbrk+0x64>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002186:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <_sbrk+0x64>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	4a05      	ldr	r2, [pc, #20]	@ (80021a4 <_sbrk+0x64>)
 8002190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002192:	68fb      	ldr	r3, [r7, #12]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3718      	adds	r7, #24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20020000 	.word	0x20020000
 80021a0:	00000400 	.word	0x00000400
 80021a4:	20000c58 	.word	0x20000c58
 80021a8:	20000da8 	.word	0x20000da8

080021ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <SystemInit+0x20>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b6:	4a05      	ldr	r2, [pc, #20]	@ (80021cc <SystemInit+0x20>)
 80021b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002208 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021d4:	f7ff ffea 	bl	80021ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021d8:	480c      	ldr	r0, [pc, #48]	@ (800220c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021da:	490d      	ldr	r1, [pc, #52]	@ (8002210 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002214 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e0:	e002      	b.n	80021e8 <LoopCopyDataInit>

080021e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021e6:	3304      	adds	r3, #4

080021e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ec:	d3f9      	bcc.n	80021e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002218 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021f0:	4c0a      	ldr	r4, [pc, #40]	@ (800221c <LoopFillZerobss+0x22>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f4:	e001      	b.n	80021fa <LoopFillZerobss>

080021f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f8:	3204      	adds	r2, #4

080021fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021fc:	d3fb      	bcc.n	80021f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021fe:	f003 fedf 	bl	8005fc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002202:	f7ff fb47 	bl	8001894 <main>
  bx  lr    
 8002206:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800220c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002210:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002214:	08007b68 	.word	0x08007b68
  ldr r2, =_sbss
 8002218:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800221c:	20000da8 	.word	0x20000da8

08002220 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002220:	e7fe      	b.n	8002220 <ADC_IRQHandler>
	...

08002224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002228:	4b0e      	ldr	r3, [pc, #56]	@ (8002264 <HAL_Init+0x40>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0d      	ldr	r2, [pc, #52]	@ (8002264 <HAL_Init+0x40>)
 800222e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002232:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002234:	4b0b      	ldr	r3, [pc, #44]	@ (8002264 <HAL_Init+0x40>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0a      	ldr	r2, [pc, #40]	@ (8002264 <HAL_Init+0x40>)
 800223a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800223e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002240:	4b08      	ldr	r3, [pc, #32]	@ (8002264 <HAL_Init+0x40>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a07      	ldr	r2, [pc, #28]	@ (8002264 <HAL_Init+0x40>)
 8002246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f000 fd2b 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002252:	2000      	movs	r0, #0
 8002254:	f000 f808 	bl	8002268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002258:	f7ff fd94 	bl	8001d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023c00 	.word	0x40023c00

08002268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_InitTick+0x54>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <HAL_InitTick+0x58>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800227e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002282:	fbb2 f3f3 	udiv	r3, r2, r3
 8002286:	4618      	mov	r0, r3
 8002288:	f000 fd43 	bl	8002d12 <HAL_SYSTICK_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e00e      	b.n	80022b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b0f      	cmp	r3, #15
 800229a:	d80a      	bhi.n	80022b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800229c:	2200      	movs	r2, #0
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f000 fd0b 	bl	8002cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a8:	4a06      	ldr	r2, [pc, #24]	@ (80022c4 <HAL_InitTick+0x5c>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e000      	b.n	80022b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20000000 	.word	0x20000000
 80022c0:	20000008 	.word	0x20000008
 80022c4:	20000004 	.word	0x20000004

080022c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <HAL_IncTick+0x20>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_IncTick+0x24>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4413      	add	r3, r2
 80022d8:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <HAL_IncTick+0x24>)
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000008 	.word	0x20000008
 80022ec:	20000c5c 	.word	0x20000c5c

080022f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return uwTick;
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <HAL_GetTick+0x14>)
 80022f6:	681b      	ldr	r3, [r3, #0]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000c5c 	.word	0x20000c5c

08002308 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002310:	f7ff ffee 	bl	80022f0 <HAL_GetTick>
 8002314:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002320:	d005      	beq.n	800232e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002322:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <HAL_Delay+0x44>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	461a      	mov	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4413      	add	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800232e:	bf00      	nop
 8002330:	f7ff ffde 	bl	80022f0 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	429a      	cmp	r2, r3
 800233e:	d8f7      	bhi.n	8002330 <HAL_Delay+0x28>
  {
  }
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000008 	.word	0x20000008

08002350 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002358:	2300      	movs	r3, #0
 800235a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e033      	b.n	80023ce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	2b00      	cmp	r3, #0
 800236c:	d109      	bne.n	8002382 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff fd30 	bl	8001dd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	f003 0310 	and.w	r3, r3, #16
 800238a:	2b00      	cmp	r3, #0
 800238c:	d118      	bne.n	80023c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002396:	f023 0302 	bic.w	r3, r3, #2
 800239a:	f043 0202 	orr.w	r2, r3, #2
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 fab4 	bl	8002910 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	f023 0303 	bic.w	r3, r3, #3
 80023b6:	f043 0201 	orr.w	r2, r3, #1
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80023be:	e001      	b.n	80023c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d101      	bne.n	80023f2 <HAL_ADC_Start+0x1a>
 80023ee:	2302      	movs	r3, #2
 80023f0:	e0b2      	b.n	8002558 <HAL_ADC_Start+0x180>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2201      	movs	r2, #1
 80023f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	2b01      	cmp	r3, #1
 8002406:	d018      	beq.n	800243a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f042 0201 	orr.w	r2, r2, #1
 8002416:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002418:	4b52      	ldr	r3, [pc, #328]	@ (8002564 <HAL_ADC_Start+0x18c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a52      	ldr	r2, [pc, #328]	@ (8002568 <HAL_ADC_Start+0x190>)
 800241e:	fba2 2303 	umull	r2, r3, r2, r3
 8002422:	0c9a      	lsrs	r2, r3, #18
 8002424:	4613      	mov	r3, r2
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	4413      	add	r3, r2
 800242a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800242c:	e002      	b.n	8002434 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	3b01      	subs	r3, #1
 8002432:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f9      	bne.n	800242e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	2b01      	cmp	r3, #1
 8002446:	d17a      	bne.n	800253e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002450:	f023 0301 	bic.w	r3, r3, #1
 8002454:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002466:	2b00      	cmp	r3, #0
 8002468:	d007      	beq.n	800247a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002472:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002486:	d106      	bne.n	8002496 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248c:	f023 0206 	bic.w	r2, r3, #6
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	645a      	str	r2, [r3, #68]	@ 0x44
 8002494:	e002      	b.n	800249c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024a4:	4b31      	ldr	r3, [pc, #196]	@ (800256c <HAL_ADC_Start+0x194>)
 80024a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80024b0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d12a      	bne.n	8002514 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002570 <HAL_ADC_Start+0x198>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d015      	beq.n	80024f4 <HAL_ADC_Start+0x11c>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a29      	ldr	r2, [pc, #164]	@ (8002574 <HAL_ADC_Start+0x19c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d105      	bne.n	80024de <HAL_ADC_Start+0x106>
 80024d2:	4b26      	ldr	r3, [pc, #152]	@ (800256c <HAL_ADC_Start+0x194>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 031f 	and.w	r3, r3, #31
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a25      	ldr	r2, [pc, #148]	@ (8002578 <HAL_ADC_Start+0x1a0>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d136      	bne.n	8002556 <HAL_ADC_Start+0x17e>
 80024e8:	4b20      	ldr	r3, [pc, #128]	@ (800256c <HAL_ADC_Start+0x194>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d130      	bne.n	8002556 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d129      	bne.n	8002556 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002510:	609a      	str	r2, [r3, #8]
 8002512:	e020      	b.n	8002556 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a15      	ldr	r2, [pc, #84]	@ (8002570 <HAL_ADC_Start+0x198>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d11b      	bne.n	8002556 <HAL_ADC_Start+0x17e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d114      	bne.n	8002556 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	e00b      	b.n	8002556 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	f043 0210 	orr.w	r2, r3, #16
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	f043 0201 	orr.w	r2, r3, #1
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	20000000 	.word	0x20000000
 8002568:	431bde83 	.word	0x431bde83
 800256c:	40012300 	.word	0x40012300
 8002570:	40012000 	.word	0x40012000
 8002574:	40012100 	.word	0x40012100
 8002578:	40012200 	.word	0x40012200

0800257c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002598:	d113      	bne.n	80025c2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025a8:	d10b      	bne.n	80025c2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f043 0220 	orr.w	r2, r3, #32
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e063      	b.n	800268a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80025c2:	f7ff fe95 	bl	80022f0 <HAL_GetTick>
 80025c6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025c8:	e021      	b.n	800260e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d01d      	beq.n	800260e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d007      	beq.n	80025e8 <HAL_ADC_PollForConversion+0x6c>
 80025d8:	f7ff fe8a 	bl	80022f0 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d212      	bcs.n	800260e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d00b      	beq.n	800260e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f043 0204 	orr.w	r2, r3, #4
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e03d      	b.n	800268a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b02      	cmp	r3, #2
 800261a:	d1d6      	bne.n	80025ca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f06f 0212 	mvn.w	r2, #18
 8002624:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d123      	bne.n	8002688 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002644:	2b00      	cmp	r3, #0
 8002646:	d11f      	bne.n	8002688 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002660:	2b00      	cmp	r3, #0
 8002662:	d111      	bne.n	8002688 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002668:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d105      	bne.n	8002688 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002680:	f043 0201 	orr.w	r2, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d101      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x1c>
 80026c4:	2302      	movs	r3, #2
 80026c6:	e113      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x244>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b09      	cmp	r3, #9
 80026d6:	d925      	bls.n	8002724 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68d9      	ldr	r1, [r3, #12]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	461a      	mov	r2, r3
 80026e6:	4613      	mov	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	4413      	add	r3, r2
 80026ec:	3b1e      	subs	r3, #30
 80026ee:	2207      	movs	r2, #7
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	43da      	mvns	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	400a      	ands	r2, r1
 80026fc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68d9      	ldr	r1, [r3, #12]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	b29b      	uxth	r3, r3
 800270e:	4618      	mov	r0, r3
 8002710:	4603      	mov	r3, r0
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4403      	add	r3, r0
 8002716:	3b1e      	subs	r3, #30
 8002718:	409a      	lsls	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	e022      	b.n	800276a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6919      	ldr	r1, [r3, #16]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	b29b      	uxth	r3, r3
 8002730:	461a      	mov	r2, r3
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	2207      	movs	r2, #7
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43da      	mvns	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	400a      	ands	r2, r1
 8002746:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6919      	ldr	r1, [r3, #16]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	b29b      	uxth	r3, r3
 8002758:	4618      	mov	r0, r3
 800275a:	4603      	mov	r3, r0
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4403      	add	r3, r0
 8002760:	409a      	lsls	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2b06      	cmp	r3, #6
 8002770:	d824      	bhi.n	80027bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	3b05      	subs	r3, #5
 8002784:	221f      	movs	r2, #31
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	400a      	ands	r2, r1
 8002792:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	4618      	mov	r0, r3
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	3b05      	subs	r3, #5
 80027ae:	fa00 f203 	lsl.w	r2, r0, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80027ba:	e04c      	b.n	8002856 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b0c      	cmp	r3, #12
 80027c2:	d824      	bhi.n	800280e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3b23      	subs	r3, #35	@ 0x23
 80027d6:	221f      	movs	r2, #31
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43da      	mvns	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	400a      	ands	r2, r1
 80027e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	4618      	mov	r0, r3
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	3b23      	subs	r3, #35	@ 0x23
 8002800:	fa00 f203 	lsl.w	r2, r0, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	631a      	str	r2, [r3, #48]	@ 0x30
 800280c:	e023      	b.n	8002856 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	3b41      	subs	r3, #65	@ 0x41
 8002820:	221f      	movs	r2, #31
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43da      	mvns	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	400a      	ands	r2, r1
 800282e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	b29b      	uxth	r3, r3
 800283c:	4618      	mov	r0, r3
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	3b41      	subs	r3, #65	@ 0x41
 800284a:	fa00 f203 	lsl.w	r2, r0, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002856:	4b29      	ldr	r3, [pc, #164]	@ (80028fc <HAL_ADC_ConfigChannel+0x250>)
 8002858:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a28      	ldr	r2, [pc, #160]	@ (8002900 <HAL_ADC_ConfigChannel+0x254>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d10f      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x1d8>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b12      	cmp	r3, #18
 800286a:	d10b      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a1d      	ldr	r2, [pc, #116]	@ (8002900 <HAL_ADC_ConfigChannel+0x254>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d12b      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x23a>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a1c      	ldr	r2, [pc, #112]	@ (8002904 <HAL_ADC_ConfigChannel+0x258>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d003      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0x1f4>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b11      	cmp	r3, #17
 800289e:	d122      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a11      	ldr	r2, [pc, #68]	@ (8002904 <HAL_ADC_ConfigChannel+0x258>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d111      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028c2:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <HAL_ADC_ConfigChannel+0x25c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a11      	ldr	r2, [pc, #68]	@ (800290c <HAL_ADC_ConfigChannel+0x260>)
 80028c8:	fba2 2303 	umull	r2, r3, r2, r3
 80028cc:	0c9a      	lsrs	r2, r3, #18
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028d8:	e002      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	3b01      	subs	r3, #1
 80028de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f9      	bne.n	80028da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	40012300 	.word	0x40012300
 8002900:	40012000 	.word	0x40012000
 8002904:	10000012 	.word	0x10000012
 8002908:	20000000 	.word	0x20000000
 800290c:	431bde83 	.word	0x431bde83

08002910 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002918:	4b79      	ldr	r3, [pc, #484]	@ (8002b00 <ADC_Init+0x1f0>)
 800291a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	431a      	orrs	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002944:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6859      	ldr	r1, [r3, #4]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	021a      	lsls	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002968:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800298a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6899      	ldr	r1, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a2:	4a58      	ldr	r2, [pc, #352]	@ (8002b04 <ADC_Init+0x1f4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d022      	beq.n	80029ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	e00f      	b.n	8002a0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a0c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0202 	bic.w	r2, r2, #2
 8002a1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6899      	ldr	r1, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	7e1b      	ldrb	r3, [r3, #24]
 8002a28:	005a      	lsls	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01b      	beq.n	8002a74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a4a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6859      	ldr	r1, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a66:	3b01      	subs	r3, #1
 8002a68:	035a      	lsls	r2, r3, #13
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	e007      	b.n	8002a84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a82:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	051a      	lsls	r2, r3, #20
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ab8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6899      	ldr	r1, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ac6:	025a      	lsls	r2, r3, #9
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ade:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6899      	ldr	r1, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	029a      	lsls	r2, r3, #10
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	609a      	str	r2, [r3, #8]
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	40012300 	.word	0x40012300
 8002b04:	0f000001 	.word	0x0f000001

08002b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b18:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b24:	4013      	ands	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b3a:	4a04      	ldr	r2, [pc, #16]	@ (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	60d3      	str	r3, [r2, #12]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b54:	4b04      	ldr	r3, [pc, #16]	@ (8002b68 <__NVIC_GetPriorityGrouping+0x18>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	0a1b      	lsrs	r3, r3, #8
 8002b5a:	f003 0307 	and.w	r3, r3, #7
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	db0b      	blt.n	8002b96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	f003 021f 	and.w	r2, r3, #31
 8002b84:	4907      	ldr	r1, [pc, #28]	@ (8002ba4 <__NVIC_EnableIRQ+0x38>)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	e000e100 	.word	0xe000e100

08002ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	6039      	str	r1, [r7, #0]
 8002bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	db0a      	blt.n	8002bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	490c      	ldr	r1, [pc, #48]	@ (8002bf4 <__NVIC_SetPriority+0x4c>)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	0112      	lsls	r2, r2, #4
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	440b      	add	r3, r1
 8002bcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bd0:	e00a      	b.n	8002be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	4908      	ldr	r1, [pc, #32]	@ (8002bf8 <__NVIC_SetPriority+0x50>)
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	3b04      	subs	r3, #4
 8002be0:	0112      	lsls	r2, r2, #4
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	440b      	add	r3, r1
 8002be6:	761a      	strb	r2, [r3, #24]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000e100 	.word	0xe000e100
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	@ 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f1c3 0307 	rsb	r3, r3, #7
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	bf28      	it	cs
 8002c1a:	2304      	movcs	r3, #4
 8002c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3304      	adds	r3, #4
 8002c22:	2b06      	cmp	r3, #6
 8002c24:	d902      	bls.n	8002c2c <NVIC_EncodePriority+0x30>
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3b03      	subs	r3, #3
 8002c2a:	e000      	b.n	8002c2e <NVIC_EncodePriority+0x32>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c30:	f04f 32ff 	mov.w	r2, #4294967295
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	401a      	ands	r2, r3
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c44:	f04f 31ff 	mov.w	r1, #4294967295
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4e:	43d9      	mvns	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c54:	4313      	orrs	r3, r2
         );
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3724      	adds	r7, #36	@ 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
	...

08002c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c74:	d301      	bcc.n	8002c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00f      	b.n	8002c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca4 <SysTick_Config+0x40>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c82:	210f      	movs	r1, #15
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f7ff ff8e 	bl	8002ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <SysTick_Config+0x40>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c92:	4b04      	ldr	r3, [pc, #16]	@ (8002ca4 <SysTick_Config+0x40>)
 8002c94:	2207      	movs	r2, #7
 8002c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	e000e010 	.word	0xe000e010

08002ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff ff29 	bl	8002b08 <__NVIC_SetPriorityGrouping>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b086      	sub	sp, #24
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd0:	f7ff ff3e 	bl	8002b50 <__NVIC_GetPriorityGrouping>
 8002cd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	6978      	ldr	r0, [r7, #20]
 8002cdc:	f7ff ff8e 	bl	8002bfc <NVIC_EncodePriority>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff5d 	bl	8002ba8 <__NVIC_SetPriority>
}
 8002cee:	bf00      	nop
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff ff31 	bl	8002b6c <__NVIC_EnableIRQ>
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff ffa2 	bl	8002c64 <SysTick_Config>
 8002d20:	4603      	mov	r3, r0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e014      	b.n	8002d66 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	791b      	ldrb	r3, [r3, #4]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d105      	bne.n	8002d52 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff f885 	bl	8001e5c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2202      	movs	r2, #2
 8002d56:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
 8002d7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0a2      	b.n	8002ece <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	795b      	ldrb	r3, [r3, #5]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_DAC_Start_DMA+0x24>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e09c      	b.n	8002ece <HAL_DAC_Start_DMA+0x15e>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d129      	bne.n	8002dfa <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	4a4b      	ldr	r2, [pc, #300]	@ (8002ed8 <HAL_DAC_Start_DMA+0x168>)
 8002dac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	4a4a      	ldr	r2, [pc, #296]	@ (8002edc <HAL_DAC_Start_DMA+0x16c>)
 8002db4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	4a49      	ldr	r2, [pc, #292]	@ (8002ee0 <HAL_DAC_Start_DMA+0x170>)
 8002dbc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002dcc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_DAC_Start_DMA+0x6c>
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d005      	beq.n	8002de6 <HAL_DAC_Start_DMA+0x76>
 8002dda:	e009      	b.n	8002df0 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	3308      	adds	r3, #8
 8002de2:	613b      	str	r3, [r7, #16]
        break;
 8002de4:	e033      	b.n	8002e4e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	330c      	adds	r3, #12
 8002dec:	613b      	str	r3, [r7, #16]
        break;
 8002dee:	e02e      	b.n	8002e4e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	3310      	adds	r3, #16
 8002df6:	613b      	str	r3, [r7, #16]
        break;
 8002df8:	e029      	b.n	8002e4e <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	4a39      	ldr	r2, [pc, #228]	@ (8002ee4 <HAL_DAC_Start_DMA+0x174>)
 8002e00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	4a38      	ldr	r2, [pc, #224]	@ (8002ee8 <HAL_DAC_Start_DMA+0x178>)
 8002e08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	4a37      	ldr	r2, [pc, #220]	@ (8002eec <HAL_DAC_Start_DMA+0x17c>)
 8002e10:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002e20:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_DAC_Start_DMA+0xc0>
 8002e28:	6a3b      	ldr	r3, [r7, #32]
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d005      	beq.n	8002e3a <HAL_DAC_Start_DMA+0xca>
 8002e2e:	e009      	b.n	8002e44 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3314      	adds	r3, #20
 8002e36:	613b      	str	r3, [r7, #16]
        break;
 8002e38:	e009      	b.n	8002e4e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	3318      	adds	r3, #24
 8002e40:	613b      	str	r3, [r7, #16]
        break;
 8002e42:	e004      	b.n	8002e4e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	331c      	adds	r3, #28
 8002e4a:	613b      	str	r3, [r7, #16]
        break;
 8002e4c:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d111      	bne.n	8002e78 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e62:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6898      	ldr	r0, [r3, #8]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	f000 fa3b 	bl	80032e8 <HAL_DMA_Start_IT>
 8002e72:	4603      	mov	r3, r0
 8002e74:	75fb      	strb	r3, [r7, #23]
 8002e76:	e010      	b.n	8002e9a <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002e86:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	68d8      	ldr	r0, [r3, #12]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	f000 fa29 	bl	80032e8 <HAL_DMA_Start_IT>
 8002e96:	4603      	mov	r3, r0
 8002e98:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002ea0:	7dfb      	ldrb	r3, [r7, #23]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6819      	ldr	r1, [r3, #0]
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	e005      	b.n	8002ecc <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	f043 0204 	orr.w	r2, r3, #4
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002ecc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	08003079 	.word	0x08003079
 8002edc:	0800309b 	.word	0x0800309b
 8002ee0:	080030b7 	.word	0x080030b7
 8002ee4:	08003121 	.word	0x08003121
 8002ee8:	08003143 	.word	0x08003143
 8002eec:	0800315f 	.word	0x0800315f

08002ef0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e03e      	b.n	8002f82 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6819      	ldr	r1, [r3, #0]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43da      	mvns	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	400a      	ands	r2, r1
 8002f20:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6819      	ldr	r1, [r3, #0]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	f003 0310 	and.w	r3, r3, #16
 8002f2e:	2201      	movs	r2, #1
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43da      	mvns	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	400a      	ands	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10d      	bne.n	8002f60 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f000 fa25 	bl	8003398 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	e00c      	b.n	8002f7a <HAL_DAC_Stop_DMA+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 fa17 	bl	8003398 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002f78:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b089      	sub	sp, #36	@ 0x24
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	60f8      	str	r0, [r7, #12]
 8002fce:	60b9      	str	r1, [r7, #8]
 8002fd0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d002      	beq.n	8002fe2 <HAL_DAC_ConfigChannel+0x1c>
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e042      	b.n	800306c <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	795b      	ldrb	r3, [r3, #5]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_DAC_ConfigChannel+0x2c>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e03c      	b.n	800306c <HAL_DAC_ConfigChannel+0xa6>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f003 0310 	and.w	r3, r3, #16
 800300c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003014:	43db      	mvns	r3, r3
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4013      	ands	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	4313      	orrs	r3, r2
 8003026:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6819      	ldr	r1, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f003 0310 	and.w	r3, r3, #16
 800304e:	22c0      	movs	r2, #192	@ 0xc0
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	43da      	mvns	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	400a      	ands	r2, r1
 800305c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2201      	movs	r2, #1
 8003062:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800306a:	7ffb      	ldrb	r3, [r7, #31]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3724      	adds	r7, #36	@ 0x24
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003084:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7ff ff7f 	bl	8002f8a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	711a      	strb	r2, [r3, #4]
}
 8003092:	bf00      	nop
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b084      	sub	sp, #16
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f7ff ff78 	bl	8002f9e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80030ae:	bf00      	nop
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b084      	sub	sp, #16
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	f043 0204 	orr.w	r2, r3, #4
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f7ff ff6e 	bl	8002fb2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2201      	movs	r2, #1
 80030da:	711a      	strb	r2, [r3, #4]
}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800312c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f7ff ffd8 	bl	80030e4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	711a      	strb	r2, [r3, #4]
}
 800313a:	bf00      	nop
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b084      	sub	sp, #16
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800314e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f7ff ffd1 	bl	80030f8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b084      	sub	sp, #16
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	f043 0204 	orr.w	r2, r3, #4
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7ff ffc7 	bl	800310c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2201      	movs	r2, #1
 8003182:	711a      	strb	r2, [r3, #4]
}
 8003184:	bf00      	nop
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003198:	f7ff f8aa 	bl	80022f0 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e099      	b.n	80032dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2202      	movs	r2, #2
 80031ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0201 	bic.w	r2, r2, #1
 80031c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c8:	e00f      	b.n	80031ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031ca:	f7ff f891 	bl	80022f0 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b05      	cmp	r3, #5
 80031d6:	d908      	bls.n	80031ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2220      	movs	r2, #32
 80031dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2203      	movs	r2, #3
 80031e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e078      	b.n	80032dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1e8      	bne.n	80031ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	4b38      	ldr	r3, [pc, #224]	@ (80032e4 <HAL_DMA_Init+0x158>)
 8003204:	4013      	ands	r3, r2
 8003206:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003216:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003222:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800322e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	4313      	orrs	r3, r2
 800323a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	2b04      	cmp	r3, #4
 8003242:	d107      	bne.n	8003254 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324c:	4313      	orrs	r3, r2
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	4313      	orrs	r3, r2
 8003252:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f023 0307 	bic.w	r3, r3, #7
 800326a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	4313      	orrs	r3, r2
 8003274:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	2b04      	cmp	r3, #4
 800327c:	d117      	bne.n	80032ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	4313      	orrs	r3, r2
 8003286:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00e      	beq.n	80032ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 fb01 	bl	8003898 <DMA_CheckFifoParam>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2240      	movs	r2, #64	@ 0x40
 80032a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80032aa:	2301      	movs	r3, #1
 80032ac:	e016      	b.n	80032dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 fab8 	bl	800382c <DMA_CalcBaseAndBitshift>
 80032bc:	4603      	mov	r3, r0
 80032be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c4:	223f      	movs	r2, #63	@ 0x3f
 80032c6:	409a      	lsls	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3718      	adds	r7, #24
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	f010803f 	.word	0xf010803f

080032e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
 80032f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_DMA_Start_IT+0x26>
 800330a:	2302      	movs	r3, #2
 800330c:	e040      	b.n	8003390 <HAL_DMA_Start_IT+0xa8>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d12f      	bne.n	8003382 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2202      	movs	r2, #2
 8003326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 fa4a 	bl	80037d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	223f      	movs	r2, #63	@ 0x3f
 8003342:	409a      	lsls	r2, r3
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0216 	orr.w	r2, r2, #22
 8003356:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0208 	orr.w	r2, r2, #8
 800336e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0201 	orr.w	r2, r2, #1
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	e005      	b.n	800338e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800338a:	2302      	movs	r3, #2
 800338c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800338e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033a6:	f7fe ffa3 	bl	80022f0 <HAL_GetTick>
 80033aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d008      	beq.n	80033ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2280      	movs	r2, #128	@ 0x80
 80033bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e052      	b.n	8003470 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 0216 	bic.w	r2, r2, #22
 80033d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695a      	ldr	r2, [r3, #20]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d103      	bne.n	80033fa <HAL_DMA_Abort+0x62>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0208 	bic.w	r2, r2, #8
 8003408:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0201 	bic.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800341a:	e013      	b.n	8003444 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800341c:	f7fe ff68 	bl	80022f0 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b05      	cmp	r3, #5
 8003428:	d90c      	bls.n	8003444 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2220      	movs	r2, #32
 800342e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2203      	movs	r2, #3
 8003434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e015      	b.n	8003470 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1e4      	bne.n	800341c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003456:	223f      	movs	r2, #63	@ 0x3f
 8003458:	409a      	lsls	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d004      	beq.n	8003496 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2280      	movs	r2, #128	@ 0x80
 8003490:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e00c      	b.n	80034b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2205      	movs	r2, #5
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034c8:	4b8e      	ldr	r3, [pc, #568]	@ (8003704 <HAL_DMA_IRQHandler+0x248>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a8e      	ldr	r2, [pc, #568]	@ (8003708 <HAL_DMA_IRQHandler+0x24c>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	0a9b      	lsrs	r3, r3, #10
 80034d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e6:	2208      	movs	r2, #8
 80034e8:	409a      	lsls	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d01a      	beq.n	8003528 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d013      	beq.n	8003528 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 0204 	bic.w	r2, r2, #4
 800350e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003514:	2208      	movs	r2, #8
 8003516:	409a      	lsls	r2, r3
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003520:	f043 0201 	orr.w	r2, r3, #1
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352c:	2201      	movs	r2, #1
 800352e:	409a      	lsls	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4013      	ands	r3, r2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d012      	beq.n	800355e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00b      	beq.n	800355e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354a:	2201      	movs	r2, #1
 800354c:	409a      	lsls	r2, r3
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003556:	f043 0202 	orr.w	r2, r3, #2
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003562:	2204      	movs	r2, #4
 8003564:	409a      	lsls	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d012      	beq.n	8003594 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00b      	beq.n	8003594 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	2204      	movs	r2, #4
 8003582:	409a      	lsls	r2, r3
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358c:	f043 0204 	orr.w	r2, r3, #4
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003598:	2210      	movs	r2, #16
 800359a:	409a      	lsls	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4013      	ands	r3, r2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d043      	beq.n	800362c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d03c      	beq.n	800362c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b6:	2210      	movs	r2, #16
 80035b8:	409a      	lsls	r2, r3
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d018      	beq.n	80035fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d108      	bne.n	80035ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d024      	beq.n	800362c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	4798      	blx	r3
 80035ea:	e01f      	b.n	800362c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d01b      	beq.n	800362c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	4798      	blx	r3
 80035fc:	e016      	b.n	800362c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003608:	2b00      	cmp	r3, #0
 800360a:	d107      	bne.n	800361c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0208 	bic.w	r2, r2, #8
 800361a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003630:	2220      	movs	r2, #32
 8003632:	409a      	lsls	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4013      	ands	r3, r2
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 808f 	beq.w	800375c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0310 	and.w	r3, r3, #16
 8003648:	2b00      	cmp	r3, #0
 800364a:	f000 8087 	beq.w	800375c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003652:	2220      	movs	r2, #32
 8003654:	409a      	lsls	r2, r3
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b05      	cmp	r3, #5
 8003664:	d136      	bne.n	80036d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0216 	bic.w	r2, r2, #22
 8003674:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695a      	ldr	r2, [r3, #20]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003684:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	d103      	bne.n	8003696 <HAL_DMA_IRQHandler+0x1da>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003692:	2b00      	cmp	r3, #0
 8003694:	d007      	beq.n	80036a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0208 	bic.w	r2, r2, #8
 80036a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036aa:	223f      	movs	r2, #63	@ 0x3f
 80036ac:	409a      	lsls	r2, r3
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d07e      	beq.n	80037c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	4798      	blx	r3
        }
        return;
 80036d2:	e079      	b.n	80037c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d01d      	beq.n	800371e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d10d      	bne.n	800370c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d031      	beq.n	800375c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	4798      	blx	r3
 8003700:	e02c      	b.n	800375c <HAL_DMA_IRQHandler+0x2a0>
 8003702:	bf00      	nop
 8003704:	20000000 	.word	0x20000000
 8003708:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003710:	2b00      	cmp	r3, #0
 8003712:	d023      	beq.n	800375c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	4798      	blx	r3
 800371c:	e01e      	b.n	800375c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10f      	bne.n	800374c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0210 	bic.w	r2, r2, #16
 800373a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003760:	2b00      	cmp	r3, #0
 8003762:	d032      	beq.n	80037ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b00      	cmp	r3, #0
 800376e:	d022      	beq.n	80037b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2205      	movs	r2, #5
 8003774:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0201 	bic.w	r2, r2, #1
 8003786:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	3301      	adds	r3, #1
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	429a      	cmp	r2, r3
 8003792:	d307      	bcc.n	80037a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1f2      	bne.n	8003788 <HAL_DMA_IRQHandler+0x2cc>
 80037a2:	e000      	b.n	80037a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d005      	beq.n	80037ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	4798      	blx	r3
 80037c6:	e000      	b.n	80037ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80037c8:	bf00      	nop
    }
  }
}
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
 80037dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80037ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	2b40      	cmp	r3, #64	@ 0x40
 80037fc:	d108      	bne.n	8003810 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800380e:	e007      	b.n	8003820 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	60da      	str	r2, [r3, #12]
}
 8003820:	bf00      	nop
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	b2db      	uxtb	r3, r3
 800383a:	3b10      	subs	r3, #16
 800383c:	4a14      	ldr	r2, [pc, #80]	@ (8003890 <DMA_CalcBaseAndBitshift+0x64>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	091b      	lsrs	r3, r3, #4
 8003844:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003846:	4a13      	ldr	r2, [pc, #76]	@ (8003894 <DMA_CalcBaseAndBitshift+0x68>)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4413      	add	r3, r2
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b03      	cmp	r3, #3
 8003858:	d909      	bls.n	800386e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003862:	f023 0303 	bic.w	r3, r3, #3
 8003866:	1d1a      	adds	r2, r3, #4
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	659a      	str	r2, [r3, #88]	@ 0x58
 800386c:	e007      	b.n	800387e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003876:	f023 0303 	bic.w	r3, r3, #3
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003882:	4618      	mov	r0, r3
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	aaaaaaab 	.word	0xaaaaaaab
 8003894:	08007944 	.word	0x08007944

08003898 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a0:	2300      	movs	r3, #0
 80038a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d11f      	bne.n	80038f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b03      	cmp	r3, #3
 80038b6:	d856      	bhi.n	8003966 <DMA_CheckFifoParam+0xce>
 80038b8:	a201      	add	r2, pc, #4	@ (adr r2, 80038c0 <DMA_CheckFifoParam+0x28>)
 80038ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038be:	bf00      	nop
 80038c0:	080038d1 	.word	0x080038d1
 80038c4:	080038e3 	.word	0x080038e3
 80038c8:	080038d1 	.word	0x080038d1
 80038cc:	08003967 	.word	0x08003967
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d046      	beq.n	800396a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e0:	e043      	b.n	800396a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038ea:	d140      	bne.n	800396e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f0:	e03d      	b.n	800396e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038fa:	d121      	bne.n	8003940 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d837      	bhi.n	8003972 <DMA_CheckFifoParam+0xda>
 8003902:	a201      	add	r2, pc, #4	@ (adr r2, 8003908 <DMA_CheckFifoParam+0x70>)
 8003904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003908:	08003919 	.word	0x08003919
 800390c:	0800391f 	.word	0x0800391f
 8003910:	08003919 	.word	0x08003919
 8003914:	08003931 	.word	0x08003931
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	73fb      	strb	r3, [r7, #15]
      break;
 800391c:	e030      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003922:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d025      	beq.n	8003976 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800392e:	e022      	b.n	8003976 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003934:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003938:	d11f      	bne.n	800397a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800393e:	e01c      	b.n	800397a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d903      	bls.n	800394e <DMA_CheckFifoParam+0xb6>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d003      	beq.n	8003954 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800394c:	e018      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	73fb      	strb	r3, [r7, #15]
      break;
 8003952:	e015      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003958:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00e      	beq.n	800397e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	73fb      	strb	r3, [r7, #15]
      break;
 8003964:	e00b      	b.n	800397e <DMA_CheckFifoParam+0xe6>
      break;
 8003966:	bf00      	nop
 8003968:	e00a      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      break;
 800396a:	bf00      	nop
 800396c:	e008      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      break;
 800396e:	bf00      	nop
 8003970:	e006      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      break;
 8003972:	bf00      	nop
 8003974:	e004      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      break;
 8003976:	bf00      	nop
 8003978:	e002      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      break;   
 800397a:	bf00      	nop
 800397c:	e000      	b.n	8003980 <DMA_CheckFifoParam+0xe8>
      break;
 800397e:	bf00      	nop
    }
  } 
  
  return status; 
 8003980:	7bfb      	ldrb	r3, [r7, #15]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop

08003990 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003990:	b480      	push	{r7}
 8003992:	b089      	sub	sp, #36	@ 0x24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800399e:	2300      	movs	r3, #0
 80039a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039a6:	2300      	movs	r3, #0
 80039a8:	61fb      	str	r3, [r7, #28]
 80039aa:	e165      	b.n	8003c78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039ac:	2201      	movs	r2, #1
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	4013      	ands	r3, r2
 80039be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	f040 8154 	bne.w	8003c72 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d005      	beq.n	80039e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d130      	bne.n	8003a44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	2203      	movs	r2, #3
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a18:	2201      	movs	r2, #1
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4013      	ands	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	091b      	lsrs	r3, r3, #4
 8003a2e:	f003 0201 	and.w	r2, r3, #1
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0303 	and.w	r3, r3, #3
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d017      	beq.n	8003a80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	43db      	mvns	r3, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4013      	ands	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 0303 	and.w	r3, r3, #3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d123      	bne.n	8003ad4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	08da      	lsrs	r2, r3, #3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3208      	adds	r2, #8
 8003a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	220f      	movs	r2, #15
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	08da      	lsrs	r2, r3, #3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3208      	adds	r2, #8
 8003ace:	69b9      	ldr	r1, [r7, #24]
 8003ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	2203      	movs	r2, #3
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	69ba      	ldr	r2, [r7, #24]
 8003ae8:	4013      	ands	r3, r2
 8003aea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f003 0203 	and.w	r2, r3, #3
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f000 80ae 	beq.w	8003c72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
 8003b1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003c90 <HAL_GPIO_Init+0x300>)
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1e:	4a5c      	ldr	r2, [pc, #368]	@ (8003c90 <HAL_GPIO_Init+0x300>)
 8003b20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b26:	4b5a      	ldr	r3, [pc, #360]	@ (8003c90 <HAL_GPIO_Init+0x300>)
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b32:	4a58      	ldr	r2, [pc, #352]	@ (8003c94 <HAL_GPIO_Init+0x304>)
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	089b      	lsrs	r3, r3, #2
 8003b38:	3302      	adds	r3, #2
 8003b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f003 0303 	and.w	r3, r3, #3
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	220f      	movs	r2, #15
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4013      	ands	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a4f      	ldr	r2, [pc, #316]	@ (8003c98 <HAL_GPIO_Init+0x308>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d025      	beq.n	8003baa <HAL_GPIO_Init+0x21a>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a4e      	ldr	r2, [pc, #312]	@ (8003c9c <HAL_GPIO_Init+0x30c>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d01f      	beq.n	8003ba6 <HAL_GPIO_Init+0x216>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a4d      	ldr	r2, [pc, #308]	@ (8003ca0 <HAL_GPIO_Init+0x310>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d019      	beq.n	8003ba2 <HAL_GPIO_Init+0x212>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a4c      	ldr	r2, [pc, #304]	@ (8003ca4 <HAL_GPIO_Init+0x314>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d013      	beq.n	8003b9e <HAL_GPIO_Init+0x20e>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a4b      	ldr	r2, [pc, #300]	@ (8003ca8 <HAL_GPIO_Init+0x318>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d00d      	beq.n	8003b9a <HAL_GPIO_Init+0x20a>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a4a      	ldr	r2, [pc, #296]	@ (8003cac <HAL_GPIO_Init+0x31c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d007      	beq.n	8003b96 <HAL_GPIO_Init+0x206>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a49      	ldr	r2, [pc, #292]	@ (8003cb0 <HAL_GPIO_Init+0x320>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d101      	bne.n	8003b92 <HAL_GPIO_Init+0x202>
 8003b8e:	2306      	movs	r3, #6
 8003b90:	e00c      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003b92:	2307      	movs	r3, #7
 8003b94:	e00a      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003b96:	2305      	movs	r3, #5
 8003b98:	e008      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003b9a:	2304      	movs	r3, #4
 8003b9c:	e006      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e004      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e002      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <HAL_GPIO_Init+0x21c>
 8003baa:	2300      	movs	r3, #0
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	f002 0203 	and.w	r2, r2, #3
 8003bb2:	0092      	lsls	r2, r2, #2
 8003bb4:	4093      	lsls	r3, r2
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bbc:	4935      	ldr	r1, [pc, #212]	@ (8003c94 <HAL_GPIO_Init+0x304>)
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	089b      	lsrs	r3, r3, #2
 8003bc2:	3302      	adds	r3, #2
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bca:	4b3a      	ldr	r3, [pc, #232]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bee:	4a31      	ldr	r2, [pc, #196]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bf4:	4b2f      	ldr	r3, [pc, #188]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4013      	ands	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c18:	4a26      	ldr	r2, [pc, #152]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c1e:	4b25      	ldr	r3, [pc, #148]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	43db      	mvns	r3, r3
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c42:	4a1c      	ldr	r2, [pc, #112]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c48:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	43db      	mvns	r3, r3
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	4013      	ands	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c6c:	4a11      	ldr	r2, [pc, #68]	@ (8003cb4 <HAL_GPIO_Init+0x324>)
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	3301      	adds	r3, #1
 8003c76:	61fb      	str	r3, [r7, #28]
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	2b0f      	cmp	r3, #15
 8003c7c:	f67f ae96 	bls.w	80039ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop
 8003c84:	3724      	adds	r7, #36	@ 0x24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40023800 	.word	0x40023800
 8003c94:	40013800 	.word	0x40013800
 8003c98:	40020000 	.word	0x40020000
 8003c9c:	40020400 	.word	0x40020400
 8003ca0:	40020800 	.word	0x40020800
 8003ca4:	40020c00 	.word	0x40020c00
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	40021400 	.word	0x40021400
 8003cb0:	40021800 	.word	0x40021800
 8003cb4:	40013c00 	.word	0x40013c00

08003cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	807b      	strh	r3, [r7, #2]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cc8:	787b      	ldrb	r3, [r7, #1]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cce:	887a      	ldrh	r2, [r7, #2]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cd4:	e003      	b.n	8003cde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cd6:	887b      	ldrh	r3, [r7, #2]
 8003cd8:	041a      	lsls	r2, r3, #16
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	619a      	str	r2, [r3, #24]
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
	...

08003cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e0cc      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d00:	4b68      	ldr	r3, [pc, #416]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 030f 	and.w	r3, r3, #15
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d90c      	bls.n	8003d28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0e:	4b65      	ldr	r3, [pc, #404]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d16:	4b63      	ldr	r3, [pc, #396]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d001      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e0b8      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d020      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d40:	4b59      	ldr	r3, [pc, #356]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	4a58      	ldr	r2, [pc, #352]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0308 	and.w	r3, r3, #8
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d58:	4b53      	ldr	r3, [pc, #332]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a52      	ldr	r2, [pc, #328]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d64:	4b50      	ldr	r3, [pc, #320]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	494d      	ldr	r1, [pc, #308]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d044      	beq.n	8003e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d107      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8a:	4b47      	ldr	r3, [pc, #284]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d119      	bne.n	8003dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e07f      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d003      	beq.n	8003daa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003da6:	2b03      	cmp	r3, #3
 8003da8:	d107      	bne.n	8003dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003daa:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e06f      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dba:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e067      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dca:	4b37      	ldr	r3, [pc, #220]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f023 0203 	bic.w	r2, r3, #3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	4934      	ldr	r1, [pc, #208]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ddc:	f7fe fa88 	bl	80022f0 <HAL_GetTick>
 8003de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003de2:	e00a      	b.n	8003dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de4:	f7fe fa84 	bl	80022f0 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e04f      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 020c 	and.w	r2, r3, #12
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d1eb      	bne.n	8003de4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e0c:	4b25      	ldr	r3, [pc, #148]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 030f 	and.w	r3, r3, #15
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d20c      	bcs.n	8003e34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1a:	4b22      	ldr	r3, [pc, #136]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e22:	4b20      	ldr	r3, [pc, #128]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 030f 	and.w	r3, r3, #15
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d001      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e032      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d008      	beq.n	8003e52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e40:	4b19      	ldr	r3, [pc, #100]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	4916      	ldr	r1, [pc, #88]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d009      	beq.n	8003e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	490e      	ldr	r1, [pc, #56]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e72:	f000 f855 	bl	8003f20 <HAL_RCC_GetSysClockFreq>
 8003e76:	4602      	mov	r2, r0
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	091b      	lsrs	r3, r3, #4
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	490a      	ldr	r1, [pc, #40]	@ (8003eac <HAL_RCC_ClockConfig+0x1c0>)
 8003e84:	5ccb      	ldrb	r3, [r1, r3]
 8003e86:	fa22 f303 	lsr.w	r3, r2, r3
 8003e8a:	4a09      	ldr	r2, [pc, #36]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e8e:	4b09      	ldr	r3, [pc, #36]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7fe f9e8 	bl	8002268 <HAL_InitTick>

  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	40023c00 	.word	0x40023c00
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	0800792c 	.word	0x0800792c
 8003eb0:	20000000 	.word	0x20000000
 8003eb4:	20000004 	.word	0x20000004

08003eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ebc:	4b03      	ldr	r3, [pc, #12]	@ (8003ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	20000000 	.word	0x20000000

08003ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ed4:	f7ff fff0 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	0a9b      	lsrs	r3, r3, #10
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	4903      	ldr	r1, [pc, #12]	@ (8003ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ee6:	5ccb      	ldrb	r3, [r1, r3]
 8003ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	0800793c 	.word	0x0800793c

08003ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003efc:	f7ff ffdc 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003f00:	4602      	mov	r2, r0
 8003f02:	4b05      	ldr	r3, [pc, #20]	@ (8003f18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	0b5b      	lsrs	r3, r3, #13
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	4903      	ldr	r1, [pc, #12]	@ (8003f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f0e:	5ccb      	ldrb	r3, [r1, r3]
 8003f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	0800793c 	.word	0x0800793c

08003f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f24:	b0ae      	sub	sp, #184	@ 0xb8
 8003f26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003f34:	2300      	movs	r3, #0
 8003f36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f46:	4bcb      	ldr	r3, [pc, #812]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b0c      	cmp	r3, #12
 8003f50:	f200 8206 	bhi.w	8004360 <HAL_RCC_GetSysClockFreq+0x440>
 8003f54:	a201      	add	r2, pc, #4	@ (adr r2, 8003f5c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5a:	bf00      	nop
 8003f5c:	08003f91 	.word	0x08003f91
 8003f60:	08004361 	.word	0x08004361
 8003f64:	08004361 	.word	0x08004361
 8003f68:	08004361 	.word	0x08004361
 8003f6c:	08003f99 	.word	0x08003f99
 8003f70:	08004361 	.word	0x08004361
 8003f74:	08004361 	.word	0x08004361
 8003f78:	08004361 	.word	0x08004361
 8003f7c:	08003fa1 	.word	0x08003fa1
 8003f80:	08004361 	.word	0x08004361
 8003f84:	08004361 	.word	0x08004361
 8003f88:	08004361 	.word	0x08004361
 8003f8c:	08004191 	.word	0x08004191
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f90:	4bb9      	ldr	r3, [pc, #740]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x358>)
 8003f92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f96:	e1e7      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f98:	4bb8      	ldr	r3, [pc, #736]	@ (800427c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003f9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f9e:	e1e3      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fa0:	4bb4      	ldr	r3, [pc, #720]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fac:	4bb1      	ldr	r3, [pc, #708]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d071      	beq.n	800409c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fb8:	4bae      	ldr	r3, [pc, #696]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	099b      	lsrs	r3, r3, #6
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003fc4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003fc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003fda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003fde:	4622      	mov	r2, r4
 8003fe0:	462b      	mov	r3, r5
 8003fe2:	f04f 0000 	mov.w	r0, #0
 8003fe6:	f04f 0100 	mov.w	r1, #0
 8003fea:	0159      	lsls	r1, r3, #5
 8003fec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ff0:	0150      	lsls	r0, r2, #5
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	1a51      	subs	r1, r2, r1
 8003ffa:	6439      	str	r1, [r7, #64]	@ 0x40
 8003ffc:	4629      	mov	r1, r5
 8003ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8004002:	647b      	str	r3, [r7, #68]	@ 0x44
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	f04f 0300 	mov.w	r3, #0
 800400c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004010:	4649      	mov	r1, r9
 8004012:	018b      	lsls	r3, r1, #6
 8004014:	4641      	mov	r1, r8
 8004016:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800401a:	4641      	mov	r1, r8
 800401c:	018a      	lsls	r2, r1, #6
 800401e:	4641      	mov	r1, r8
 8004020:	1a51      	subs	r1, r2, r1
 8004022:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004024:	4649      	mov	r1, r9
 8004026:	eb63 0301 	sbc.w	r3, r3, r1
 800402a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	f04f 0300 	mov.w	r3, #0
 8004034:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004038:	4649      	mov	r1, r9
 800403a:	00cb      	lsls	r3, r1, #3
 800403c:	4641      	mov	r1, r8
 800403e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004042:	4641      	mov	r1, r8
 8004044:	00ca      	lsls	r2, r1, #3
 8004046:	4610      	mov	r0, r2
 8004048:	4619      	mov	r1, r3
 800404a:	4603      	mov	r3, r0
 800404c:	4622      	mov	r2, r4
 800404e:	189b      	adds	r3, r3, r2
 8004050:	633b      	str	r3, [r7, #48]	@ 0x30
 8004052:	462b      	mov	r3, r5
 8004054:	460a      	mov	r2, r1
 8004056:	eb42 0303 	adc.w	r3, r2, r3
 800405a:	637b      	str	r3, [r7, #52]	@ 0x34
 800405c:	f04f 0200 	mov.w	r2, #0
 8004060:	f04f 0300 	mov.w	r3, #0
 8004064:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004068:	4629      	mov	r1, r5
 800406a:	024b      	lsls	r3, r1, #9
 800406c:	4621      	mov	r1, r4
 800406e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004072:	4621      	mov	r1, r4
 8004074:	024a      	lsls	r2, r1, #9
 8004076:	4610      	mov	r0, r2
 8004078:	4619      	mov	r1, r3
 800407a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800407e:	2200      	movs	r2, #0
 8004080:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004084:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004088:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800408c:	f7fc fde6 	bl	8000c5c <__aeabi_uldivmod>
 8004090:	4602      	mov	r2, r0
 8004092:	460b      	mov	r3, r1
 8004094:	4613      	mov	r3, r2
 8004096:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800409a:	e067      	b.n	800416c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800409c:	4b75      	ldr	r3, [pc, #468]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	099b      	lsrs	r3, r3, #6
 80040a2:	2200      	movs	r2, #0
 80040a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040a8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80040ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80040b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80040b6:	2300      	movs	r3, #0
 80040b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80040ba:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80040be:	4622      	mov	r2, r4
 80040c0:	462b      	mov	r3, r5
 80040c2:	f04f 0000 	mov.w	r0, #0
 80040c6:	f04f 0100 	mov.w	r1, #0
 80040ca:	0159      	lsls	r1, r3, #5
 80040cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040d0:	0150      	lsls	r0, r2, #5
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	4621      	mov	r1, r4
 80040d8:	1a51      	subs	r1, r2, r1
 80040da:	62b9      	str	r1, [r7, #40]	@ 0x28
 80040dc:	4629      	mov	r1, r5
 80040de:	eb63 0301 	sbc.w	r3, r3, r1
 80040e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	f04f 0300 	mov.w	r3, #0
 80040ec:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80040f0:	4649      	mov	r1, r9
 80040f2:	018b      	lsls	r3, r1, #6
 80040f4:	4641      	mov	r1, r8
 80040f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040fa:	4641      	mov	r1, r8
 80040fc:	018a      	lsls	r2, r1, #6
 80040fe:	4641      	mov	r1, r8
 8004100:	ebb2 0a01 	subs.w	sl, r2, r1
 8004104:	4649      	mov	r1, r9
 8004106:	eb63 0b01 	sbc.w	fp, r3, r1
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	f04f 0300 	mov.w	r3, #0
 8004112:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004116:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800411a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800411e:	4692      	mov	sl, r2
 8004120:	469b      	mov	fp, r3
 8004122:	4623      	mov	r3, r4
 8004124:	eb1a 0303 	adds.w	r3, sl, r3
 8004128:	623b      	str	r3, [r7, #32]
 800412a:	462b      	mov	r3, r5
 800412c:	eb4b 0303 	adc.w	r3, fp, r3
 8004130:	627b      	str	r3, [r7, #36]	@ 0x24
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	f04f 0300 	mov.w	r3, #0
 800413a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800413e:	4629      	mov	r1, r5
 8004140:	028b      	lsls	r3, r1, #10
 8004142:	4621      	mov	r1, r4
 8004144:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004148:	4621      	mov	r1, r4
 800414a:	028a      	lsls	r2, r1, #10
 800414c:	4610      	mov	r0, r2
 800414e:	4619      	mov	r1, r3
 8004150:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004154:	2200      	movs	r2, #0
 8004156:	673b      	str	r3, [r7, #112]	@ 0x70
 8004158:	677a      	str	r2, [r7, #116]	@ 0x74
 800415a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800415e:	f7fc fd7d 	bl	8000c5c <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4613      	mov	r3, r2
 8004168:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800416c:	4b41      	ldr	r3, [pc, #260]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	0c1b      	lsrs	r3, r3, #16
 8004172:	f003 0303 	and.w	r3, r3, #3
 8004176:	3301      	adds	r3, #1
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800417e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004182:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004186:	fbb2 f3f3 	udiv	r3, r2, r3
 800418a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800418e:	e0eb      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004190:	4b38      	ldr	r3, [pc, #224]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004198:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800419c:	4b35      	ldr	r3, [pc, #212]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d06b      	beq.n	8004280 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a8:	4b32      	ldr	r3, [pc, #200]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x354>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	099b      	lsrs	r3, r3, #6
 80041ae:	2200      	movs	r2, #0
 80041b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80041bc:	2300      	movs	r3, #0
 80041be:	667b      	str	r3, [r7, #100]	@ 0x64
 80041c0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80041c4:	4622      	mov	r2, r4
 80041c6:	462b      	mov	r3, r5
 80041c8:	f04f 0000 	mov.w	r0, #0
 80041cc:	f04f 0100 	mov.w	r1, #0
 80041d0:	0159      	lsls	r1, r3, #5
 80041d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041d6:	0150      	lsls	r0, r2, #5
 80041d8:	4602      	mov	r2, r0
 80041da:	460b      	mov	r3, r1
 80041dc:	4621      	mov	r1, r4
 80041de:	1a51      	subs	r1, r2, r1
 80041e0:	61b9      	str	r1, [r7, #24]
 80041e2:	4629      	mov	r1, r5
 80041e4:	eb63 0301 	sbc.w	r3, r3, r1
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	f04f 0300 	mov.w	r3, #0
 80041f2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80041f6:	4659      	mov	r1, fp
 80041f8:	018b      	lsls	r3, r1, #6
 80041fa:	4651      	mov	r1, sl
 80041fc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004200:	4651      	mov	r1, sl
 8004202:	018a      	lsls	r2, r1, #6
 8004204:	4651      	mov	r1, sl
 8004206:	ebb2 0801 	subs.w	r8, r2, r1
 800420a:	4659      	mov	r1, fp
 800420c:	eb63 0901 	sbc.w	r9, r3, r1
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800421c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004220:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004224:	4690      	mov	r8, r2
 8004226:	4699      	mov	r9, r3
 8004228:	4623      	mov	r3, r4
 800422a:	eb18 0303 	adds.w	r3, r8, r3
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	462b      	mov	r3, r5
 8004232:	eb49 0303 	adc.w	r3, r9, r3
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	f04f 0200 	mov.w	r2, #0
 800423c:	f04f 0300 	mov.w	r3, #0
 8004240:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004244:	4629      	mov	r1, r5
 8004246:	024b      	lsls	r3, r1, #9
 8004248:	4621      	mov	r1, r4
 800424a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800424e:	4621      	mov	r1, r4
 8004250:	024a      	lsls	r2, r1, #9
 8004252:	4610      	mov	r0, r2
 8004254:	4619      	mov	r1, r3
 8004256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800425a:	2200      	movs	r2, #0
 800425c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800425e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004260:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004264:	f7fc fcfa 	bl	8000c5c <__aeabi_uldivmod>
 8004268:	4602      	mov	r2, r0
 800426a:	460b      	mov	r3, r1
 800426c:	4613      	mov	r3, r2
 800426e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004272:	e065      	b.n	8004340 <HAL_RCC_GetSysClockFreq+0x420>
 8004274:	40023800 	.word	0x40023800
 8004278:	00f42400 	.word	0x00f42400
 800427c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004280:	4b3d      	ldr	r3, [pc, #244]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x458>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	099b      	lsrs	r3, r3, #6
 8004286:	2200      	movs	r2, #0
 8004288:	4618      	mov	r0, r3
 800428a:	4611      	mov	r1, r2
 800428c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004290:	653b      	str	r3, [r7, #80]	@ 0x50
 8004292:	2300      	movs	r3, #0
 8004294:	657b      	str	r3, [r7, #84]	@ 0x54
 8004296:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800429a:	4642      	mov	r2, r8
 800429c:	464b      	mov	r3, r9
 800429e:	f04f 0000 	mov.w	r0, #0
 80042a2:	f04f 0100 	mov.w	r1, #0
 80042a6:	0159      	lsls	r1, r3, #5
 80042a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042ac:	0150      	lsls	r0, r2, #5
 80042ae:	4602      	mov	r2, r0
 80042b0:	460b      	mov	r3, r1
 80042b2:	4641      	mov	r1, r8
 80042b4:	1a51      	subs	r1, r2, r1
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	4649      	mov	r1, r9
 80042ba:	eb63 0301 	sbc.w	r3, r3, r1
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f04f 0300 	mov.w	r3, #0
 80042c8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80042cc:	4659      	mov	r1, fp
 80042ce:	018b      	lsls	r3, r1, #6
 80042d0:	4651      	mov	r1, sl
 80042d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042d6:	4651      	mov	r1, sl
 80042d8:	018a      	lsls	r2, r1, #6
 80042da:	4651      	mov	r1, sl
 80042dc:	1a54      	subs	r4, r2, r1
 80042de:	4659      	mov	r1, fp
 80042e0:	eb63 0501 	sbc.w	r5, r3, r1
 80042e4:	f04f 0200 	mov.w	r2, #0
 80042e8:	f04f 0300 	mov.w	r3, #0
 80042ec:	00eb      	lsls	r3, r5, #3
 80042ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042f2:	00e2      	lsls	r2, r4, #3
 80042f4:	4614      	mov	r4, r2
 80042f6:	461d      	mov	r5, r3
 80042f8:	4643      	mov	r3, r8
 80042fa:	18e3      	adds	r3, r4, r3
 80042fc:	603b      	str	r3, [r7, #0]
 80042fe:	464b      	mov	r3, r9
 8004300:	eb45 0303 	adc.w	r3, r5, r3
 8004304:	607b      	str	r3, [r7, #4]
 8004306:	f04f 0200 	mov.w	r2, #0
 800430a:	f04f 0300 	mov.w	r3, #0
 800430e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004312:	4629      	mov	r1, r5
 8004314:	028b      	lsls	r3, r1, #10
 8004316:	4621      	mov	r1, r4
 8004318:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800431c:	4621      	mov	r1, r4
 800431e:	028a      	lsls	r2, r1, #10
 8004320:	4610      	mov	r0, r2
 8004322:	4619      	mov	r1, r3
 8004324:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004328:	2200      	movs	r2, #0
 800432a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800432c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800432e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004332:	f7fc fc93 	bl	8000c5c <__aeabi_uldivmod>
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	4613      	mov	r3, r2
 800433c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004340:	4b0d      	ldr	r3, [pc, #52]	@ (8004378 <HAL_RCC_GetSysClockFreq+0x458>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	0f1b      	lsrs	r3, r3, #28
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800434e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004352:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004356:	fbb2 f3f3 	udiv	r3, r2, r3
 800435a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800435e:	e003      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004360:	4b06      	ldr	r3, [pc, #24]	@ (800437c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004366:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004368:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800436c:	4618      	mov	r0, r3
 800436e:	37b8      	adds	r7, #184	@ 0xb8
 8004370:	46bd      	mov	sp, r7
 8004372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004376:	bf00      	nop
 8004378:	40023800 	.word	0x40023800
 800437c:	00f42400 	.word	0x00f42400

08004380 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e28d      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 8083 	beq.w	80044a6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80043a0:	4b94      	ldr	r3, [pc, #592]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f003 030c 	and.w	r3, r3, #12
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d019      	beq.n	80043e0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80043ac:	4b91      	ldr	r3, [pc, #580]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f003 030c 	and.w	r3, r3, #12
        || \
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d106      	bne.n	80043c6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80043b8:	4b8e      	ldr	r3, [pc, #568]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043c4:	d00c      	beq.n	80043e0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043c6:	4b8b      	ldr	r3, [pc, #556]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80043ce:	2b0c      	cmp	r3, #12
 80043d0:	d112      	bne.n	80043f8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043d2:	4b88      	ldr	r3, [pc, #544]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043de:	d10b      	bne.n	80043f8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e0:	4b84      	ldr	r3, [pc, #528]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d05b      	beq.n	80044a4 <HAL_RCC_OscConfig+0x124>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d157      	bne.n	80044a4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e25a      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004400:	d106      	bne.n	8004410 <HAL_RCC_OscConfig+0x90>
 8004402:	4b7c      	ldr	r3, [pc, #496]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a7b      	ldr	r2, [pc, #492]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	e01d      	b.n	800444c <HAL_RCC_OscConfig+0xcc>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004418:	d10c      	bne.n	8004434 <HAL_RCC_OscConfig+0xb4>
 800441a:	4b76      	ldr	r3, [pc, #472]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a75      	ldr	r2, [pc, #468]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004420:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	4b73      	ldr	r3, [pc, #460]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a72      	ldr	r2, [pc, #456]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 800442c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	e00b      	b.n	800444c <HAL_RCC_OscConfig+0xcc>
 8004434:	4b6f      	ldr	r3, [pc, #444]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a6e      	ldr	r2, [pc, #440]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 800443a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	4b6c      	ldr	r3, [pc, #432]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a6b      	ldr	r2, [pc, #428]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800444a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d013      	beq.n	800447c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004454:	f7fd ff4c 	bl	80022f0 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800445c:	f7fd ff48 	bl	80022f0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b64      	cmp	r3, #100	@ 0x64
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e21f      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446e:	4b61      	ldr	r3, [pc, #388]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0xdc>
 800447a:	e014      	b.n	80044a6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447c:	f7fd ff38 	bl	80022f0 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004484:	f7fd ff34 	bl	80022f0 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b64      	cmp	r3, #100	@ 0x64
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e20b      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004496:	4b57      	ldr	r3, [pc, #348]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x104>
 80044a2:	e000      	b.n	80044a6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d06f      	beq.n	8004592 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80044b2:	4b50      	ldr	r3, [pc, #320]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d017      	beq.n	80044ee <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80044be:	4b4d      	ldr	r3, [pc, #308]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 030c 	and.w	r3, r3, #12
        || \
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d105      	bne.n	80044d6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80044ca:	4b4a      	ldr	r3, [pc, #296]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00b      	beq.n	80044ee <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044d6:	4b47      	ldr	r3, [pc, #284]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80044de:	2b0c      	cmp	r3, #12
 80044e0:	d11c      	bne.n	800451c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044e2:	4b44      	ldr	r3, [pc, #272]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d116      	bne.n	800451c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ee:	4b41      	ldr	r3, [pc, #260]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d005      	beq.n	8004506 <HAL_RCC_OscConfig+0x186>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d001      	beq.n	8004506 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e1d3      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004506:	4b3b      	ldr	r3, [pc, #236]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	4937      	ldr	r1, [pc, #220]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004516:	4313      	orrs	r3, r2
 8004518:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800451a:	e03a      	b.n	8004592 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d020      	beq.n	8004566 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004524:	4b34      	ldr	r3, [pc, #208]	@ (80045f8 <HAL_RCC_OscConfig+0x278>)
 8004526:	2201      	movs	r2, #1
 8004528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452a:	f7fd fee1 	bl	80022f0 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004532:	f7fd fedd 	bl	80022f0 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e1b4      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004544:	4b2b      	ldr	r3, [pc, #172]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004550:	4b28      	ldr	r3, [pc, #160]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	4925      	ldr	r1, [pc, #148]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004560:	4313      	orrs	r3, r2
 8004562:	600b      	str	r3, [r1, #0]
 8004564:	e015      	b.n	8004592 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004566:	4b24      	ldr	r3, [pc, #144]	@ (80045f8 <HAL_RCC_OscConfig+0x278>)
 8004568:	2200      	movs	r2, #0
 800456a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800456c:	f7fd fec0 	bl	80022f0 <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004574:	f7fd febc 	bl	80022f0 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e193      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004586:	4b1b      	ldr	r3, [pc, #108]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f0      	bne.n	8004574 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	2b00      	cmp	r3, #0
 800459c:	d036      	beq.n	800460c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d016      	beq.n	80045d4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045a6:	4b15      	ldr	r3, [pc, #84]	@ (80045fc <HAL_RCC_OscConfig+0x27c>)
 80045a8:	2201      	movs	r2, #1
 80045aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ac:	f7fd fea0 	bl	80022f0 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b4:	f7fd fe9c 	bl	80022f0 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e173      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c6:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80045c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0f0      	beq.n	80045b4 <HAL_RCC_OscConfig+0x234>
 80045d2:	e01b      	b.n	800460c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045d4:	4b09      	ldr	r3, [pc, #36]	@ (80045fc <HAL_RCC_OscConfig+0x27c>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045da:	f7fd fe89 	bl	80022f0 <HAL_GetTick>
 80045de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045e0:	e00e      	b.n	8004600 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045e2:	f7fd fe85 	bl	80022f0 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d907      	bls.n	8004600 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e15c      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
 80045f4:	40023800 	.word	0x40023800
 80045f8:	42470000 	.word	0x42470000
 80045fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004600:	4b8a      	ldr	r3, [pc, #552]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004602:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1ea      	bne.n	80045e2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8097 	beq.w	8004748 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800461a:	2300      	movs	r3, #0
 800461c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800461e:	4b83      	ldr	r3, [pc, #524]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10f      	bne.n	800464a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800462a:	2300      	movs	r3, #0
 800462c:	60bb      	str	r3, [r7, #8]
 800462e:	4b7f      	ldr	r3, [pc, #508]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004632:	4a7e      	ldr	r2, [pc, #504]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004638:	6413      	str	r3, [r2, #64]	@ 0x40
 800463a:	4b7c      	ldr	r3, [pc, #496]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 800463c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004642:	60bb      	str	r3, [r7, #8]
 8004644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004646:	2301      	movs	r3, #1
 8004648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800464a:	4b79      	ldr	r3, [pc, #484]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004652:	2b00      	cmp	r3, #0
 8004654:	d118      	bne.n	8004688 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004656:	4b76      	ldr	r3, [pc, #472]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a75      	ldr	r2, [pc, #468]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 800465c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004662:	f7fd fe45 	bl	80022f0 <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800466a:	f7fd fe41 	bl	80022f0 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e118      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467c:	4b6c      	ldr	r3, [pc, #432]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0f0      	beq.n	800466a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d106      	bne.n	800469e <HAL_RCC_OscConfig+0x31e>
 8004690:	4b66      	ldr	r3, [pc, #408]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004694:	4a65      	ldr	r2, [pc, #404]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004696:	f043 0301 	orr.w	r3, r3, #1
 800469a:	6713      	str	r3, [r2, #112]	@ 0x70
 800469c:	e01c      	b.n	80046d8 <HAL_RCC_OscConfig+0x358>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	2b05      	cmp	r3, #5
 80046a4:	d10c      	bne.n	80046c0 <HAL_RCC_OscConfig+0x340>
 80046a6:	4b61      	ldr	r3, [pc, #388]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046aa:	4a60      	ldr	r2, [pc, #384]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046ac:	f043 0304 	orr.w	r3, r3, #4
 80046b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046b2:	4b5e      	ldr	r3, [pc, #376]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b6:	4a5d      	ldr	r2, [pc, #372]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046b8:	f043 0301 	orr.w	r3, r3, #1
 80046bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80046be:	e00b      	b.n	80046d8 <HAL_RCC_OscConfig+0x358>
 80046c0:	4b5a      	ldr	r3, [pc, #360]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c4:	4a59      	ldr	r2, [pc, #356]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046c6:	f023 0301 	bic.w	r3, r3, #1
 80046ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80046cc:	4b57      	ldr	r3, [pc, #348]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d0:	4a56      	ldr	r2, [pc, #344]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80046d2:	f023 0304 	bic.w	r3, r3, #4
 80046d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d015      	beq.n	800470c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e0:	f7fd fe06 	bl	80022f0 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e6:	e00a      	b.n	80046fe <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046e8:	f7fd fe02 	bl	80022f0 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e0d7      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fe:	4b4b      	ldr	r3, [pc, #300]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d0ee      	beq.n	80046e8 <HAL_RCC_OscConfig+0x368>
 800470a:	e014      	b.n	8004736 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800470c:	f7fd fdf0 	bl	80022f0 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004712:	e00a      	b.n	800472a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004714:	f7fd fdec 	bl	80022f0 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004722:	4293      	cmp	r3, r2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e0c1      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800472a:	4b40      	ldr	r3, [pc, #256]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 800472c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1ee      	bne.n	8004714 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004736:	7dfb      	ldrb	r3, [r7, #23]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d105      	bne.n	8004748 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800473c:	4b3b      	ldr	r3, [pc, #236]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 800473e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004740:	4a3a      	ldr	r2, [pc, #232]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004742:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004746:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	2b00      	cmp	r3, #0
 800474e:	f000 80ad 	beq.w	80048ac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004752:	4b36      	ldr	r3, [pc, #216]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 030c 	and.w	r3, r3, #12
 800475a:	2b08      	cmp	r3, #8
 800475c:	d060      	beq.n	8004820 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	2b02      	cmp	r3, #2
 8004764:	d145      	bne.n	80047f2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004766:	4b33      	ldr	r3, [pc, #204]	@ (8004834 <HAL_RCC_OscConfig+0x4b4>)
 8004768:	2200      	movs	r2, #0
 800476a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800476c:	f7fd fdc0 	bl	80022f0 <HAL_GetTick>
 8004770:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004774:	f7fd fdbc 	bl	80022f0 <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e093      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004786:	4b29      	ldr	r3, [pc, #164]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f0      	bne.n	8004774 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69da      	ldr	r2, [r3, #28]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	431a      	orrs	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a0:	019b      	lsls	r3, r3, #6
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	085b      	lsrs	r3, r3, #1
 80047aa:	3b01      	subs	r3, #1
 80047ac:	041b      	lsls	r3, r3, #16
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b4:	061b      	lsls	r3, r3, #24
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047bc:	071b      	lsls	r3, r3, #28
 80047be:	491b      	ldr	r1, [pc, #108]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004834 <HAL_RCC_OscConfig+0x4b4>)
 80047c6:	2201      	movs	r2, #1
 80047c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ca:	f7fd fd91 	bl	80022f0 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d0:	e008      	b.n	80047e4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d2:	f7fd fd8d 	bl	80022f0 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e064      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e4:	4b11      	ldr	r3, [pc, #68]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d0f0      	beq.n	80047d2 <HAL_RCC_OscConfig+0x452>
 80047f0:	e05c      	b.n	80048ac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f2:	4b10      	ldr	r3, [pc, #64]	@ (8004834 <HAL_RCC_OscConfig+0x4b4>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f8:	f7fd fd7a 	bl	80022f0 <HAL_GetTick>
 80047fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004800:	f7fd fd76 	bl	80022f0 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b02      	cmp	r3, #2
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e04d      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004812:	4b06      	ldr	r3, [pc, #24]	@ (800482c <HAL_RCC_OscConfig+0x4ac>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f0      	bne.n	8004800 <HAL_RCC_OscConfig+0x480>
 800481e:	e045      	b.n	80048ac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d107      	bne.n	8004838 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e040      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
 800482c:	40023800 	.word	0x40023800
 8004830:	40007000 	.word	0x40007000
 8004834:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004838:	4b1f      	ldr	r3, [pc, #124]	@ (80048b8 <HAL_RCC_OscConfig+0x538>)
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d030      	beq.n	80048a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004850:	429a      	cmp	r2, r3
 8004852:	d129      	bne.n	80048a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800485e:	429a      	cmp	r2, r3
 8004860:	d122      	bne.n	80048a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004868:	4013      	ands	r3, r2
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800486e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004870:	4293      	cmp	r3, r2
 8004872:	d119      	bne.n	80048a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487e:	085b      	lsrs	r3, r3, #1
 8004880:	3b01      	subs	r3, #1
 8004882:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004884:	429a      	cmp	r2, r3
 8004886:	d10f      	bne.n	80048a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004892:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004894:	429a      	cmp	r2, r3
 8004896:	d107      	bne.n	80048a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d001      	beq.n	80048ac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e000      	b.n	80048ae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3718      	adds	r7, #24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	40023800 	.word	0x40023800

080048bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e041      	b.n	8004952 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7fd fb32 	bl	8001f4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3304      	adds	r3, #4
 80048f8:	4619      	mov	r1, r3
 80048fa:	4610      	mov	r0, r2
 80048fc:	f000 f8f4 	bl	8004ae8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3708      	adds	r7, #8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
 8004962:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004964:	2300      	movs	r3, #0
 8004966:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800496e:	2b01      	cmp	r3, #1
 8004970:	d101      	bne.n	8004976 <HAL_TIM_ConfigClockSource+0x1c>
 8004972:	2302      	movs	r3, #2
 8004974:	e0b4      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x186>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2202      	movs	r2, #2
 8004982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004994:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800499c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ae:	d03e      	beq.n	8004a2e <HAL_TIM_ConfigClockSource+0xd4>
 80049b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049b4:	f200 8087 	bhi.w	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049bc:	f000 8086 	beq.w	8004acc <HAL_TIM_ConfigClockSource+0x172>
 80049c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049c4:	d87f      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049c6:	2b70      	cmp	r3, #112	@ 0x70
 80049c8:	d01a      	beq.n	8004a00 <HAL_TIM_ConfigClockSource+0xa6>
 80049ca:	2b70      	cmp	r3, #112	@ 0x70
 80049cc:	d87b      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049ce:	2b60      	cmp	r3, #96	@ 0x60
 80049d0:	d050      	beq.n	8004a74 <HAL_TIM_ConfigClockSource+0x11a>
 80049d2:	2b60      	cmp	r3, #96	@ 0x60
 80049d4:	d877      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049d6:	2b50      	cmp	r3, #80	@ 0x50
 80049d8:	d03c      	beq.n	8004a54 <HAL_TIM_ConfigClockSource+0xfa>
 80049da:	2b50      	cmp	r3, #80	@ 0x50
 80049dc:	d873      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049de:	2b40      	cmp	r3, #64	@ 0x40
 80049e0:	d058      	beq.n	8004a94 <HAL_TIM_ConfigClockSource+0x13a>
 80049e2:	2b40      	cmp	r3, #64	@ 0x40
 80049e4:	d86f      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049e6:	2b30      	cmp	r3, #48	@ 0x30
 80049e8:	d064      	beq.n	8004ab4 <HAL_TIM_ConfigClockSource+0x15a>
 80049ea:	2b30      	cmp	r3, #48	@ 0x30
 80049ec:	d86b      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d060      	beq.n	8004ab4 <HAL_TIM_ConfigClockSource+0x15a>
 80049f2:	2b20      	cmp	r3, #32
 80049f4:	d867      	bhi.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d05c      	beq.n	8004ab4 <HAL_TIM_ConfigClockSource+0x15a>
 80049fa:	2b10      	cmp	r3, #16
 80049fc:	d05a      	beq.n	8004ab4 <HAL_TIM_ConfigClockSource+0x15a>
 80049fe:	e062      	b.n	8004ac6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a10:	f000 f98a 	bl	8004d28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a22:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	609a      	str	r2, [r3, #8]
      break;
 8004a2c:	e04f      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a3e:	f000 f973 	bl	8004d28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689a      	ldr	r2, [r3, #8]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a50:	609a      	str	r2, [r3, #8]
      break;
 8004a52:	e03c      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a60:	461a      	mov	r2, r3
 8004a62:	f000 f8e7 	bl	8004c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2150      	movs	r1, #80	@ 0x50
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 f940 	bl	8004cf2 <TIM_ITRx_SetConfig>
      break;
 8004a72:	e02c      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a80:	461a      	mov	r2, r3
 8004a82:	f000 f906 	bl	8004c92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2160      	movs	r1, #96	@ 0x60
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f000 f930 	bl	8004cf2 <TIM_ITRx_SetConfig>
      break;
 8004a92:	e01c      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	f000 f8c7 	bl	8004c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2140      	movs	r1, #64	@ 0x40
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f920 	bl	8004cf2 <TIM_ITRx_SetConfig>
      break;
 8004ab2:	e00c      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4619      	mov	r1, r3
 8004abe:	4610      	mov	r0, r2
 8004ac0:	f000 f917 	bl	8004cf2 <TIM_ITRx_SetConfig>
      break;
 8004ac4:	e003      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	73fb      	strb	r3, [r7, #15]
      break;
 8004aca:	e000      	b.n	8004ace <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004acc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a43      	ldr	r2, [pc, #268]	@ (8004c08 <TIM_Base_SetConfig+0x120>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d013      	beq.n	8004b28 <TIM_Base_SetConfig+0x40>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b06:	d00f      	beq.n	8004b28 <TIM_Base_SetConfig+0x40>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a40      	ldr	r2, [pc, #256]	@ (8004c0c <TIM_Base_SetConfig+0x124>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d00b      	beq.n	8004b28 <TIM_Base_SetConfig+0x40>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a3f      	ldr	r2, [pc, #252]	@ (8004c10 <TIM_Base_SetConfig+0x128>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d007      	beq.n	8004b28 <TIM_Base_SetConfig+0x40>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c14 <TIM_Base_SetConfig+0x12c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d003      	beq.n	8004b28 <TIM_Base_SetConfig+0x40>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a3d      	ldr	r2, [pc, #244]	@ (8004c18 <TIM_Base_SetConfig+0x130>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d108      	bne.n	8004b3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a32      	ldr	r2, [pc, #200]	@ (8004c08 <TIM_Base_SetConfig+0x120>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d02b      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b48:	d027      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a2f      	ldr	r2, [pc, #188]	@ (8004c0c <TIM_Base_SetConfig+0x124>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d023      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a2e      	ldr	r2, [pc, #184]	@ (8004c10 <TIM_Base_SetConfig+0x128>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d01f      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8004c14 <TIM_Base_SetConfig+0x12c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d01b      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a2c      	ldr	r2, [pc, #176]	@ (8004c18 <TIM_Base_SetConfig+0x130>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d017      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004c1c <TIM_Base_SetConfig+0x134>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d013      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a2a      	ldr	r2, [pc, #168]	@ (8004c20 <TIM_Base_SetConfig+0x138>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d00f      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a29      	ldr	r2, [pc, #164]	@ (8004c24 <TIM_Base_SetConfig+0x13c>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d00b      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a28      	ldr	r2, [pc, #160]	@ (8004c28 <TIM_Base_SetConfig+0x140>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d007      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a27      	ldr	r2, [pc, #156]	@ (8004c2c <TIM_Base_SetConfig+0x144>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d003      	beq.n	8004b9a <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a26      	ldr	r2, [pc, #152]	@ (8004c30 <TIM_Base_SetConfig+0x148>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d108      	bne.n	8004bac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	689a      	ldr	r2, [r3, #8]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a0e      	ldr	r2, [pc, #56]	@ (8004c08 <TIM_Base_SetConfig+0x120>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d003      	beq.n	8004bda <TIM_Base_SetConfig+0xf2>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a10      	ldr	r2, [pc, #64]	@ (8004c18 <TIM_Base_SetConfig+0x130>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d103      	bne.n	8004be2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f043 0204 	orr.w	r2, r3, #4
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	601a      	str	r2, [r3, #0]
}
 8004bfa:	bf00      	nop
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40010000 	.word	0x40010000
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40000800 	.word	0x40000800
 8004c14:	40000c00 	.word	0x40000c00
 8004c18:	40010400 	.word	0x40010400
 8004c1c:	40014000 	.word	0x40014000
 8004c20:	40014400 	.word	0x40014400
 8004c24:	40014800 	.word	0x40014800
 8004c28:	40001800 	.word	0x40001800
 8004c2c:	40001c00 	.word	0x40001c00
 8004c30:	40002000 	.word	0x40002000

08004c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	f023 0201 	bic.w	r2, r3, #1
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f023 030a 	bic.w	r3, r3, #10
 8004c70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b087      	sub	sp, #28
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	f023 0210 	bic.w	r2, r3, #16
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	031b      	lsls	r3, r3, #12
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	621a      	str	r2, [r3, #32]
}
 8004ce6:	bf00      	nop
 8004ce8:	371c      	adds	r7, #28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b085      	sub	sp, #20
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
 8004cfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	f043 0307 	orr.w	r3, r3, #7
 8004d14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	609a      	str	r2, [r3, #8]
}
 8004d1c:	bf00      	nop
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
 8004d34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	021a      	lsls	r2, r3, #8
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	609a      	str	r2, [r3, #8]
}
 8004d5c:	bf00      	nop
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e05a      	b.n	8004e36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004da6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a21      	ldr	r2, [pc, #132]	@ (8004e44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d022      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dcc:	d01d      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d018      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8004e4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d013      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a1a      	ldr	r2, [pc, #104]	@ (8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d00e      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a18      	ldr	r2, [pc, #96]	@ (8004e54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d009      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a17      	ldr	r2, [pc, #92]	@ (8004e58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d004      	beq.n	8004e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a15      	ldr	r2, [pc, #84]	@ (8004e5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d10c      	bne.n	8004e24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	40010000 	.word	0x40010000
 8004e48:	40000400 	.word	0x40000400
 8004e4c:	40000800 	.word	0x40000800
 8004e50:	40000c00 	.word	0x40000c00
 8004e54:	40010400 	.word	0x40010400
 8004e58:	40014000 	.word	0x40014000
 8004e5c:	40001800 	.word	0x40001800

08004e60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e042      	b.n	8004ef8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fd f880 	bl	8001f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	@ 0x24
 8004e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68da      	ldr	r2, [r3, #12]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ea2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fdd3 	bl	8005a50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	691a      	ldr	r2, [r3, #16]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ec8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ed8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b08a      	sub	sp, #40	@ 0x28
 8004f04:	af02      	add	r7, sp, #8
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	603b      	str	r3, [r7, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f10:	2300      	movs	r3, #0
 8004f12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b20      	cmp	r3, #32
 8004f1e:	d175      	bne.n	800500c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <HAL_UART_Transmit+0x2c>
 8004f26:	88fb      	ldrh	r3, [r7, #6]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e06e      	b.n	800500e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2221      	movs	r2, #33	@ 0x21
 8004f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f3e:	f7fd f9d7 	bl	80022f0 <HAL_GetTick>
 8004f42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	88fa      	ldrh	r2, [r7, #6]
 8004f48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	88fa      	ldrh	r2, [r7, #6]
 8004f4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f58:	d108      	bne.n	8004f6c <HAL_UART_Transmit+0x6c>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d104      	bne.n	8004f6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f62:	2300      	movs	r3, #0
 8004f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	61bb      	str	r3, [r7, #24]
 8004f6a:	e003      	b.n	8004f74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f70:	2300      	movs	r3, #0
 8004f72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f74:	e02e      	b.n	8004fd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	2180      	movs	r1, #128	@ 0x80
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 fb37 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d005      	beq.n	8004f98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e03a      	b.n	800500e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10b      	bne.n	8004fb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	881b      	ldrh	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	3302      	adds	r3, #2
 8004fb2:	61bb      	str	r3, [r7, #24]
 8004fb4:	e007      	b.n	8004fc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	781a      	ldrb	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1cb      	bne.n	8004f76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	2140      	movs	r1, #64	@ 0x40
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fb03 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e006      	b.n	800500e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005008:	2300      	movs	r3, #0
 800500a:	e000      	b.n	800500e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800500c:	2302      	movs	r3, #2
  }
}
 800500e:	4618      	mov	r0, r3
 8005010:	3720      	adds	r7, #32
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b084      	sub	sp, #16
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	4613      	mov	r3, r2
 8005022:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b20      	cmp	r3, #32
 800502e:	d112      	bne.n	8005056 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <HAL_UART_Receive_IT+0x26>
 8005036:	88fb      	ldrh	r3, [r7, #6]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d101      	bne.n	8005040 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e00b      	b.n	8005058 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005046:	88fb      	ldrh	r3, [r7, #6]
 8005048:	461a      	mov	r2, r3
 800504a:	68b9      	ldr	r1, [r7, #8]
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f000 fb2a 	bl	80056a6 <UART_Start_Receive_IT>
 8005052:	4603      	mov	r3, r0
 8005054:	e000      	b.n	8005058 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005056:	2302      	movs	r3, #2
  }
}
 8005058:	4618      	mov	r0, r3
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b0ba      	sub	sp, #232	@ 0xe8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005086:	2300      	movs	r3, #0
 8005088:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800508c:	2300      	movs	r3, #0
 800508e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005096:	f003 030f 	and.w	r3, r3, #15
 800509a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800509e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10f      	bne.n	80050c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d009      	beq.n	80050c6 <HAL_UART_IRQHandler+0x66>
 80050b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fc07 	bl	80058d2 <UART_Receive_IT>
      return;
 80050c4:	e273      	b.n	80055ae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 80de 	beq.w	800528c <HAL_UART_IRQHandler+0x22c>
 80050d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d106      	bne.n	80050ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 80d1 	beq.w	800528c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00b      	beq.n	800510e <HAL_UART_IRQHandler+0xae>
 80050f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d005      	beq.n	800510e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005106:	f043 0201 	orr.w	r2, r3, #1
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800510e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005112:	f003 0304 	and.w	r3, r3, #4
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00b      	beq.n	8005132 <HAL_UART_IRQHandler+0xd2>
 800511a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d005      	beq.n	8005132 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512a:	f043 0202 	orr.w	r2, r3, #2
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00b      	beq.n	8005156 <HAL_UART_IRQHandler+0xf6>
 800513e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d005      	beq.n	8005156 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800514e:	f043 0204 	orr.w	r2, r3, #4
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	2b00      	cmp	r3, #0
 8005160:	d011      	beq.n	8005186 <HAL_UART_IRQHandler+0x126>
 8005162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005166:	f003 0320 	and.w	r3, r3, #32
 800516a:	2b00      	cmp	r3, #0
 800516c:	d105      	bne.n	800517a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800516e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d005      	beq.n	8005186 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517e:	f043 0208 	orr.w	r2, r3, #8
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800518a:	2b00      	cmp	r3, #0
 800518c:	f000 820a 	beq.w	80055a4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d008      	beq.n	80051ae <HAL_UART_IRQHandler+0x14e>
 800519c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d002      	beq.n	80051ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 fb92 	bl	80058d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b8:	2b40      	cmp	r3, #64	@ 0x40
 80051ba:	bf0c      	ite	eq
 80051bc:	2301      	moveq	r3, #1
 80051be:	2300      	movne	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d103      	bne.n	80051da <HAL_UART_IRQHandler+0x17a>
 80051d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d04f      	beq.n	800527a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fa9d 	bl	800571a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ea:	2b40      	cmp	r3, #64	@ 0x40
 80051ec:	d141      	bne.n	8005272 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3314      	adds	r3, #20
 80051f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051fc:	e853 3f00 	ldrex	r3, [r3]
 8005200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005208:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800520c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3314      	adds	r3, #20
 8005216:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800521a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800521e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005226:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800522a:	e841 2300 	strex	r3, r2, [r1]
 800522e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1d9      	bne.n	80051ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523e:	2b00      	cmp	r3, #0
 8005240:	d013      	beq.n	800526a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005246:	4a8a      	ldr	r2, [pc, #552]	@ (8005470 <HAL_UART_IRQHandler+0x410>)
 8005248:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524e:	4618      	mov	r0, r3
 8005250:	f7fe f912 	bl	8003478 <HAL_DMA_Abort_IT>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d016      	beq.n	8005288 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005264:	4610      	mov	r0, r2
 8005266:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005268:	e00e      	b.n	8005288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f9ac 	bl	80055c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005270:	e00a      	b.n	8005288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 f9a8 	bl	80055c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005278:	e006      	b.n	8005288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f9a4 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005286:	e18d      	b.n	80055a4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005288:	bf00      	nop
    return;
 800528a:	e18b      	b.n	80055a4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005290:	2b01      	cmp	r3, #1
 8005292:	f040 8167 	bne.w	8005564 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529a:	f003 0310 	and.w	r3, r3, #16
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f000 8160 	beq.w	8005564 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80052a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052a8:	f003 0310 	and.w	r3, r3, #16
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 8159 	beq.w	8005564 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052b2:	2300      	movs	r3, #0
 80052b4:	60bb      	str	r3, [r7, #8]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60bb      	str	r3, [r7, #8]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d2:	2b40      	cmp	r3, #64	@ 0x40
 80052d4:	f040 80ce 	bne.w	8005474 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 80a9 	beq.w	8005440 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80052f6:	429a      	cmp	r2, r3
 80052f8:	f080 80a2 	bcs.w	8005440 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005302:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800530e:	f000 8088 	beq.w	8005422 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	330c      	adds	r3, #12
 8005318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005320:	e853 3f00 	ldrex	r3, [r3]
 8005324:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800532c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005330:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	330c      	adds	r3, #12
 800533a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800533e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005346:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800534a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800534e:	e841 2300 	strex	r3, r2, [r1]
 8005352:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1d9      	bne.n	8005312 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3314      	adds	r3, #20
 8005364:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800536e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005370:	f023 0301 	bic.w	r3, r3, #1
 8005374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3314      	adds	r3, #20
 800537e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005382:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005386:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800538a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800538e:	e841 2300 	strex	r3, r2, [r1]
 8005392:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1e1      	bne.n	800535e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3314      	adds	r3, #20
 80053a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3314      	adds	r3, #20
 80053ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053c6:	e841 2300 	strex	r3, r2, [r1]
 80053ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1e3      	bne.n	800539a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2220      	movs	r2, #32
 80053d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	330c      	adds	r3, #12
 80053e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053ea:	e853 3f00 	ldrex	r3, [r3]
 80053ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053f2:	f023 0310 	bic.w	r3, r3, #16
 80053f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	330c      	adds	r3, #12
 8005400:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005404:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005406:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800540a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800540c:	e841 2300 	strex	r3, r2, [r1]
 8005410:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1e3      	bne.n	80053e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800541c:	4618      	mov	r0, r3
 800541e:	f7fd ffbb 	bl	8003398 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005430:	b29b      	uxth	r3, r3
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	b29b      	uxth	r3, r3
 8005436:	4619      	mov	r1, r3
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 f8cf 	bl	80055dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800543e:	e0b3      	b.n	80055a8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005444:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005448:	429a      	cmp	r2, r3
 800544a:	f040 80ad 	bne.w	80055a8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005458:	f040 80a6 	bne.w	80055a8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005466:	4619      	mov	r1, r3
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 f8b7 	bl	80055dc <HAL_UARTEx_RxEventCallback>
      return;
 800546e:	e09b      	b.n	80055a8 <HAL_UART_IRQHandler+0x548>
 8005470:	080057e1 	.word	0x080057e1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800547c:	b29b      	uxth	r3, r3
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005488:	b29b      	uxth	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 808e 	beq.w	80055ac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005490:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 8089 	beq.w	80055ac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	330c      	adds	r3, #12
 80054a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a4:	e853 3f00 	ldrex	r3, [r3]
 80054a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	330c      	adds	r3, #12
 80054ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80054be:	647a      	str	r2, [r7, #68]	@ 0x44
 80054c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054c6:	e841 2300 	strex	r3, r2, [r1]
 80054ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1e3      	bne.n	800549a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3314      	adds	r3, #20
 80054d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054dc:	e853 3f00 	ldrex	r3, [r3]
 80054e0:	623b      	str	r3, [r7, #32]
   return(result);
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	f023 0301 	bic.w	r3, r3, #1
 80054e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3314      	adds	r3, #20
 80054f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80054f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80054f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1e3      	bne.n	80054d2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2220      	movs	r2, #32
 800550e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	330c      	adds	r3, #12
 800551e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	e853 3f00 	ldrex	r3, [r3]
 8005526:	60fb      	str	r3, [r7, #12]
   return(result);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0310 	bic.w	r3, r3, #16
 800552e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	330c      	adds	r3, #12
 8005538:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800553c:	61fa      	str	r2, [r7, #28]
 800553e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005540:	69b9      	ldr	r1, [r7, #24]
 8005542:	69fa      	ldr	r2, [r7, #28]
 8005544:	e841 2300 	strex	r3, r2, [r1]
 8005548:	617b      	str	r3, [r7, #20]
   return(result);
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e3      	bne.n	8005518 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800555a:	4619      	mov	r1, r3
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f83d 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005562:	e023      	b.n	80055ac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800556c:	2b00      	cmp	r3, #0
 800556e:	d009      	beq.n	8005584 <HAL_UART_IRQHandler+0x524>
 8005570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005578:	2b00      	cmp	r3, #0
 800557a:	d003      	beq.n	8005584 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f940 	bl	8005802 <UART_Transmit_IT>
    return;
 8005582:	e014      	b.n	80055ae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00e      	beq.n	80055ae <HAL_UART_IRQHandler+0x54e>
 8005590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f980 	bl	80058a2 <UART_EndTransmit_IT>
    return;
 80055a2:	e004      	b.n	80055ae <HAL_UART_IRQHandler+0x54e>
    return;
 80055a4:	bf00      	nop
 80055a6:	e002      	b.n	80055ae <HAL_UART_IRQHandler+0x54e>
      return;
 80055a8:	bf00      	nop
 80055aa:	e000      	b.n	80055ae <HAL_UART_IRQHandler+0x54e>
      return;
 80055ac:	bf00      	nop
  }
}
 80055ae:	37e8      	adds	r7, #232	@ 0xe8
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	4613      	mov	r3, r2
 8005602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005604:	e03b      	b.n	800567e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d037      	beq.n	800567e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800560e:	f7fc fe6f 	bl	80022f0 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	6a3a      	ldr	r2, [r7, #32]
 800561a:	429a      	cmp	r2, r3
 800561c:	d302      	bcc.n	8005624 <UART_WaitOnFlagUntilTimeout+0x30>
 800561e:	6a3b      	ldr	r3, [r7, #32]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e03a      	b.n	800569e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b00      	cmp	r3, #0
 8005634:	d023      	beq.n	800567e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	2b80      	cmp	r3, #128	@ 0x80
 800563a:	d020      	beq.n	800567e <UART_WaitOnFlagUntilTimeout+0x8a>
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	2b40      	cmp	r3, #64	@ 0x40
 8005640:	d01d      	beq.n	800567e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0308 	and.w	r3, r3, #8
 800564c:	2b08      	cmp	r3, #8
 800564e:	d116      	bne.n	800567e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005650:	2300      	movs	r3, #0
 8005652:	617b      	str	r3, [r7, #20]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	617b      	str	r3, [r7, #20]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f000 f857 	bl	800571a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2208      	movs	r2, #8
 8005670:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e00f      	b.n	800569e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	4013      	ands	r3, r2
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	429a      	cmp	r2, r3
 800568c:	bf0c      	ite	eq
 800568e:	2301      	moveq	r3, #1
 8005690:	2300      	movne	r3, #0
 8005692:	b2db      	uxtb	r3, r3
 8005694:	461a      	mov	r2, r3
 8005696:	79fb      	ldrb	r3, [r7, #7]
 8005698:	429a      	cmp	r2, r3
 800569a:	d0b4      	beq.n	8005606 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3718      	adds	r7, #24
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b085      	sub	sp, #20
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	4613      	mov	r3, r2
 80056b2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	88fa      	ldrh	r2, [r7, #6]
 80056be:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2222      	movs	r2, #34	@ 0x22
 80056d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d007      	beq.n	80056ec <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056ea:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695a      	ldr	r2, [r3, #20]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0220 	orr.w	r2, r2, #32
 800570a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800571a:	b480      	push	{r7}
 800571c:	b095      	sub	sp, #84	@ 0x54
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	330c      	adds	r3, #12
 8005728:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800572c:	e853 3f00 	ldrex	r3, [r3]
 8005730:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	330c      	adds	r3, #12
 8005740:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005742:	643a      	str	r2, [r7, #64]	@ 0x40
 8005744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005746:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800574a:	e841 2300 	strex	r3, r2, [r1]
 800574e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1e5      	bne.n	8005722 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	3314      	adds	r3, #20
 800575c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575e:	6a3b      	ldr	r3, [r7, #32]
 8005760:	e853 3f00 	ldrex	r3, [r3]
 8005764:	61fb      	str	r3, [r7, #28]
   return(result);
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	f023 0301 	bic.w	r3, r3, #1
 800576c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3314      	adds	r3, #20
 8005774:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005776:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005778:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800577c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1e5      	bne.n	8005756 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800578e:	2b01      	cmp	r3, #1
 8005790:	d119      	bne.n	80057c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	330c      	adds	r3, #12
 8005798:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	e853 3f00 	ldrex	r3, [r3]
 80057a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f023 0310 	bic.w	r3, r3, #16
 80057a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	330c      	adds	r3, #12
 80057b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057b2:	61ba      	str	r2, [r7, #24]
 80057b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b6:	6979      	ldr	r1, [r7, #20]
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	613b      	str	r3, [r7, #16]
   return(result);
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e5      	bne.n	8005792 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057d4:	bf00      	nop
 80057d6:	3754      	adds	r7, #84	@ 0x54
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f7ff fee7 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057fa:	bf00      	nop
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005802:	b480      	push	{r7}
 8005804:	b085      	sub	sp, #20
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b21      	cmp	r3, #33	@ 0x21
 8005814:	d13e      	bne.n	8005894 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800581e:	d114      	bne.n	800584a <UART_Transmit_IT+0x48>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d110      	bne.n	800584a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	881b      	ldrh	r3, [r3, #0]
 8005832:	461a      	mov	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800583c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	1c9a      	adds	r2, r3, #2
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	621a      	str	r2, [r3, #32]
 8005848:	e008      	b.n	800585c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	1c59      	adds	r1, r3, #1
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6211      	str	r1, [r2, #32]
 8005854:	781a      	ldrb	r2, [r3, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005860:	b29b      	uxth	r3, r3
 8005862:	3b01      	subs	r3, #1
 8005864:	b29b      	uxth	r3, r3
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	4619      	mov	r1, r3
 800586a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800586c:	2b00      	cmp	r3, #0
 800586e:	d10f      	bne.n	8005890 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68da      	ldr	r2, [r3, #12]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800587e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800588e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005890:	2300      	movs	r3, #0
 8005892:	e000      	b.n	8005896 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005894:	2302      	movs	r3, #2
  }
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b082      	sub	sp, #8
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2220      	movs	r2, #32
 80058be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7ff fe76 	bl	80055b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3708      	adds	r7, #8
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}

080058d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058d2:	b580      	push	{r7, lr}
 80058d4:	b08c      	sub	sp, #48	@ 0x30
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80058de:	2300      	movs	r3, #0
 80058e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b22      	cmp	r3, #34	@ 0x22
 80058ec:	f040 80aa 	bne.w	8005a44 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f8:	d115      	bne.n	8005926 <UART_Receive_IT+0x54>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d111      	bne.n	8005926 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005906:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	b29b      	uxth	r3, r3
 8005910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005914:	b29a      	uxth	r2, r3
 8005916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005918:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591e:	1c9a      	adds	r2, r3, #2
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	629a      	str	r2, [r3, #40]	@ 0x28
 8005924:	e024      	b.n	8005970 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005934:	d007      	beq.n	8005946 <UART_Receive_IT+0x74>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10a      	bne.n	8005954 <UART_Receive_IT+0x82>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d106      	bne.n	8005954 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	b2da      	uxtb	r2, r3
 800594e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	e008      	b.n	8005966 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	b2db      	uxtb	r3, r3
 800595c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005960:	b2da      	uxtb	r2, r3
 8005962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005964:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005974:	b29b      	uxth	r3, r3
 8005976:	3b01      	subs	r3, #1
 8005978:	b29b      	uxth	r3, r3
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	4619      	mov	r1, r3
 800597e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005980:	2b00      	cmp	r3, #0
 8005982:	d15d      	bne.n	8005a40 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0220 	bic.w	r2, r2, #32
 8005992:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68da      	ldr	r2, [r3, #12]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695a      	ldr	r2, [r3, #20]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0201 	bic.w	r2, r2, #1
 80059b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d135      	bne.n	8005a36 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	e853 3f00 	ldrex	r3, [r3]
 80059de:	613b      	str	r3, [r7, #16]
   return(result);
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	f023 0310 	bic.w	r3, r3, #16
 80059e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059f0:	623a      	str	r2, [r7, #32]
 80059f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f4:	69f9      	ldr	r1, [r7, #28]
 80059f6:	6a3a      	ldr	r2, [r7, #32]
 80059f8:	e841 2300 	strex	r3, r2, [r1]
 80059fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e5      	bne.n	80059d0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	2b10      	cmp	r3, #16
 8005a10:	d10a      	bne.n	8005a28 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	60fb      	str	r3, [r7, #12]
 8005a26:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff fdd4 	bl	80055dc <HAL_UARTEx_RxEventCallback>
 8005a34:	e002      	b.n	8005a3c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fb fae2 	bl	8001000 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	e002      	b.n	8005a46 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a40:	2300      	movs	r3, #0
 8005a42:	e000      	b.n	8005a46 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a44:	2302      	movs	r3, #2
  }
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3730      	adds	r7, #48	@ 0x30
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
	...

08005a50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a54:	b0c0      	sub	sp, #256	@ 0x100
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6c:	68d9      	ldr	r1, [r3, #12]
 8005a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	ea40 0301 	orr.w	r3, r0, r1
 8005a78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	431a      	orrs	r2, r3
 8005a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005aa8:	f021 010c 	bic.w	r1, r1, #12
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ab6:	430b      	orrs	r3, r1
 8005ab8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aca:	6999      	ldr	r1, [r3, #24]
 8005acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	ea40 0301 	orr.w	r3, r0, r1
 8005ad6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	4b8f      	ldr	r3, [pc, #572]	@ (8005d1c <UART_SetConfig+0x2cc>)
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d005      	beq.n	8005af0 <UART_SetConfig+0xa0>
 8005ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	4b8d      	ldr	r3, [pc, #564]	@ (8005d20 <UART_SetConfig+0x2d0>)
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d104      	bne.n	8005afa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005af0:	f7fe fa02 	bl	8003ef8 <HAL_RCC_GetPCLK2Freq>
 8005af4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005af8:	e003      	b.n	8005b02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005afa:	f7fe f9e9 	bl	8003ed0 <HAL_RCC_GetPCLK1Freq>
 8005afe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b06:	69db      	ldr	r3, [r3, #28]
 8005b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b0c:	f040 810c 	bne.w	8005d28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b14:	2200      	movs	r2, #0
 8005b16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b1a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b22:	4622      	mov	r2, r4
 8005b24:	462b      	mov	r3, r5
 8005b26:	1891      	adds	r1, r2, r2
 8005b28:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b2a:	415b      	adcs	r3, r3
 8005b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b32:	4621      	mov	r1, r4
 8005b34:	eb12 0801 	adds.w	r8, r2, r1
 8005b38:	4629      	mov	r1, r5
 8005b3a:	eb43 0901 	adc.w	r9, r3, r1
 8005b3e:	f04f 0200 	mov.w	r2, #0
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b52:	4690      	mov	r8, r2
 8005b54:	4699      	mov	r9, r3
 8005b56:	4623      	mov	r3, r4
 8005b58:	eb18 0303 	adds.w	r3, r8, r3
 8005b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b60:	462b      	mov	r3, r5
 8005b62:	eb49 0303 	adc.w	r3, r9, r3
 8005b66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b76:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b7e:	460b      	mov	r3, r1
 8005b80:	18db      	adds	r3, r3, r3
 8005b82:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b84:	4613      	mov	r3, r2
 8005b86:	eb42 0303 	adc.w	r3, r2, r3
 8005b8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b94:	f7fb f862 	bl	8000c5c <__aeabi_uldivmod>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4b61      	ldr	r3, [pc, #388]	@ (8005d24 <UART_SetConfig+0x2d4>)
 8005b9e:	fba3 2302 	umull	r2, r3, r3, r2
 8005ba2:	095b      	lsrs	r3, r3, #5
 8005ba4:	011c      	lsls	r4, r3, #4
 8005ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005baa:	2200      	movs	r2, #0
 8005bac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bb0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005bb4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005bb8:	4642      	mov	r2, r8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	1891      	adds	r1, r2, r2
 8005bbe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005bc0:	415b      	adcs	r3, r3
 8005bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bc4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bc8:	4641      	mov	r1, r8
 8005bca:	eb12 0a01 	adds.w	sl, r2, r1
 8005bce:	4649      	mov	r1, r9
 8005bd0:	eb43 0b01 	adc.w	fp, r3, r1
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005be0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005be4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005be8:	4692      	mov	sl, r2
 8005bea:	469b      	mov	fp, r3
 8005bec:	4643      	mov	r3, r8
 8005bee:	eb1a 0303 	adds.w	r3, sl, r3
 8005bf2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bf6:	464b      	mov	r3, r9
 8005bf8:	eb4b 0303 	adc.w	r3, fp, r3
 8005bfc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c0c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c14:	460b      	mov	r3, r1
 8005c16:	18db      	adds	r3, r3, r3
 8005c18:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	eb42 0303 	adc.w	r3, r2, r3
 8005c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c2a:	f7fb f817 	bl	8000c5c <__aeabi_uldivmod>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	460b      	mov	r3, r1
 8005c32:	4611      	mov	r1, r2
 8005c34:	4b3b      	ldr	r3, [pc, #236]	@ (8005d24 <UART_SetConfig+0x2d4>)
 8005c36:	fba3 2301 	umull	r2, r3, r3, r1
 8005c3a:	095b      	lsrs	r3, r3, #5
 8005c3c:	2264      	movs	r2, #100	@ 0x64
 8005c3e:	fb02 f303 	mul.w	r3, r2, r3
 8005c42:	1acb      	subs	r3, r1, r3
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c4a:	4b36      	ldr	r3, [pc, #216]	@ (8005d24 <UART_SetConfig+0x2d4>)
 8005c4c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c58:	441c      	add	r4, r3
 8005c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c64:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c6c:	4642      	mov	r2, r8
 8005c6e:	464b      	mov	r3, r9
 8005c70:	1891      	adds	r1, r2, r2
 8005c72:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c74:	415b      	adcs	r3, r3
 8005c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c7c:	4641      	mov	r1, r8
 8005c7e:	1851      	adds	r1, r2, r1
 8005c80:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c82:	4649      	mov	r1, r9
 8005c84:	414b      	adcs	r3, r1
 8005c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c94:	4659      	mov	r1, fp
 8005c96:	00cb      	lsls	r3, r1, #3
 8005c98:	4651      	mov	r1, sl
 8005c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c9e:	4651      	mov	r1, sl
 8005ca0:	00ca      	lsls	r2, r1, #3
 8005ca2:	4610      	mov	r0, r2
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	4642      	mov	r2, r8
 8005caa:	189b      	adds	r3, r3, r2
 8005cac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cb0:	464b      	mov	r3, r9
 8005cb2:	460a      	mov	r2, r1
 8005cb4:	eb42 0303 	adc.w	r3, r2, r3
 8005cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cc8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ccc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	18db      	adds	r3, r3, r3
 8005cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	eb42 0303 	adc.w	r3, r2, r3
 8005cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ce2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005ce6:	f7fa ffb9 	bl	8000c5c <__aeabi_uldivmod>
 8005cea:	4602      	mov	r2, r0
 8005cec:	460b      	mov	r3, r1
 8005cee:	4b0d      	ldr	r3, [pc, #52]	@ (8005d24 <UART_SetConfig+0x2d4>)
 8005cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8005cf4:	095b      	lsrs	r3, r3, #5
 8005cf6:	2164      	movs	r1, #100	@ 0x64
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	3332      	adds	r3, #50	@ 0x32
 8005d02:	4a08      	ldr	r2, [pc, #32]	@ (8005d24 <UART_SetConfig+0x2d4>)
 8005d04:	fba2 2303 	umull	r2, r3, r2, r3
 8005d08:	095b      	lsrs	r3, r3, #5
 8005d0a:	f003 0207 	and.w	r2, r3, #7
 8005d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4422      	add	r2, r4
 8005d16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d18:	e106      	b.n	8005f28 <UART_SetConfig+0x4d8>
 8005d1a:	bf00      	nop
 8005d1c:	40011000 	.word	0x40011000
 8005d20:	40011400 	.word	0x40011400
 8005d24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d32:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d3a:	4642      	mov	r2, r8
 8005d3c:	464b      	mov	r3, r9
 8005d3e:	1891      	adds	r1, r2, r2
 8005d40:	6239      	str	r1, [r7, #32]
 8005d42:	415b      	adcs	r3, r3
 8005d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d4a:	4641      	mov	r1, r8
 8005d4c:	1854      	adds	r4, r2, r1
 8005d4e:	4649      	mov	r1, r9
 8005d50:	eb43 0501 	adc.w	r5, r3, r1
 8005d54:	f04f 0200 	mov.w	r2, #0
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	00eb      	lsls	r3, r5, #3
 8005d5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d62:	00e2      	lsls	r2, r4, #3
 8005d64:	4614      	mov	r4, r2
 8005d66:	461d      	mov	r5, r3
 8005d68:	4643      	mov	r3, r8
 8005d6a:	18e3      	adds	r3, r4, r3
 8005d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d70:	464b      	mov	r3, r9
 8005d72:	eb45 0303 	adc.w	r3, r5, r3
 8005d76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d86:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d8a:	f04f 0200 	mov.w	r2, #0
 8005d8e:	f04f 0300 	mov.w	r3, #0
 8005d92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d96:	4629      	mov	r1, r5
 8005d98:	008b      	lsls	r3, r1, #2
 8005d9a:	4621      	mov	r1, r4
 8005d9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005da0:	4621      	mov	r1, r4
 8005da2:	008a      	lsls	r2, r1, #2
 8005da4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005da8:	f7fa ff58 	bl	8000c5c <__aeabi_uldivmod>
 8005dac:	4602      	mov	r2, r0
 8005dae:	460b      	mov	r3, r1
 8005db0:	4b60      	ldr	r3, [pc, #384]	@ (8005f34 <UART_SetConfig+0x4e4>)
 8005db2:	fba3 2302 	umull	r2, r3, r3, r2
 8005db6:	095b      	lsrs	r3, r3, #5
 8005db8:	011c      	lsls	r4, r3, #4
 8005dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dc4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005dc8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005dcc:	4642      	mov	r2, r8
 8005dce:	464b      	mov	r3, r9
 8005dd0:	1891      	adds	r1, r2, r2
 8005dd2:	61b9      	str	r1, [r7, #24]
 8005dd4:	415b      	adcs	r3, r3
 8005dd6:	61fb      	str	r3, [r7, #28]
 8005dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ddc:	4641      	mov	r1, r8
 8005dde:	1851      	adds	r1, r2, r1
 8005de0:	6139      	str	r1, [r7, #16]
 8005de2:	4649      	mov	r1, r9
 8005de4:	414b      	adcs	r3, r1
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	f04f 0300 	mov.w	r3, #0
 8005df0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005df4:	4659      	mov	r1, fp
 8005df6:	00cb      	lsls	r3, r1, #3
 8005df8:	4651      	mov	r1, sl
 8005dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dfe:	4651      	mov	r1, sl
 8005e00:	00ca      	lsls	r2, r1, #3
 8005e02:	4610      	mov	r0, r2
 8005e04:	4619      	mov	r1, r3
 8005e06:	4603      	mov	r3, r0
 8005e08:	4642      	mov	r2, r8
 8005e0a:	189b      	adds	r3, r3, r2
 8005e0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e10:	464b      	mov	r3, r9
 8005e12:	460a      	mov	r2, r1
 8005e14:	eb42 0303 	adc.w	r3, r2, r3
 8005e18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e34:	4649      	mov	r1, r9
 8005e36:	008b      	lsls	r3, r1, #2
 8005e38:	4641      	mov	r1, r8
 8005e3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e3e:	4641      	mov	r1, r8
 8005e40:	008a      	lsls	r2, r1, #2
 8005e42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e46:	f7fa ff09 	bl	8000c5c <__aeabi_uldivmod>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4611      	mov	r1, r2
 8005e50:	4b38      	ldr	r3, [pc, #224]	@ (8005f34 <UART_SetConfig+0x4e4>)
 8005e52:	fba3 2301 	umull	r2, r3, r3, r1
 8005e56:	095b      	lsrs	r3, r3, #5
 8005e58:	2264      	movs	r2, #100	@ 0x64
 8005e5a:	fb02 f303 	mul.w	r3, r2, r3
 8005e5e:	1acb      	subs	r3, r1, r3
 8005e60:	011b      	lsls	r3, r3, #4
 8005e62:	3332      	adds	r3, #50	@ 0x32
 8005e64:	4a33      	ldr	r2, [pc, #204]	@ (8005f34 <UART_SetConfig+0x4e4>)
 8005e66:	fba2 2303 	umull	r2, r3, r2, r3
 8005e6a:	095b      	lsrs	r3, r3, #5
 8005e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e70:	441c      	add	r4, r3
 8005e72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e76:	2200      	movs	r2, #0
 8005e78:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e7a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e80:	4642      	mov	r2, r8
 8005e82:	464b      	mov	r3, r9
 8005e84:	1891      	adds	r1, r2, r2
 8005e86:	60b9      	str	r1, [r7, #8]
 8005e88:	415b      	adcs	r3, r3
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e90:	4641      	mov	r1, r8
 8005e92:	1851      	adds	r1, r2, r1
 8005e94:	6039      	str	r1, [r7, #0]
 8005e96:	4649      	mov	r1, r9
 8005e98:	414b      	adcs	r3, r1
 8005e9a:	607b      	str	r3, [r7, #4]
 8005e9c:	f04f 0200 	mov.w	r2, #0
 8005ea0:	f04f 0300 	mov.w	r3, #0
 8005ea4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ea8:	4659      	mov	r1, fp
 8005eaa:	00cb      	lsls	r3, r1, #3
 8005eac:	4651      	mov	r1, sl
 8005eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005eb2:	4651      	mov	r1, sl
 8005eb4:	00ca      	lsls	r2, r1, #3
 8005eb6:	4610      	mov	r0, r2
 8005eb8:	4619      	mov	r1, r3
 8005eba:	4603      	mov	r3, r0
 8005ebc:	4642      	mov	r2, r8
 8005ebe:	189b      	adds	r3, r3, r2
 8005ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	460a      	mov	r2, r1
 8005ec6:	eb42 0303 	adc.w	r3, r2, r3
 8005eca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ed6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ed8:	f04f 0200 	mov.w	r2, #0
 8005edc:	f04f 0300 	mov.w	r3, #0
 8005ee0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ee4:	4649      	mov	r1, r9
 8005ee6:	008b      	lsls	r3, r1, #2
 8005ee8:	4641      	mov	r1, r8
 8005eea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eee:	4641      	mov	r1, r8
 8005ef0:	008a      	lsls	r2, r1, #2
 8005ef2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ef6:	f7fa feb1 	bl	8000c5c <__aeabi_uldivmod>
 8005efa:	4602      	mov	r2, r0
 8005efc:	460b      	mov	r3, r1
 8005efe:	4b0d      	ldr	r3, [pc, #52]	@ (8005f34 <UART_SetConfig+0x4e4>)
 8005f00:	fba3 1302 	umull	r1, r3, r3, r2
 8005f04:	095b      	lsrs	r3, r3, #5
 8005f06:	2164      	movs	r1, #100	@ 0x64
 8005f08:	fb01 f303 	mul.w	r3, r1, r3
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	011b      	lsls	r3, r3, #4
 8005f10:	3332      	adds	r3, #50	@ 0x32
 8005f12:	4a08      	ldr	r2, [pc, #32]	@ (8005f34 <UART_SetConfig+0x4e4>)
 8005f14:	fba2 2303 	umull	r2, r3, r2, r3
 8005f18:	095b      	lsrs	r3, r3, #5
 8005f1a:	f003 020f 	and.w	r2, r3, #15
 8005f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4422      	add	r2, r4
 8005f26:	609a      	str	r2, [r3, #8]
}
 8005f28:	bf00      	nop
 8005f2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f34:	51eb851f 	.word	0x51eb851f

08005f38 <sniprintf>:
 8005f38:	b40c      	push	{r2, r3}
 8005f3a:	b530      	push	{r4, r5, lr}
 8005f3c:	4b18      	ldr	r3, [pc, #96]	@ (8005fa0 <sniprintf+0x68>)
 8005f3e:	1e0c      	subs	r4, r1, #0
 8005f40:	681d      	ldr	r5, [r3, #0]
 8005f42:	b09d      	sub	sp, #116	@ 0x74
 8005f44:	da08      	bge.n	8005f58 <sniprintf+0x20>
 8005f46:	238b      	movs	r3, #139	@ 0x8b
 8005f48:	602b      	str	r3, [r5, #0]
 8005f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4e:	b01d      	add	sp, #116	@ 0x74
 8005f50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f54:	b002      	add	sp, #8
 8005f56:	4770      	bx	lr
 8005f58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005f66:	bf14      	ite	ne
 8005f68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005f6c:	4623      	moveq	r3, r4
 8005f6e:	9304      	str	r3, [sp, #16]
 8005f70:	9307      	str	r3, [sp, #28]
 8005f72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f76:	9002      	str	r0, [sp, #8]
 8005f78:	9006      	str	r0, [sp, #24]
 8005f7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f80:	ab21      	add	r3, sp, #132	@ 0x84
 8005f82:	a902      	add	r1, sp, #8
 8005f84:	4628      	mov	r0, r5
 8005f86:	9301      	str	r3, [sp, #4]
 8005f88:	f000 f994 	bl	80062b4 <_svfiprintf_r>
 8005f8c:	1c43      	adds	r3, r0, #1
 8005f8e:	bfbc      	itt	lt
 8005f90:	238b      	movlt	r3, #139	@ 0x8b
 8005f92:	602b      	strlt	r3, [r5, #0]
 8005f94:	2c00      	cmp	r4, #0
 8005f96:	d0da      	beq.n	8005f4e <sniprintf+0x16>
 8005f98:	9b02      	ldr	r3, [sp, #8]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	e7d6      	b.n	8005f4e <sniprintf+0x16>
 8005fa0:	2000000c 	.word	0x2000000c

08005fa4 <memset>:
 8005fa4:	4402      	add	r2, r0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d100      	bne.n	8005fae <memset+0xa>
 8005fac:	4770      	bx	lr
 8005fae:	f803 1b01 	strb.w	r1, [r3], #1
 8005fb2:	e7f9      	b.n	8005fa8 <memset+0x4>

08005fb4 <__errno>:
 8005fb4:	4b01      	ldr	r3, [pc, #4]	@ (8005fbc <__errno+0x8>)
 8005fb6:	6818      	ldr	r0, [r3, #0]
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	2000000c 	.word	0x2000000c

08005fc0 <__libc_init_array>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	4d0d      	ldr	r5, [pc, #52]	@ (8005ff8 <__libc_init_array+0x38>)
 8005fc4:	4c0d      	ldr	r4, [pc, #52]	@ (8005ffc <__libc_init_array+0x3c>)
 8005fc6:	1b64      	subs	r4, r4, r5
 8005fc8:	10a4      	asrs	r4, r4, #2
 8005fca:	2600      	movs	r6, #0
 8005fcc:	42a6      	cmp	r6, r4
 8005fce:	d109      	bne.n	8005fe4 <__libc_init_array+0x24>
 8005fd0:	4d0b      	ldr	r5, [pc, #44]	@ (8006000 <__libc_init_array+0x40>)
 8005fd2:	4c0c      	ldr	r4, [pc, #48]	@ (8006004 <__libc_init_array+0x44>)
 8005fd4:	f001 fc88 	bl	80078e8 <_init>
 8005fd8:	1b64      	subs	r4, r4, r5
 8005fda:	10a4      	asrs	r4, r4, #2
 8005fdc:	2600      	movs	r6, #0
 8005fde:	42a6      	cmp	r6, r4
 8005fe0:	d105      	bne.n	8005fee <__libc_init_array+0x2e>
 8005fe2:	bd70      	pop	{r4, r5, r6, pc}
 8005fe4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fe8:	4798      	blx	r3
 8005fea:	3601      	adds	r6, #1
 8005fec:	e7ee      	b.n	8005fcc <__libc_init_array+0xc>
 8005fee:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ff2:	4798      	blx	r3
 8005ff4:	3601      	adds	r6, #1
 8005ff6:	e7f2      	b.n	8005fde <__libc_init_array+0x1e>
 8005ff8:	08007b60 	.word	0x08007b60
 8005ffc:	08007b60 	.word	0x08007b60
 8006000:	08007b60 	.word	0x08007b60
 8006004:	08007b64 	.word	0x08007b64

08006008 <__retarget_lock_acquire_recursive>:
 8006008:	4770      	bx	lr

0800600a <__retarget_lock_release_recursive>:
 800600a:	4770      	bx	lr

0800600c <_free_r>:
 800600c:	b538      	push	{r3, r4, r5, lr}
 800600e:	4605      	mov	r5, r0
 8006010:	2900      	cmp	r1, #0
 8006012:	d041      	beq.n	8006098 <_free_r+0x8c>
 8006014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006018:	1f0c      	subs	r4, r1, #4
 800601a:	2b00      	cmp	r3, #0
 800601c:	bfb8      	it	lt
 800601e:	18e4      	addlt	r4, r4, r3
 8006020:	f000 f8e0 	bl	80061e4 <__malloc_lock>
 8006024:	4a1d      	ldr	r2, [pc, #116]	@ (800609c <_free_r+0x90>)
 8006026:	6813      	ldr	r3, [r2, #0]
 8006028:	b933      	cbnz	r3, 8006038 <_free_r+0x2c>
 800602a:	6063      	str	r3, [r4, #4]
 800602c:	6014      	str	r4, [r2, #0]
 800602e:	4628      	mov	r0, r5
 8006030:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006034:	f000 b8dc 	b.w	80061f0 <__malloc_unlock>
 8006038:	42a3      	cmp	r3, r4
 800603a:	d908      	bls.n	800604e <_free_r+0x42>
 800603c:	6820      	ldr	r0, [r4, #0]
 800603e:	1821      	adds	r1, r4, r0
 8006040:	428b      	cmp	r3, r1
 8006042:	bf01      	itttt	eq
 8006044:	6819      	ldreq	r1, [r3, #0]
 8006046:	685b      	ldreq	r3, [r3, #4]
 8006048:	1809      	addeq	r1, r1, r0
 800604a:	6021      	streq	r1, [r4, #0]
 800604c:	e7ed      	b.n	800602a <_free_r+0x1e>
 800604e:	461a      	mov	r2, r3
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	b10b      	cbz	r3, 8006058 <_free_r+0x4c>
 8006054:	42a3      	cmp	r3, r4
 8006056:	d9fa      	bls.n	800604e <_free_r+0x42>
 8006058:	6811      	ldr	r1, [r2, #0]
 800605a:	1850      	adds	r0, r2, r1
 800605c:	42a0      	cmp	r0, r4
 800605e:	d10b      	bne.n	8006078 <_free_r+0x6c>
 8006060:	6820      	ldr	r0, [r4, #0]
 8006062:	4401      	add	r1, r0
 8006064:	1850      	adds	r0, r2, r1
 8006066:	4283      	cmp	r3, r0
 8006068:	6011      	str	r1, [r2, #0]
 800606a:	d1e0      	bne.n	800602e <_free_r+0x22>
 800606c:	6818      	ldr	r0, [r3, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	6053      	str	r3, [r2, #4]
 8006072:	4408      	add	r0, r1
 8006074:	6010      	str	r0, [r2, #0]
 8006076:	e7da      	b.n	800602e <_free_r+0x22>
 8006078:	d902      	bls.n	8006080 <_free_r+0x74>
 800607a:	230c      	movs	r3, #12
 800607c:	602b      	str	r3, [r5, #0]
 800607e:	e7d6      	b.n	800602e <_free_r+0x22>
 8006080:	6820      	ldr	r0, [r4, #0]
 8006082:	1821      	adds	r1, r4, r0
 8006084:	428b      	cmp	r3, r1
 8006086:	bf04      	itt	eq
 8006088:	6819      	ldreq	r1, [r3, #0]
 800608a:	685b      	ldreq	r3, [r3, #4]
 800608c:	6063      	str	r3, [r4, #4]
 800608e:	bf04      	itt	eq
 8006090:	1809      	addeq	r1, r1, r0
 8006092:	6021      	streq	r1, [r4, #0]
 8006094:	6054      	str	r4, [r2, #4]
 8006096:	e7ca      	b.n	800602e <_free_r+0x22>
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	bf00      	nop
 800609c:	20000da4 	.word	0x20000da4

080060a0 <sbrk_aligned>:
 80060a0:	b570      	push	{r4, r5, r6, lr}
 80060a2:	4e0f      	ldr	r6, [pc, #60]	@ (80060e0 <sbrk_aligned+0x40>)
 80060a4:	460c      	mov	r4, r1
 80060a6:	6831      	ldr	r1, [r6, #0]
 80060a8:	4605      	mov	r5, r0
 80060aa:	b911      	cbnz	r1, 80060b2 <sbrk_aligned+0x12>
 80060ac:	f000 fba4 	bl	80067f8 <_sbrk_r>
 80060b0:	6030      	str	r0, [r6, #0]
 80060b2:	4621      	mov	r1, r4
 80060b4:	4628      	mov	r0, r5
 80060b6:	f000 fb9f 	bl	80067f8 <_sbrk_r>
 80060ba:	1c43      	adds	r3, r0, #1
 80060bc:	d103      	bne.n	80060c6 <sbrk_aligned+0x26>
 80060be:	f04f 34ff 	mov.w	r4, #4294967295
 80060c2:	4620      	mov	r0, r4
 80060c4:	bd70      	pop	{r4, r5, r6, pc}
 80060c6:	1cc4      	adds	r4, r0, #3
 80060c8:	f024 0403 	bic.w	r4, r4, #3
 80060cc:	42a0      	cmp	r0, r4
 80060ce:	d0f8      	beq.n	80060c2 <sbrk_aligned+0x22>
 80060d0:	1a21      	subs	r1, r4, r0
 80060d2:	4628      	mov	r0, r5
 80060d4:	f000 fb90 	bl	80067f8 <_sbrk_r>
 80060d8:	3001      	adds	r0, #1
 80060da:	d1f2      	bne.n	80060c2 <sbrk_aligned+0x22>
 80060dc:	e7ef      	b.n	80060be <sbrk_aligned+0x1e>
 80060de:	bf00      	nop
 80060e0:	20000da0 	.word	0x20000da0

080060e4 <_malloc_r>:
 80060e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e8:	1ccd      	adds	r5, r1, #3
 80060ea:	f025 0503 	bic.w	r5, r5, #3
 80060ee:	3508      	adds	r5, #8
 80060f0:	2d0c      	cmp	r5, #12
 80060f2:	bf38      	it	cc
 80060f4:	250c      	movcc	r5, #12
 80060f6:	2d00      	cmp	r5, #0
 80060f8:	4606      	mov	r6, r0
 80060fa:	db01      	blt.n	8006100 <_malloc_r+0x1c>
 80060fc:	42a9      	cmp	r1, r5
 80060fe:	d904      	bls.n	800610a <_malloc_r+0x26>
 8006100:	230c      	movs	r3, #12
 8006102:	6033      	str	r3, [r6, #0]
 8006104:	2000      	movs	r0, #0
 8006106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800610a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061e0 <_malloc_r+0xfc>
 800610e:	f000 f869 	bl	80061e4 <__malloc_lock>
 8006112:	f8d8 3000 	ldr.w	r3, [r8]
 8006116:	461c      	mov	r4, r3
 8006118:	bb44      	cbnz	r4, 800616c <_malloc_r+0x88>
 800611a:	4629      	mov	r1, r5
 800611c:	4630      	mov	r0, r6
 800611e:	f7ff ffbf 	bl	80060a0 <sbrk_aligned>
 8006122:	1c43      	adds	r3, r0, #1
 8006124:	4604      	mov	r4, r0
 8006126:	d158      	bne.n	80061da <_malloc_r+0xf6>
 8006128:	f8d8 4000 	ldr.w	r4, [r8]
 800612c:	4627      	mov	r7, r4
 800612e:	2f00      	cmp	r7, #0
 8006130:	d143      	bne.n	80061ba <_malloc_r+0xd6>
 8006132:	2c00      	cmp	r4, #0
 8006134:	d04b      	beq.n	80061ce <_malloc_r+0xea>
 8006136:	6823      	ldr	r3, [r4, #0]
 8006138:	4639      	mov	r1, r7
 800613a:	4630      	mov	r0, r6
 800613c:	eb04 0903 	add.w	r9, r4, r3
 8006140:	f000 fb5a 	bl	80067f8 <_sbrk_r>
 8006144:	4581      	cmp	r9, r0
 8006146:	d142      	bne.n	80061ce <_malloc_r+0xea>
 8006148:	6821      	ldr	r1, [r4, #0]
 800614a:	1a6d      	subs	r5, r5, r1
 800614c:	4629      	mov	r1, r5
 800614e:	4630      	mov	r0, r6
 8006150:	f7ff ffa6 	bl	80060a0 <sbrk_aligned>
 8006154:	3001      	adds	r0, #1
 8006156:	d03a      	beq.n	80061ce <_malloc_r+0xea>
 8006158:	6823      	ldr	r3, [r4, #0]
 800615a:	442b      	add	r3, r5
 800615c:	6023      	str	r3, [r4, #0]
 800615e:	f8d8 3000 	ldr.w	r3, [r8]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	bb62      	cbnz	r2, 80061c0 <_malloc_r+0xdc>
 8006166:	f8c8 7000 	str.w	r7, [r8]
 800616a:	e00f      	b.n	800618c <_malloc_r+0xa8>
 800616c:	6822      	ldr	r2, [r4, #0]
 800616e:	1b52      	subs	r2, r2, r5
 8006170:	d420      	bmi.n	80061b4 <_malloc_r+0xd0>
 8006172:	2a0b      	cmp	r2, #11
 8006174:	d917      	bls.n	80061a6 <_malloc_r+0xc2>
 8006176:	1961      	adds	r1, r4, r5
 8006178:	42a3      	cmp	r3, r4
 800617a:	6025      	str	r5, [r4, #0]
 800617c:	bf18      	it	ne
 800617e:	6059      	strne	r1, [r3, #4]
 8006180:	6863      	ldr	r3, [r4, #4]
 8006182:	bf08      	it	eq
 8006184:	f8c8 1000 	streq.w	r1, [r8]
 8006188:	5162      	str	r2, [r4, r5]
 800618a:	604b      	str	r3, [r1, #4]
 800618c:	4630      	mov	r0, r6
 800618e:	f000 f82f 	bl	80061f0 <__malloc_unlock>
 8006192:	f104 000b 	add.w	r0, r4, #11
 8006196:	1d23      	adds	r3, r4, #4
 8006198:	f020 0007 	bic.w	r0, r0, #7
 800619c:	1ac2      	subs	r2, r0, r3
 800619e:	bf1c      	itt	ne
 80061a0:	1a1b      	subne	r3, r3, r0
 80061a2:	50a3      	strne	r3, [r4, r2]
 80061a4:	e7af      	b.n	8006106 <_malloc_r+0x22>
 80061a6:	6862      	ldr	r2, [r4, #4]
 80061a8:	42a3      	cmp	r3, r4
 80061aa:	bf0c      	ite	eq
 80061ac:	f8c8 2000 	streq.w	r2, [r8]
 80061b0:	605a      	strne	r2, [r3, #4]
 80061b2:	e7eb      	b.n	800618c <_malloc_r+0xa8>
 80061b4:	4623      	mov	r3, r4
 80061b6:	6864      	ldr	r4, [r4, #4]
 80061b8:	e7ae      	b.n	8006118 <_malloc_r+0x34>
 80061ba:	463c      	mov	r4, r7
 80061bc:	687f      	ldr	r7, [r7, #4]
 80061be:	e7b6      	b.n	800612e <_malloc_r+0x4a>
 80061c0:	461a      	mov	r2, r3
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	42a3      	cmp	r3, r4
 80061c6:	d1fb      	bne.n	80061c0 <_malloc_r+0xdc>
 80061c8:	2300      	movs	r3, #0
 80061ca:	6053      	str	r3, [r2, #4]
 80061cc:	e7de      	b.n	800618c <_malloc_r+0xa8>
 80061ce:	230c      	movs	r3, #12
 80061d0:	6033      	str	r3, [r6, #0]
 80061d2:	4630      	mov	r0, r6
 80061d4:	f000 f80c 	bl	80061f0 <__malloc_unlock>
 80061d8:	e794      	b.n	8006104 <_malloc_r+0x20>
 80061da:	6005      	str	r5, [r0, #0]
 80061dc:	e7d6      	b.n	800618c <_malloc_r+0xa8>
 80061de:	bf00      	nop
 80061e0:	20000da4 	.word	0x20000da4

080061e4 <__malloc_lock>:
 80061e4:	4801      	ldr	r0, [pc, #4]	@ (80061ec <__malloc_lock+0x8>)
 80061e6:	f7ff bf0f 	b.w	8006008 <__retarget_lock_acquire_recursive>
 80061ea:	bf00      	nop
 80061ec:	20000d9c 	.word	0x20000d9c

080061f0 <__malloc_unlock>:
 80061f0:	4801      	ldr	r0, [pc, #4]	@ (80061f8 <__malloc_unlock+0x8>)
 80061f2:	f7ff bf0a 	b.w	800600a <__retarget_lock_release_recursive>
 80061f6:	bf00      	nop
 80061f8:	20000d9c 	.word	0x20000d9c

080061fc <__ssputs_r>:
 80061fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006200:	688e      	ldr	r6, [r1, #8]
 8006202:	461f      	mov	r7, r3
 8006204:	42be      	cmp	r6, r7
 8006206:	680b      	ldr	r3, [r1, #0]
 8006208:	4682      	mov	sl, r0
 800620a:	460c      	mov	r4, r1
 800620c:	4690      	mov	r8, r2
 800620e:	d82d      	bhi.n	800626c <__ssputs_r+0x70>
 8006210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006214:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006218:	d026      	beq.n	8006268 <__ssputs_r+0x6c>
 800621a:	6965      	ldr	r5, [r4, #20]
 800621c:	6909      	ldr	r1, [r1, #16]
 800621e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006222:	eba3 0901 	sub.w	r9, r3, r1
 8006226:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800622a:	1c7b      	adds	r3, r7, #1
 800622c:	444b      	add	r3, r9
 800622e:	106d      	asrs	r5, r5, #1
 8006230:	429d      	cmp	r5, r3
 8006232:	bf38      	it	cc
 8006234:	461d      	movcc	r5, r3
 8006236:	0553      	lsls	r3, r2, #21
 8006238:	d527      	bpl.n	800628a <__ssputs_r+0x8e>
 800623a:	4629      	mov	r1, r5
 800623c:	f7ff ff52 	bl	80060e4 <_malloc_r>
 8006240:	4606      	mov	r6, r0
 8006242:	b360      	cbz	r0, 800629e <__ssputs_r+0xa2>
 8006244:	6921      	ldr	r1, [r4, #16]
 8006246:	464a      	mov	r2, r9
 8006248:	f000 fae6 	bl	8006818 <memcpy>
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006256:	81a3      	strh	r3, [r4, #12]
 8006258:	6126      	str	r6, [r4, #16]
 800625a:	6165      	str	r5, [r4, #20]
 800625c:	444e      	add	r6, r9
 800625e:	eba5 0509 	sub.w	r5, r5, r9
 8006262:	6026      	str	r6, [r4, #0]
 8006264:	60a5      	str	r5, [r4, #8]
 8006266:	463e      	mov	r6, r7
 8006268:	42be      	cmp	r6, r7
 800626a:	d900      	bls.n	800626e <__ssputs_r+0x72>
 800626c:	463e      	mov	r6, r7
 800626e:	6820      	ldr	r0, [r4, #0]
 8006270:	4632      	mov	r2, r6
 8006272:	4641      	mov	r1, r8
 8006274:	f000 faa6 	bl	80067c4 <memmove>
 8006278:	68a3      	ldr	r3, [r4, #8]
 800627a:	1b9b      	subs	r3, r3, r6
 800627c:	60a3      	str	r3, [r4, #8]
 800627e:	6823      	ldr	r3, [r4, #0]
 8006280:	4433      	add	r3, r6
 8006282:	6023      	str	r3, [r4, #0]
 8006284:	2000      	movs	r0, #0
 8006286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800628a:	462a      	mov	r2, r5
 800628c:	f000 fad2 	bl	8006834 <_realloc_r>
 8006290:	4606      	mov	r6, r0
 8006292:	2800      	cmp	r0, #0
 8006294:	d1e0      	bne.n	8006258 <__ssputs_r+0x5c>
 8006296:	6921      	ldr	r1, [r4, #16]
 8006298:	4650      	mov	r0, sl
 800629a:	f7ff feb7 	bl	800600c <_free_r>
 800629e:	230c      	movs	r3, #12
 80062a0:	f8ca 3000 	str.w	r3, [sl]
 80062a4:	89a3      	ldrh	r3, [r4, #12]
 80062a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062aa:	81a3      	strh	r3, [r4, #12]
 80062ac:	f04f 30ff 	mov.w	r0, #4294967295
 80062b0:	e7e9      	b.n	8006286 <__ssputs_r+0x8a>
	...

080062b4 <_svfiprintf_r>:
 80062b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b8:	4698      	mov	r8, r3
 80062ba:	898b      	ldrh	r3, [r1, #12]
 80062bc:	061b      	lsls	r3, r3, #24
 80062be:	b09d      	sub	sp, #116	@ 0x74
 80062c0:	4607      	mov	r7, r0
 80062c2:	460d      	mov	r5, r1
 80062c4:	4614      	mov	r4, r2
 80062c6:	d510      	bpl.n	80062ea <_svfiprintf_r+0x36>
 80062c8:	690b      	ldr	r3, [r1, #16]
 80062ca:	b973      	cbnz	r3, 80062ea <_svfiprintf_r+0x36>
 80062cc:	2140      	movs	r1, #64	@ 0x40
 80062ce:	f7ff ff09 	bl	80060e4 <_malloc_r>
 80062d2:	6028      	str	r0, [r5, #0]
 80062d4:	6128      	str	r0, [r5, #16]
 80062d6:	b930      	cbnz	r0, 80062e6 <_svfiprintf_r+0x32>
 80062d8:	230c      	movs	r3, #12
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295
 80062e0:	b01d      	add	sp, #116	@ 0x74
 80062e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e6:	2340      	movs	r3, #64	@ 0x40
 80062e8:	616b      	str	r3, [r5, #20]
 80062ea:	2300      	movs	r3, #0
 80062ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ee:	2320      	movs	r3, #32
 80062f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80062f8:	2330      	movs	r3, #48	@ 0x30
 80062fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006498 <_svfiprintf_r+0x1e4>
 80062fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006302:	f04f 0901 	mov.w	r9, #1
 8006306:	4623      	mov	r3, r4
 8006308:	469a      	mov	sl, r3
 800630a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800630e:	b10a      	cbz	r2, 8006314 <_svfiprintf_r+0x60>
 8006310:	2a25      	cmp	r2, #37	@ 0x25
 8006312:	d1f9      	bne.n	8006308 <_svfiprintf_r+0x54>
 8006314:	ebba 0b04 	subs.w	fp, sl, r4
 8006318:	d00b      	beq.n	8006332 <_svfiprintf_r+0x7e>
 800631a:	465b      	mov	r3, fp
 800631c:	4622      	mov	r2, r4
 800631e:	4629      	mov	r1, r5
 8006320:	4638      	mov	r0, r7
 8006322:	f7ff ff6b 	bl	80061fc <__ssputs_r>
 8006326:	3001      	adds	r0, #1
 8006328:	f000 80a7 	beq.w	800647a <_svfiprintf_r+0x1c6>
 800632c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800632e:	445a      	add	r2, fp
 8006330:	9209      	str	r2, [sp, #36]	@ 0x24
 8006332:	f89a 3000 	ldrb.w	r3, [sl]
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 809f 	beq.w	800647a <_svfiprintf_r+0x1c6>
 800633c:	2300      	movs	r3, #0
 800633e:	f04f 32ff 	mov.w	r2, #4294967295
 8006342:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006346:	f10a 0a01 	add.w	sl, sl, #1
 800634a:	9304      	str	r3, [sp, #16]
 800634c:	9307      	str	r3, [sp, #28]
 800634e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006352:	931a      	str	r3, [sp, #104]	@ 0x68
 8006354:	4654      	mov	r4, sl
 8006356:	2205      	movs	r2, #5
 8006358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800635c:	484e      	ldr	r0, [pc, #312]	@ (8006498 <_svfiprintf_r+0x1e4>)
 800635e:	f7f9 ff5f 	bl	8000220 <memchr>
 8006362:	9a04      	ldr	r2, [sp, #16]
 8006364:	b9d8      	cbnz	r0, 800639e <_svfiprintf_r+0xea>
 8006366:	06d0      	lsls	r0, r2, #27
 8006368:	bf44      	itt	mi
 800636a:	2320      	movmi	r3, #32
 800636c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006370:	0711      	lsls	r1, r2, #28
 8006372:	bf44      	itt	mi
 8006374:	232b      	movmi	r3, #43	@ 0x2b
 8006376:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800637a:	f89a 3000 	ldrb.w	r3, [sl]
 800637e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006380:	d015      	beq.n	80063ae <_svfiprintf_r+0xfa>
 8006382:	9a07      	ldr	r2, [sp, #28]
 8006384:	4654      	mov	r4, sl
 8006386:	2000      	movs	r0, #0
 8006388:	f04f 0c0a 	mov.w	ip, #10
 800638c:	4621      	mov	r1, r4
 800638e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006392:	3b30      	subs	r3, #48	@ 0x30
 8006394:	2b09      	cmp	r3, #9
 8006396:	d94b      	bls.n	8006430 <_svfiprintf_r+0x17c>
 8006398:	b1b0      	cbz	r0, 80063c8 <_svfiprintf_r+0x114>
 800639a:	9207      	str	r2, [sp, #28]
 800639c:	e014      	b.n	80063c8 <_svfiprintf_r+0x114>
 800639e:	eba0 0308 	sub.w	r3, r0, r8
 80063a2:	fa09 f303 	lsl.w	r3, r9, r3
 80063a6:	4313      	orrs	r3, r2
 80063a8:	9304      	str	r3, [sp, #16]
 80063aa:	46a2      	mov	sl, r4
 80063ac:	e7d2      	b.n	8006354 <_svfiprintf_r+0xa0>
 80063ae:	9b03      	ldr	r3, [sp, #12]
 80063b0:	1d19      	adds	r1, r3, #4
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	9103      	str	r1, [sp, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	bfbb      	ittet	lt
 80063ba:	425b      	neglt	r3, r3
 80063bc:	f042 0202 	orrlt.w	r2, r2, #2
 80063c0:	9307      	strge	r3, [sp, #28]
 80063c2:	9307      	strlt	r3, [sp, #28]
 80063c4:	bfb8      	it	lt
 80063c6:	9204      	strlt	r2, [sp, #16]
 80063c8:	7823      	ldrb	r3, [r4, #0]
 80063ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80063cc:	d10a      	bne.n	80063e4 <_svfiprintf_r+0x130>
 80063ce:	7863      	ldrb	r3, [r4, #1]
 80063d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063d2:	d132      	bne.n	800643a <_svfiprintf_r+0x186>
 80063d4:	9b03      	ldr	r3, [sp, #12]
 80063d6:	1d1a      	adds	r2, r3, #4
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	9203      	str	r2, [sp, #12]
 80063dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063e0:	3402      	adds	r4, #2
 80063e2:	9305      	str	r3, [sp, #20]
 80063e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064a8 <_svfiprintf_r+0x1f4>
 80063e8:	7821      	ldrb	r1, [r4, #0]
 80063ea:	2203      	movs	r2, #3
 80063ec:	4650      	mov	r0, sl
 80063ee:	f7f9 ff17 	bl	8000220 <memchr>
 80063f2:	b138      	cbz	r0, 8006404 <_svfiprintf_r+0x150>
 80063f4:	9b04      	ldr	r3, [sp, #16]
 80063f6:	eba0 000a 	sub.w	r0, r0, sl
 80063fa:	2240      	movs	r2, #64	@ 0x40
 80063fc:	4082      	lsls	r2, r0
 80063fe:	4313      	orrs	r3, r2
 8006400:	3401      	adds	r4, #1
 8006402:	9304      	str	r3, [sp, #16]
 8006404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006408:	4824      	ldr	r0, [pc, #144]	@ (800649c <_svfiprintf_r+0x1e8>)
 800640a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800640e:	2206      	movs	r2, #6
 8006410:	f7f9 ff06 	bl	8000220 <memchr>
 8006414:	2800      	cmp	r0, #0
 8006416:	d036      	beq.n	8006486 <_svfiprintf_r+0x1d2>
 8006418:	4b21      	ldr	r3, [pc, #132]	@ (80064a0 <_svfiprintf_r+0x1ec>)
 800641a:	bb1b      	cbnz	r3, 8006464 <_svfiprintf_r+0x1b0>
 800641c:	9b03      	ldr	r3, [sp, #12]
 800641e:	3307      	adds	r3, #7
 8006420:	f023 0307 	bic.w	r3, r3, #7
 8006424:	3308      	adds	r3, #8
 8006426:	9303      	str	r3, [sp, #12]
 8006428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642a:	4433      	add	r3, r6
 800642c:	9309      	str	r3, [sp, #36]	@ 0x24
 800642e:	e76a      	b.n	8006306 <_svfiprintf_r+0x52>
 8006430:	fb0c 3202 	mla	r2, ip, r2, r3
 8006434:	460c      	mov	r4, r1
 8006436:	2001      	movs	r0, #1
 8006438:	e7a8      	b.n	800638c <_svfiprintf_r+0xd8>
 800643a:	2300      	movs	r3, #0
 800643c:	3401      	adds	r4, #1
 800643e:	9305      	str	r3, [sp, #20]
 8006440:	4619      	mov	r1, r3
 8006442:	f04f 0c0a 	mov.w	ip, #10
 8006446:	4620      	mov	r0, r4
 8006448:	f810 2b01 	ldrb.w	r2, [r0], #1
 800644c:	3a30      	subs	r2, #48	@ 0x30
 800644e:	2a09      	cmp	r2, #9
 8006450:	d903      	bls.n	800645a <_svfiprintf_r+0x1a6>
 8006452:	2b00      	cmp	r3, #0
 8006454:	d0c6      	beq.n	80063e4 <_svfiprintf_r+0x130>
 8006456:	9105      	str	r1, [sp, #20]
 8006458:	e7c4      	b.n	80063e4 <_svfiprintf_r+0x130>
 800645a:	fb0c 2101 	mla	r1, ip, r1, r2
 800645e:	4604      	mov	r4, r0
 8006460:	2301      	movs	r3, #1
 8006462:	e7f0      	b.n	8006446 <_svfiprintf_r+0x192>
 8006464:	ab03      	add	r3, sp, #12
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	462a      	mov	r2, r5
 800646a:	4b0e      	ldr	r3, [pc, #56]	@ (80064a4 <_svfiprintf_r+0x1f0>)
 800646c:	a904      	add	r1, sp, #16
 800646e:	4638      	mov	r0, r7
 8006470:	f3af 8000 	nop.w
 8006474:	1c42      	adds	r2, r0, #1
 8006476:	4606      	mov	r6, r0
 8006478:	d1d6      	bne.n	8006428 <_svfiprintf_r+0x174>
 800647a:	89ab      	ldrh	r3, [r5, #12]
 800647c:	065b      	lsls	r3, r3, #25
 800647e:	f53f af2d 	bmi.w	80062dc <_svfiprintf_r+0x28>
 8006482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006484:	e72c      	b.n	80062e0 <_svfiprintf_r+0x2c>
 8006486:	ab03      	add	r3, sp, #12
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	462a      	mov	r2, r5
 800648c:	4b05      	ldr	r3, [pc, #20]	@ (80064a4 <_svfiprintf_r+0x1f0>)
 800648e:	a904      	add	r1, sp, #16
 8006490:	4638      	mov	r0, r7
 8006492:	f000 f879 	bl	8006588 <_printf_i>
 8006496:	e7ed      	b.n	8006474 <_svfiprintf_r+0x1c0>
 8006498:	0800794c 	.word	0x0800794c
 800649c:	08007956 	.word	0x08007956
 80064a0:	00000000 	.word	0x00000000
 80064a4:	080061fd 	.word	0x080061fd
 80064a8:	08007952 	.word	0x08007952

080064ac <_printf_common>:
 80064ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b0:	4616      	mov	r6, r2
 80064b2:	4698      	mov	r8, r3
 80064b4:	688a      	ldr	r2, [r1, #8]
 80064b6:	690b      	ldr	r3, [r1, #16]
 80064b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064bc:	4293      	cmp	r3, r2
 80064be:	bfb8      	it	lt
 80064c0:	4613      	movlt	r3, r2
 80064c2:	6033      	str	r3, [r6, #0]
 80064c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064c8:	4607      	mov	r7, r0
 80064ca:	460c      	mov	r4, r1
 80064cc:	b10a      	cbz	r2, 80064d2 <_printf_common+0x26>
 80064ce:	3301      	adds	r3, #1
 80064d0:	6033      	str	r3, [r6, #0]
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	0699      	lsls	r1, r3, #26
 80064d6:	bf42      	ittt	mi
 80064d8:	6833      	ldrmi	r3, [r6, #0]
 80064da:	3302      	addmi	r3, #2
 80064dc:	6033      	strmi	r3, [r6, #0]
 80064de:	6825      	ldr	r5, [r4, #0]
 80064e0:	f015 0506 	ands.w	r5, r5, #6
 80064e4:	d106      	bne.n	80064f4 <_printf_common+0x48>
 80064e6:	f104 0a19 	add.w	sl, r4, #25
 80064ea:	68e3      	ldr	r3, [r4, #12]
 80064ec:	6832      	ldr	r2, [r6, #0]
 80064ee:	1a9b      	subs	r3, r3, r2
 80064f0:	42ab      	cmp	r3, r5
 80064f2:	dc26      	bgt.n	8006542 <_printf_common+0x96>
 80064f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064f8:	6822      	ldr	r2, [r4, #0]
 80064fa:	3b00      	subs	r3, #0
 80064fc:	bf18      	it	ne
 80064fe:	2301      	movne	r3, #1
 8006500:	0692      	lsls	r2, r2, #26
 8006502:	d42b      	bmi.n	800655c <_printf_common+0xb0>
 8006504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006508:	4641      	mov	r1, r8
 800650a:	4638      	mov	r0, r7
 800650c:	47c8      	blx	r9
 800650e:	3001      	adds	r0, #1
 8006510:	d01e      	beq.n	8006550 <_printf_common+0xa4>
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	6922      	ldr	r2, [r4, #16]
 8006516:	f003 0306 	and.w	r3, r3, #6
 800651a:	2b04      	cmp	r3, #4
 800651c:	bf02      	ittt	eq
 800651e:	68e5      	ldreq	r5, [r4, #12]
 8006520:	6833      	ldreq	r3, [r6, #0]
 8006522:	1aed      	subeq	r5, r5, r3
 8006524:	68a3      	ldr	r3, [r4, #8]
 8006526:	bf0c      	ite	eq
 8006528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800652c:	2500      	movne	r5, #0
 800652e:	4293      	cmp	r3, r2
 8006530:	bfc4      	itt	gt
 8006532:	1a9b      	subgt	r3, r3, r2
 8006534:	18ed      	addgt	r5, r5, r3
 8006536:	2600      	movs	r6, #0
 8006538:	341a      	adds	r4, #26
 800653a:	42b5      	cmp	r5, r6
 800653c:	d11a      	bne.n	8006574 <_printf_common+0xc8>
 800653e:	2000      	movs	r0, #0
 8006540:	e008      	b.n	8006554 <_printf_common+0xa8>
 8006542:	2301      	movs	r3, #1
 8006544:	4652      	mov	r2, sl
 8006546:	4641      	mov	r1, r8
 8006548:	4638      	mov	r0, r7
 800654a:	47c8      	blx	r9
 800654c:	3001      	adds	r0, #1
 800654e:	d103      	bne.n	8006558 <_printf_common+0xac>
 8006550:	f04f 30ff 	mov.w	r0, #4294967295
 8006554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006558:	3501      	adds	r5, #1
 800655a:	e7c6      	b.n	80064ea <_printf_common+0x3e>
 800655c:	18e1      	adds	r1, r4, r3
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	2030      	movs	r0, #48	@ 0x30
 8006562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006566:	4422      	add	r2, r4
 8006568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800656c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006570:	3302      	adds	r3, #2
 8006572:	e7c7      	b.n	8006504 <_printf_common+0x58>
 8006574:	2301      	movs	r3, #1
 8006576:	4622      	mov	r2, r4
 8006578:	4641      	mov	r1, r8
 800657a:	4638      	mov	r0, r7
 800657c:	47c8      	blx	r9
 800657e:	3001      	adds	r0, #1
 8006580:	d0e6      	beq.n	8006550 <_printf_common+0xa4>
 8006582:	3601      	adds	r6, #1
 8006584:	e7d9      	b.n	800653a <_printf_common+0x8e>
	...

08006588 <_printf_i>:
 8006588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800658c:	7e0f      	ldrb	r7, [r1, #24]
 800658e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006590:	2f78      	cmp	r7, #120	@ 0x78
 8006592:	4691      	mov	r9, r2
 8006594:	4680      	mov	r8, r0
 8006596:	460c      	mov	r4, r1
 8006598:	469a      	mov	sl, r3
 800659a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800659e:	d807      	bhi.n	80065b0 <_printf_i+0x28>
 80065a0:	2f62      	cmp	r7, #98	@ 0x62
 80065a2:	d80a      	bhi.n	80065ba <_printf_i+0x32>
 80065a4:	2f00      	cmp	r7, #0
 80065a6:	f000 80d1 	beq.w	800674c <_printf_i+0x1c4>
 80065aa:	2f58      	cmp	r7, #88	@ 0x58
 80065ac:	f000 80b8 	beq.w	8006720 <_printf_i+0x198>
 80065b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065b8:	e03a      	b.n	8006630 <_printf_i+0xa8>
 80065ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065be:	2b15      	cmp	r3, #21
 80065c0:	d8f6      	bhi.n	80065b0 <_printf_i+0x28>
 80065c2:	a101      	add	r1, pc, #4	@ (adr r1, 80065c8 <_printf_i+0x40>)
 80065c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065c8:	08006621 	.word	0x08006621
 80065cc:	08006635 	.word	0x08006635
 80065d0:	080065b1 	.word	0x080065b1
 80065d4:	080065b1 	.word	0x080065b1
 80065d8:	080065b1 	.word	0x080065b1
 80065dc:	080065b1 	.word	0x080065b1
 80065e0:	08006635 	.word	0x08006635
 80065e4:	080065b1 	.word	0x080065b1
 80065e8:	080065b1 	.word	0x080065b1
 80065ec:	080065b1 	.word	0x080065b1
 80065f0:	080065b1 	.word	0x080065b1
 80065f4:	08006733 	.word	0x08006733
 80065f8:	0800665f 	.word	0x0800665f
 80065fc:	080066ed 	.word	0x080066ed
 8006600:	080065b1 	.word	0x080065b1
 8006604:	080065b1 	.word	0x080065b1
 8006608:	08006755 	.word	0x08006755
 800660c:	080065b1 	.word	0x080065b1
 8006610:	0800665f 	.word	0x0800665f
 8006614:	080065b1 	.word	0x080065b1
 8006618:	080065b1 	.word	0x080065b1
 800661c:	080066f5 	.word	0x080066f5
 8006620:	6833      	ldr	r3, [r6, #0]
 8006622:	1d1a      	adds	r2, r3, #4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	6032      	str	r2, [r6, #0]
 8006628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800662c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006630:	2301      	movs	r3, #1
 8006632:	e09c      	b.n	800676e <_printf_i+0x1e6>
 8006634:	6833      	ldr	r3, [r6, #0]
 8006636:	6820      	ldr	r0, [r4, #0]
 8006638:	1d19      	adds	r1, r3, #4
 800663a:	6031      	str	r1, [r6, #0]
 800663c:	0606      	lsls	r6, r0, #24
 800663e:	d501      	bpl.n	8006644 <_printf_i+0xbc>
 8006640:	681d      	ldr	r5, [r3, #0]
 8006642:	e003      	b.n	800664c <_printf_i+0xc4>
 8006644:	0645      	lsls	r5, r0, #25
 8006646:	d5fb      	bpl.n	8006640 <_printf_i+0xb8>
 8006648:	f9b3 5000 	ldrsh.w	r5, [r3]
 800664c:	2d00      	cmp	r5, #0
 800664e:	da03      	bge.n	8006658 <_printf_i+0xd0>
 8006650:	232d      	movs	r3, #45	@ 0x2d
 8006652:	426d      	negs	r5, r5
 8006654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006658:	4858      	ldr	r0, [pc, #352]	@ (80067bc <_printf_i+0x234>)
 800665a:	230a      	movs	r3, #10
 800665c:	e011      	b.n	8006682 <_printf_i+0xfa>
 800665e:	6821      	ldr	r1, [r4, #0]
 8006660:	6833      	ldr	r3, [r6, #0]
 8006662:	0608      	lsls	r0, r1, #24
 8006664:	f853 5b04 	ldr.w	r5, [r3], #4
 8006668:	d402      	bmi.n	8006670 <_printf_i+0xe8>
 800666a:	0649      	lsls	r1, r1, #25
 800666c:	bf48      	it	mi
 800666e:	b2ad      	uxthmi	r5, r5
 8006670:	2f6f      	cmp	r7, #111	@ 0x6f
 8006672:	4852      	ldr	r0, [pc, #328]	@ (80067bc <_printf_i+0x234>)
 8006674:	6033      	str	r3, [r6, #0]
 8006676:	bf14      	ite	ne
 8006678:	230a      	movne	r3, #10
 800667a:	2308      	moveq	r3, #8
 800667c:	2100      	movs	r1, #0
 800667e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006682:	6866      	ldr	r6, [r4, #4]
 8006684:	60a6      	str	r6, [r4, #8]
 8006686:	2e00      	cmp	r6, #0
 8006688:	db05      	blt.n	8006696 <_printf_i+0x10e>
 800668a:	6821      	ldr	r1, [r4, #0]
 800668c:	432e      	orrs	r6, r5
 800668e:	f021 0104 	bic.w	r1, r1, #4
 8006692:	6021      	str	r1, [r4, #0]
 8006694:	d04b      	beq.n	800672e <_printf_i+0x1a6>
 8006696:	4616      	mov	r6, r2
 8006698:	fbb5 f1f3 	udiv	r1, r5, r3
 800669c:	fb03 5711 	mls	r7, r3, r1, r5
 80066a0:	5dc7      	ldrb	r7, [r0, r7]
 80066a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066a6:	462f      	mov	r7, r5
 80066a8:	42bb      	cmp	r3, r7
 80066aa:	460d      	mov	r5, r1
 80066ac:	d9f4      	bls.n	8006698 <_printf_i+0x110>
 80066ae:	2b08      	cmp	r3, #8
 80066b0:	d10b      	bne.n	80066ca <_printf_i+0x142>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	07df      	lsls	r7, r3, #31
 80066b6:	d508      	bpl.n	80066ca <_printf_i+0x142>
 80066b8:	6923      	ldr	r3, [r4, #16]
 80066ba:	6861      	ldr	r1, [r4, #4]
 80066bc:	4299      	cmp	r1, r3
 80066be:	bfde      	ittt	le
 80066c0:	2330      	movle	r3, #48	@ 0x30
 80066c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066ca:	1b92      	subs	r2, r2, r6
 80066cc:	6122      	str	r2, [r4, #16]
 80066ce:	f8cd a000 	str.w	sl, [sp]
 80066d2:	464b      	mov	r3, r9
 80066d4:	aa03      	add	r2, sp, #12
 80066d6:	4621      	mov	r1, r4
 80066d8:	4640      	mov	r0, r8
 80066da:	f7ff fee7 	bl	80064ac <_printf_common>
 80066de:	3001      	adds	r0, #1
 80066e0:	d14a      	bne.n	8006778 <_printf_i+0x1f0>
 80066e2:	f04f 30ff 	mov.w	r0, #4294967295
 80066e6:	b004      	add	sp, #16
 80066e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	f043 0320 	orr.w	r3, r3, #32
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	4832      	ldr	r0, [pc, #200]	@ (80067c0 <_printf_i+0x238>)
 80066f6:	2778      	movs	r7, #120	@ 0x78
 80066f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	6831      	ldr	r1, [r6, #0]
 8006700:	061f      	lsls	r7, r3, #24
 8006702:	f851 5b04 	ldr.w	r5, [r1], #4
 8006706:	d402      	bmi.n	800670e <_printf_i+0x186>
 8006708:	065f      	lsls	r7, r3, #25
 800670a:	bf48      	it	mi
 800670c:	b2ad      	uxthmi	r5, r5
 800670e:	6031      	str	r1, [r6, #0]
 8006710:	07d9      	lsls	r1, r3, #31
 8006712:	bf44      	itt	mi
 8006714:	f043 0320 	orrmi.w	r3, r3, #32
 8006718:	6023      	strmi	r3, [r4, #0]
 800671a:	b11d      	cbz	r5, 8006724 <_printf_i+0x19c>
 800671c:	2310      	movs	r3, #16
 800671e:	e7ad      	b.n	800667c <_printf_i+0xf4>
 8006720:	4826      	ldr	r0, [pc, #152]	@ (80067bc <_printf_i+0x234>)
 8006722:	e7e9      	b.n	80066f8 <_printf_i+0x170>
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	f023 0320 	bic.w	r3, r3, #32
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	e7f6      	b.n	800671c <_printf_i+0x194>
 800672e:	4616      	mov	r6, r2
 8006730:	e7bd      	b.n	80066ae <_printf_i+0x126>
 8006732:	6833      	ldr	r3, [r6, #0]
 8006734:	6825      	ldr	r5, [r4, #0]
 8006736:	6961      	ldr	r1, [r4, #20]
 8006738:	1d18      	adds	r0, r3, #4
 800673a:	6030      	str	r0, [r6, #0]
 800673c:	062e      	lsls	r6, r5, #24
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	d501      	bpl.n	8006746 <_printf_i+0x1be>
 8006742:	6019      	str	r1, [r3, #0]
 8006744:	e002      	b.n	800674c <_printf_i+0x1c4>
 8006746:	0668      	lsls	r0, r5, #25
 8006748:	d5fb      	bpl.n	8006742 <_printf_i+0x1ba>
 800674a:	8019      	strh	r1, [r3, #0]
 800674c:	2300      	movs	r3, #0
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	4616      	mov	r6, r2
 8006752:	e7bc      	b.n	80066ce <_printf_i+0x146>
 8006754:	6833      	ldr	r3, [r6, #0]
 8006756:	1d1a      	adds	r2, r3, #4
 8006758:	6032      	str	r2, [r6, #0]
 800675a:	681e      	ldr	r6, [r3, #0]
 800675c:	6862      	ldr	r2, [r4, #4]
 800675e:	2100      	movs	r1, #0
 8006760:	4630      	mov	r0, r6
 8006762:	f7f9 fd5d 	bl	8000220 <memchr>
 8006766:	b108      	cbz	r0, 800676c <_printf_i+0x1e4>
 8006768:	1b80      	subs	r0, r0, r6
 800676a:	6060      	str	r0, [r4, #4]
 800676c:	6863      	ldr	r3, [r4, #4]
 800676e:	6123      	str	r3, [r4, #16]
 8006770:	2300      	movs	r3, #0
 8006772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006776:	e7aa      	b.n	80066ce <_printf_i+0x146>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	4632      	mov	r2, r6
 800677c:	4649      	mov	r1, r9
 800677e:	4640      	mov	r0, r8
 8006780:	47d0      	blx	sl
 8006782:	3001      	adds	r0, #1
 8006784:	d0ad      	beq.n	80066e2 <_printf_i+0x15a>
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	079b      	lsls	r3, r3, #30
 800678a:	d413      	bmi.n	80067b4 <_printf_i+0x22c>
 800678c:	68e0      	ldr	r0, [r4, #12]
 800678e:	9b03      	ldr	r3, [sp, #12]
 8006790:	4298      	cmp	r0, r3
 8006792:	bfb8      	it	lt
 8006794:	4618      	movlt	r0, r3
 8006796:	e7a6      	b.n	80066e6 <_printf_i+0x15e>
 8006798:	2301      	movs	r3, #1
 800679a:	4632      	mov	r2, r6
 800679c:	4649      	mov	r1, r9
 800679e:	4640      	mov	r0, r8
 80067a0:	47d0      	blx	sl
 80067a2:	3001      	adds	r0, #1
 80067a4:	d09d      	beq.n	80066e2 <_printf_i+0x15a>
 80067a6:	3501      	adds	r5, #1
 80067a8:	68e3      	ldr	r3, [r4, #12]
 80067aa:	9903      	ldr	r1, [sp, #12]
 80067ac:	1a5b      	subs	r3, r3, r1
 80067ae:	42ab      	cmp	r3, r5
 80067b0:	dcf2      	bgt.n	8006798 <_printf_i+0x210>
 80067b2:	e7eb      	b.n	800678c <_printf_i+0x204>
 80067b4:	2500      	movs	r5, #0
 80067b6:	f104 0619 	add.w	r6, r4, #25
 80067ba:	e7f5      	b.n	80067a8 <_printf_i+0x220>
 80067bc:	0800795d 	.word	0x0800795d
 80067c0:	0800796e 	.word	0x0800796e

080067c4 <memmove>:
 80067c4:	4288      	cmp	r0, r1
 80067c6:	b510      	push	{r4, lr}
 80067c8:	eb01 0402 	add.w	r4, r1, r2
 80067cc:	d902      	bls.n	80067d4 <memmove+0x10>
 80067ce:	4284      	cmp	r4, r0
 80067d0:	4623      	mov	r3, r4
 80067d2:	d807      	bhi.n	80067e4 <memmove+0x20>
 80067d4:	1e43      	subs	r3, r0, #1
 80067d6:	42a1      	cmp	r1, r4
 80067d8:	d008      	beq.n	80067ec <memmove+0x28>
 80067da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067e2:	e7f8      	b.n	80067d6 <memmove+0x12>
 80067e4:	4402      	add	r2, r0
 80067e6:	4601      	mov	r1, r0
 80067e8:	428a      	cmp	r2, r1
 80067ea:	d100      	bne.n	80067ee <memmove+0x2a>
 80067ec:	bd10      	pop	{r4, pc}
 80067ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067f6:	e7f7      	b.n	80067e8 <memmove+0x24>

080067f8 <_sbrk_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4d06      	ldr	r5, [pc, #24]	@ (8006814 <_sbrk_r+0x1c>)
 80067fc:	2300      	movs	r3, #0
 80067fe:	4604      	mov	r4, r0
 8006800:	4608      	mov	r0, r1
 8006802:	602b      	str	r3, [r5, #0]
 8006804:	f7fb fc9c 	bl	8002140 <_sbrk>
 8006808:	1c43      	adds	r3, r0, #1
 800680a:	d102      	bne.n	8006812 <_sbrk_r+0x1a>
 800680c:	682b      	ldr	r3, [r5, #0]
 800680e:	b103      	cbz	r3, 8006812 <_sbrk_r+0x1a>
 8006810:	6023      	str	r3, [r4, #0]
 8006812:	bd38      	pop	{r3, r4, r5, pc}
 8006814:	20000d98 	.word	0x20000d98

08006818 <memcpy>:
 8006818:	440a      	add	r2, r1
 800681a:	4291      	cmp	r1, r2
 800681c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006820:	d100      	bne.n	8006824 <memcpy+0xc>
 8006822:	4770      	bx	lr
 8006824:	b510      	push	{r4, lr}
 8006826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800682a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800682e:	4291      	cmp	r1, r2
 8006830:	d1f9      	bne.n	8006826 <memcpy+0xe>
 8006832:	bd10      	pop	{r4, pc}

08006834 <_realloc_r>:
 8006834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006838:	4607      	mov	r7, r0
 800683a:	4614      	mov	r4, r2
 800683c:	460d      	mov	r5, r1
 800683e:	b921      	cbnz	r1, 800684a <_realloc_r+0x16>
 8006840:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006844:	4611      	mov	r1, r2
 8006846:	f7ff bc4d 	b.w	80060e4 <_malloc_r>
 800684a:	b92a      	cbnz	r2, 8006858 <_realloc_r+0x24>
 800684c:	f7ff fbde 	bl	800600c <_free_r>
 8006850:	4625      	mov	r5, r4
 8006852:	4628      	mov	r0, r5
 8006854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006858:	f000 f81a 	bl	8006890 <_malloc_usable_size_r>
 800685c:	4284      	cmp	r4, r0
 800685e:	4606      	mov	r6, r0
 8006860:	d802      	bhi.n	8006868 <_realloc_r+0x34>
 8006862:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006866:	d8f4      	bhi.n	8006852 <_realloc_r+0x1e>
 8006868:	4621      	mov	r1, r4
 800686a:	4638      	mov	r0, r7
 800686c:	f7ff fc3a 	bl	80060e4 <_malloc_r>
 8006870:	4680      	mov	r8, r0
 8006872:	b908      	cbnz	r0, 8006878 <_realloc_r+0x44>
 8006874:	4645      	mov	r5, r8
 8006876:	e7ec      	b.n	8006852 <_realloc_r+0x1e>
 8006878:	42b4      	cmp	r4, r6
 800687a:	4622      	mov	r2, r4
 800687c:	4629      	mov	r1, r5
 800687e:	bf28      	it	cs
 8006880:	4632      	movcs	r2, r6
 8006882:	f7ff ffc9 	bl	8006818 <memcpy>
 8006886:	4629      	mov	r1, r5
 8006888:	4638      	mov	r0, r7
 800688a:	f7ff fbbf 	bl	800600c <_free_r>
 800688e:	e7f1      	b.n	8006874 <_realloc_r+0x40>

08006890 <_malloc_usable_size_r>:
 8006890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006894:	1f18      	subs	r0, r3, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	bfbc      	itt	lt
 800689a:	580b      	ldrlt	r3, [r1, r0]
 800689c:	18c0      	addlt	r0, r0, r3
 800689e:	4770      	bx	lr

080068a0 <sin>:
 80068a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80068a2:	ec53 2b10 	vmov	r2, r3, d0
 80068a6:	4826      	ldr	r0, [pc, #152]	@ (8006940 <sin+0xa0>)
 80068a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80068ac:	4281      	cmp	r1, r0
 80068ae:	d807      	bhi.n	80068c0 <sin+0x20>
 80068b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8006938 <sin+0x98>
 80068b4:	2000      	movs	r0, #0
 80068b6:	b005      	add	sp, #20
 80068b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80068bc:	f000 b90c 	b.w	8006ad8 <__kernel_sin>
 80068c0:	4820      	ldr	r0, [pc, #128]	@ (8006944 <sin+0xa4>)
 80068c2:	4281      	cmp	r1, r0
 80068c4:	d908      	bls.n	80068d8 <sin+0x38>
 80068c6:	4610      	mov	r0, r2
 80068c8:	4619      	mov	r1, r3
 80068ca:	f7f9 fcfd 	bl	80002c8 <__aeabi_dsub>
 80068ce:	ec41 0b10 	vmov	d0, r0, r1
 80068d2:	b005      	add	sp, #20
 80068d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80068d8:	4668      	mov	r0, sp
 80068da:	f000 f9b9 	bl	8006c50 <__ieee754_rem_pio2>
 80068de:	f000 0003 	and.w	r0, r0, #3
 80068e2:	2801      	cmp	r0, #1
 80068e4:	d00c      	beq.n	8006900 <sin+0x60>
 80068e6:	2802      	cmp	r0, #2
 80068e8:	d011      	beq.n	800690e <sin+0x6e>
 80068ea:	b9e8      	cbnz	r0, 8006928 <sin+0x88>
 80068ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80068f0:	ed9d 0b00 	vldr	d0, [sp]
 80068f4:	2001      	movs	r0, #1
 80068f6:	f000 f8ef 	bl	8006ad8 <__kernel_sin>
 80068fa:	ec51 0b10 	vmov	r0, r1, d0
 80068fe:	e7e6      	b.n	80068ce <sin+0x2e>
 8006900:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006904:	ed9d 0b00 	vldr	d0, [sp]
 8006908:	f000 f81e 	bl	8006948 <__kernel_cos>
 800690c:	e7f5      	b.n	80068fa <sin+0x5a>
 800690e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006912:	ed9d 0b00 	vldr	d0, [sp]
 8006916:	2001      	movs	r0, #1
 8006918:	f000 f8de 	bl	8006ad8 <__kernel_sin>
 800691c:	ec53 2b10 	vmov	r2, r3, d0
 8006920:	4610      	mov	r0, r2
 8006922:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006926:	e7d2      	b.n	80068ce <sin+0x2e>
 8006928:	ed9d 1b02 	vldr	d1, [sp, #8]
 800692c:	ed9d 0b00 	vldr	d0, [sp]
 8006930:	f000 f80a 	bl	8006948 <__kernel_cos>
 8006934:	e7f2      	b.n	800691c <sin+0x7c>
 8006936:	bf00      	nop
	...
 8006940:	3fe921fb 	.word	0x3fe921fb
 8006944:	7fefffff 	.word	0x7fefffff

08006948 <__kernel_cos>:
 8006948:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694c:	ec57 6b10 	vmov	r6, r7, d0
 8006950:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006954:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8006958:	ed8d 1b00 	vstr	d1, [sp]
 800695c:	d206      	bcs.n	800696c <__kernel_cos+0x24>
 800695e:	4630      	mov	r0, r6
 8006960:	4639      	mov	r1, r7
 8006962:	f7fa f903 	bl	8000b6c <__aeabi_d2iz>
 8006966:	2800      	cmp	r0, #0
 8006968:	f000 8088 	beq.w	8006a7c <__kernel_cos+0x134>
 800696c:	4632      	mov	r2, r6
 800696e:	463b      	mov	r3, r7
 8006970:	4630      	mov	r0, r6
 8006972:	4639      	mov	r1, r7
 8006974:	f7f9 fe60 	bl	8000638 <__aeabi_dmul>
 8006978:	4b51      	ldr	r3, [pc, #324]	@ (8006ac0 <__kernel_cos+0x178>)
 800697a:	2200      	movs	r2, #0
 800697c:	4604      	mov	r4, r0
 800697e:	460d      	mov	r5, r1
 8006980:	f7f9 fe5a 	bl	8000638 <__aeabi_dmul>
 8006984:	a340      	add	r3, pc, #256	@ (adr r3, 8006a88 <__kernel_cos+0x140>)
 8006986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698a:	4682      	mov	sl, r0
 800698c:	468b      	mov	fp, r1
 800698e:	4620      	mov	r0, r4
 8006990:	4629      	mov	r1, r5
 8006992:	f7f9 fe51 	bl	8000638 <__aeabi_dmul>
 8006996:	a33e      	add	r3, pc, #248	@ (adr r3, 8006a90 <__kernel_cos+0x148>)
 8006998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699c:	f7f9 fc96 	bl	80002cc <__adddf3>
 80069a0:	4622      	mov	r2, r4
 80069a2:	462b      	mov	r3, r5
 80069a4:	f7f9 fe48 	bl	8000638 <__aeabi_dmul>
 80069a8:	a33b      	add	r3, pc, #236	@ (adr r3, 8006a98 <__kernel_cos+0x150>)
 80069aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ae:	f7f9 fc8b 	bl	80002c8 <__aeabi_dsub>
 80069b2:	4622      	mov	r2, r4
 80069b4:	462b      	mov	r3, r5
 80069b6:	f7f9 fe3f 	bl	8000638 <__aeabi_dmul>
 80069ba:	a339      	add	r3, pc, #228	@ (adr r3, 8006aa0 <__kernel_cos+0x158>)
 80069bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c0:	f7f9 fc84 	bl	80002cc <__adddf3>
 80069c4:	4622      	mov	r2, r4
 80069c6:	462b      	mov	r3, r5
 80069c8:	f7f9 fe36 	bl	8000638 <__aeabi_dmul>
 80069cc:	a336      	add	r3, pc, #216	@ (adr r3, 8006aa8 <__kernel_cos+0x160>)
 80069ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d2:	f7f9 fc79 	bl	80002c8 <__aeabi_dsub>
 80069d6:	4622      	mov	r2, r4
 80069d8:	462b      	mov	r3, r5
 80069da:	f7f9 fe2d 	bl	8000638 <__aeabi_dmul>
 80069de:	a334      	add	r3, pc, #208	@ (adr r3, 8006ab0 <__kernel_cos+0x168>)
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	f7f9 fc72 	bl	80002cc <__adddf3>
 80069e8:	4622      	mov	r2, r4
 80069ea:	462b      	mov	r3, r5
 80069ec:	f7f9 fe24 	bl	8000638 <__aeabi_dmul>
 80069f0:	4622      	mov	r2, r4
 80069f2:	462b      	mov	r3, r5
 80069f4:	f7f9 fe20 	bl	8000638 <__aeabi_dmul>
 80069f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069fc:	4604      	mov	r4, r0
 80069fe:	460d      	mov	r5, r1
 8006a00:	4630      	mov	r0, r6
 8006a02:	4639      	mov	r1, r7
 8006a04:	f7f9 fe18 	bl	8000638 <__aeabi_dmul>
 8006a08:	460b      	mov	r3, r1
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f7f9 fc5a 	bl	80002c8 <__aeabi_dsub>
 8006a14:	4b2b      	ldr	r3, [pc, #172]	@ (8006ac4 <__kernel_cos+0x17c>)
 8006a16:	4598      	cmp	r8, r3
 8006a18:	4606      	mov	r6, r0
 8006a1a:	460f      	mov	r7, r1
 8006a1c:	d810      	bhi.n	8006a40 <__kernel_cos+0xf8>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	460b      	mov	r3, r1
 8006a22:	4650      	mov	r0, sl
 8006a24:	4659      	mov	r1, fp
 8006a26:	f7f9 fc4f 	bl	80002c8 <__aeabi_dsub>
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	4926      	ldr	r1, [pc, #152]	@ (8006ac8 <__kernel_cos+0x180>)
 8006a2e:	4602      	mov	r2, r0
 8006a30:	2000      	movs	r0, #0
 8006a32:	f7f9 fc49 	bl	80002c8 <__aeabi_dsub>
 8006a36:	ec41 0b10 	vmov	d0, r0, r1
 8006a3a:	b003      	add	sp, #12
 8006a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a40:	4b22      	ldr	r3, [pc, #136]	@ (8006acc <__kernel_cos+0x184>)
 8006a42:	4921      	ldr	r1, [pc, #132]	@ (8006ac8 <__kernel_cos+0x180>)
 8006a44:	4598      	cmp	r8, r3
 8006a46:	bf8c      	ite	hi
 8006a48:	4d21      	ldrhi	r5, [pc, #132]	@ (8006ad0 <__kernel_cos+0x188>)
 8006a4a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8006a4e:	2400      	movs	r4, #0
 8006a50:	4622      	mov	r2, r4
 8006a52:	462b      	mov	r3, r5
 8006a54:	2000      	movs	r0, #0
 8006a56:	f7f9 fc37 	bl	80002c8 <__aeabi_dsub>
 8006a5a:	4622      	mov	r2, r4
 8006a5c:	4680      	mov	r8, r0
 8006a5e:	4689      	mov	r9, r1
 8006a60:	462b      	mov	r3, r5
 8006a62:	4650      	mov	r0, sl
 8006a64:	4659      	mov	r1, fp
 8006a66:	f7f9 fc2f 	bl	80002c8 <__aeabi_dsub>
 8006a6a:	4632      	mov	r2, r6
 8006a6c:	463b      	mov	r3, r7
 8006a6e:	f7f9 fc2b 	bl	80002c8 <__aeabi_dsub>
 8006a72:	4602      	mov	r2, r0
 8006a74:	460b      	mov	r3, r1
 8006a76:	4640      	mov	r0, r8
 8006a78:	4649      	mov	r1, r9
 8006a7a:	e7da      	b.n	8006a32 <__kernel_cos+0xea>
 8006a7c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8006ab8 <__kernel_cos+0x170>
 8006a80:	e7db      	b.n	8006a3a <__kernel_cos+0xf2>
 8006a82:	bf00      	nop
 8006a84:	f3af 8000 	nop.w
 8006a88:	be8838d4 	.word	0xbe8838d4
 8006a8c:	bda8fae9 	.word	0xbda8fae9
 8006a90:	bdb4b1c4 	.word	0xbdb4b1c4
 8006a94:	3e21ee9e 	.word	0x3e21ee9e
 8006a98:	809c52ad 	.word	0x809c52ad
 8006a9c:	3e927e4f 	.word	0x3e927e4f
 8006aa0:	19cb1590 	.word	0x19cb1590
 8006aa4:	3efa01a0 	.word	0x3efa01a0
 8006aa8:	16c15177 	.word	0x16c15177
 8006aac:	3f56c16c 	.word	0x3f56c16c
 8006ab0:	5555554c 	.word	0x5555554c
 8006ab4:	3fa55555 	.word	0x3fa55555
 8006ab8:	00000000 	.word	0x00000000
 8006abc:	3ff00000 	.word	0x3ff00000
 8006ac0:	3fe00000 	.word	0x3fe00000
 8006ac4:	3fd33332 	.word	0x3fd33332
 8006ac8:	3ff00000 	.word	0x3ff00000
 8006acc:	3fe90000 	.word	0x3fe90000
 8006ad0:	3fd20000 	.word	0x3fd20000
 8006ad4:	00000000 	.word	0x00000000

08006ad8 <__kernel_sin>:
 8006ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006adc:	ec55 4b10 	vmov	r4, r5, d0
 8006ae0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006ae4:	b085      	sub	sp, #20
 8006ae6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8006aea:	ed8d 1b02 	vstr	d1, [sp, #8]
 8006aee:	4680      	mov	r8, r0
 8006af0:	d205      	bcs.n	8006afe <__kernel_sin+0x26>
 8006af2:	4620      	mov	r0, r4
 8006af4:	4629      	mov	r1, r5
 8006af6:	f7fa f839 	bl	8000b6c <__aeabi_d2iz>
 8006afa:	2800      	cmp	r0, #0
 8006afc:	d052      	beq.n	8006ba4 <__kernel_sin+0xcc>
 8006afe:	4622      	mov	r2, r4
 8006b00:	462b      	mov	r3, r5
 8006b02:	4620      	mov	r0, r4
 8006b04:	4629      	mov	r1, r5
 8006b06:	f7f9 fd97 	bl	8000638 <__aeabi_dmul>
 8006b0a:	4682      	mov	sl, r0
 8006b0c:	468b      	mov	fp, r1
 8006b0e:	4602      	mov	r2, r0
 8006b10:	460b      	mov	r3, r1
 8006b12:	4620      	mov	r0, r4
 8006b14:	4629      	mov	r1, r5
 8006b16:	f7f9 fd8f 	bl	8000638 <__aeabi_dmul>
 8006b1a:	a342      	add	r3, pc, #264	@ (adr r3, 8006c24 <__kernel_sin+0x14c>)
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	e9cd 0100 	strd	r0, r1, [sp]
 8006b24:	4650      	mov	r0, sl
 8006b26:	4659      	mov	r1, fp
 8006b28:	f7f9 fd86 	bl	8000638 <__aeabi_dmul>
 8006b2c:	a33f      	add	r3, pc, #252	@ (adr r3, 8006c2c <__kernel_sin+0x154>)
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	f7f9 fbc9 	bl	80002c8 <__aeabi_dsub>
 8006b36:	4652      	mov	r2, sl
 8006b38:	465b      	mov	r3, fp
 8006b3a:	f7f9 fd7d 	bl	8000638 <__aeabi_dmul>
 8006b3e:	a33d      	add	r3, pc, #244	@ (adr r3, 8006c34 <__kernel_sin+0x15c>)
 8006b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b44:	f7f9 fbc2 	bl	80002cc <__adddf3>
 8006b48:	4652      	mov	r2, sl
 8006b4a:	465b      	mov	r3, fp
 8006b4c:	f7f9 fd74 	bl	8000638 <__aeabi_dmul>
 8006b50:	a33a      	add	r3, pc, #232	@ (adr r3, 8006c3c <__kernel_sin+0x164>)
 8006b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b56:	f7f9 fbb7 	bl	80002c8 <__aeabi_dsub>
 8006b5a:	4652      	mov	r2, sl
 8006b5c:	465b      	mov	r3, fp
 8006b5e:	f7f9 fd6b 	bl	8000638 <__aeabi_dmul>
 8006b62:	a338      	add	r3, pc, #224	@ (adr r3, 8006c44 <__kernel_sin+0x16c>)
 8006b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b68:	f7f9 fbb0 	bl	80002cc <__adddf3>
 8006b6c:	4606      	mov	r6, r0
 8006b6e:	460f      	mov	r7, r1
 8006b70:	f1b8 0f00 	cmp.w	r8, #0
 8006b74:	d11b      	bne.n	8006bae <__kernel_sin+0xd6>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	4650      	mov	r0, sl
 8006b7c:	4659      	mov	r1, fp
 8006b7e:	f7f9 fd5b 	bl	8000638 <__aeabi_dmul>
 8006b82:	a325      	add	r3, pc, #148	@ (adr r3, 8006c18 <__kernel_sin+0x140>)
 8006b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b88:	f7f9 fb9e 	bl	80002c8 <__aeabi_dsub>
 8006b8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b90:	f7f9 fd52 	bl	8000638 <__aeabi_dmul>
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	4620      	mov	r0, r4
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	f7f9 fb96 	bl	80002cc <__adddf3>
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	460d      	mov	r5, r1
 8006ba4:	ec45 4b10 	vmov	d0, r4, r5
 8006ba8:	b005      	add	sp, #20
 8006baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006c20 <__kernel_sin+0x148>)
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f7f9 fd3f 	bl	8000638 <__aeabi_dmul>
 8006bba:	4632      	mov	r2, r6
 8006bbc:	4680      	mov	r8, r0
 8006bbe:	4689      	mov	r9, r1
 8006bc0:	463b      	mov	r3, r7
 8006bc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bc6:	f7f9 fd37 	bl	8000638 <__aeabi_dmul>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	460b      	mov	r3, r1
 8006bce:	4640      	mov	r0, r8
 8006bd0:	4649      	mov	r1, r9
 8006bd2:	f7f9 fb79 	bl	80002c8 <__aeabi_dsub>
 8006bd6:	4652      	mov	r2, sl
 8006bd8:	465b      	mov	r3, fp
 8006bda:	f7f9 fd2d 	bl	8000638 <__aeabi_dmul>
 8006bde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006be2:	f7f9 fb71 	bl	80002c8 <__aeabi_dsub>
 8006be6:	a30c      	add	r3, pc, #48	@ (adr r3, 8006c18 <__kernel_sin+0x140>)
 8006be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bec:	4606      	mov	r6, r0
 8006bee:	460f      	mov	r7, r1
 8006bf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bf4:	f7f9 fd20 	bl	8000638 <__aeabi_dmul>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	4639      	mov	r1, r7
 8006c00:	f7f9 fb64 	bl	80002cc <__adddf3>
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	4620      	mov	r0, r4
 8006c0a:	4629      	mov	r1, r5
 8006c0c:	f7f9 fb5c 	bl	80002c8 <__aeabi_dsub>
 8006c10:	e7c6      	b.n	8006ba0 <__kernel_sin+0xc8>
 8006c12:	bf00      	nop
 8006c14:	f3af 8000 	nop.w
 8006c18:	55555549 	.word	0x55555549
 8006c1c:	3fc55555 	.word	0x3fc55555
 8006c20:	3fe00000 	.word	0x3fe00000
 8006c24:	5acfd57c 	.word	0x5acfd57c
 8006c28:	3de5d93a 	.word	0x3de5d93a
 8006c2c:	8a2b9ceb 	.word	0x8a2b9ceb
 8006c30:	3e5ae5e6 	.word	0x3e5ae5e6
 8006c34:	57b1fe7d 	.word	0x57b1fe7d
 8006c38:	3ec71de3 	.word	0x3ec71de3
 8006c3c:	19c161d5 	.word	0x19c161d5
 8006c40:	3f2a01a0 	.word	0x3f2a01a0
 8006c44:	1110f8a6 	.word	0x1110f8a6
 8006c48:	3f811111 	.word	0x3f811111
 8006c4c:	00000000 	.word	0x00000000

08006c50 <__ieee754_rem_pio2>:
 8006c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	ec57 6b10 	vmov	r6, r7, d0
 8006c58:	4bc5      	ldr	r3, [pc, #788]	@ (8006f70 <__ieee754_rem_pio2+0x320>)
 8006c5a:	b08d      	sub	sp, #52	@ 0x34
 8006c5c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006c60:	4598      	cmp	r8, r3
 8006c62:	4604      	mov	r4, r0
 8006c64:	9704      	str	r7, [sp, #16]
 8006c66:	d807      	bhi.n	8006c78 <__ieee754_rem_pio2+0x28>
 8006c68:	2200      	movs	r2, #0
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	ed80 0b00 	vstr	d0, [r0]
 8006c70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006c74:	2500      	movs	r5, #0
 8006c76:	e028      	b.n	8006cca <__ieee754_rem_pio2+0x7a>
 8006c78:	4bbe      	ldr	r3, [pc, #760]	@ (8006f74 <__ieee754_rem_pio2+0x324>)
 8006c7a:	4598      	cmp	r8, r3
 8006c7c:	d878      	bhi.n	8006d70 <__ieee754_rem_pio2+0x120>
 8006c7e:	9b04      	ldr	r3, [sp, #16]
 8006c80:	4dbd      	ldr	r5, [pc, #756]	@ (8006f78 <__ieee754_rem_pio2+0x328>)
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	4630      	mov	r0, r6
 8006c86:	a3ac      	add	r3, pc, #688	@ (adr r3, 8006f38 <__ieee754_rem_pio2+0x2e8>)
 8006c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8c:	4639      	mov	r1, r7
 8006c8e:	dd38      	ble.n	8006d02 <__ieee754_rem_pio2+0xb2>
 8006c90:	f7f9 fb1a 	bl	80002c8 <__aeabi_dsub>
 8006c94:	45a8      	cmp	r8, r5
 8006c96:	4606      	mov	r6, r0
 8006c98:	460f      	mov	r7, r1
 8006c9a:	d01a      	beq.n	8006cd2 <__ieee754_rem_pio2+0x82>
 8006c9c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8006f40 <__ieee754_rem_pio2+0x2f0>)
 8006c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca2:	f7f9 fb11 	bl	80002c8 <__aeabi_dsub>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	460b      	mov	r3, r1
 8006caa:	4680      	mov	r8, r0
 8006cac:	4689      	mov	r9, r1
 8006cae:	4630      	mov	r0, r6
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	f7f9 fb09 	bl	80002c8 <__aeabi_dsub>
 8006cb6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8006f40 <__ieee754_rem_pio2+0x2f0>)
 8006cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cbc:	f7f9 fb04 	bl	80002c8 <__aeabi_dsub>
 8006cc0:	e9c4 8900 	strd	r8, r9, [r4]
 8006cc4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006cc8:	2501      	movs	r5, #1
 8006cca:	4628      	mov	r0, r5
 8006ccc:	b00d      	add	sp, #52	@ 0x34
 8006cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd2:	a39d      	add	r3, pc, #628	@ (adr r3, 8006f48 <__ieee754_rem_pio2+0x2f8>)
 8006cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd8:	f7f9 faf6 	bl	80002c8 <__aeabi_dsub>
 8006cdc:	a39c      	add	r3, pc, #624	@ (adr r3, 8006f50 <__ieee754_rem_pio2+0x300>)
 8006cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce2:	4606      	mov	r6, r0
 8006ce4:	460f      	mov	r7, r1
 8006ce6:	f7f9 faef 	bl	80002c8 <__aeabi_dsub>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4680      	mov	r8, r0
 8006cf0:	4689      	mov	r9, r1
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	4639      	mov	r1, r7
 8006cf6:	f7f9 fae7 	bl	80002c8 <__aeabi_dsub>
 8006cfa:	a395      	add	r3, pc, #596	@ (adr r3, 8006f50 <__ieee754_rem_pio2+0x300>)
 8006cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d00:	e7dc      	b.n	8006cbc <__ieee754_rem_pio2+0x6c>
 8006d02:	f7f9 fae3 	bl	80002cc <__adddf3>
 8006d06:	45a8      	cmp	r8, r5
 8006d08:	4606      	mov	r6, r0
 8006d0a:	460f      	mov	r7, r1
 8006d0c:	d018      	beq.n	8006d40 <__ieee754_rem_pio2+0xf0>
 8006d0e:	a38c      	add	r3, pc, #560	@ (adr r3, 8006f40 <__ieee754_rem_pio2+0x2f0>)
 8006d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d14:	f7f9 fada 	bl	80002cc <__adddf3>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	4680      	mov	r8, r0
 8006d1e:	4689      	mov	r9, r1
 8006d20:	4630      	mov	r0, r6
 8006d22:	4639      	mov	r1, r7
 8006d24:	f7f9 fad0 	bl	80002c8 <__aeabi_dsub>
 8006d28:	a385      	add	r3, pc, #532	@ (adr r3, 8006f40 <__ieee754_rem_pio2+0x2f0>)
 8006d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d2e:	f7f9 facd 	bl	80002cc <__adddf3>
 8006d32:	f04f 35ff 	mov.w	r5, #4294967295
 8006d36:	e9c4 8900 	strd	r8, r9, [r4]
 8006d3a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006d3e:	e7c4      	b.n	8006cca <__ieee754_rem_pio2+0x7a>
 8006d40:	a381      	add	r3, pc, #516	@ (adr r3, 8006f48 <__ieee754_rem_pio2+0x2f8>)
 8006d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d46:	f7f9 fac1 	bl	80002cc <__adddf3>
 8006d4a:	a381      	add	r3, pc, #516	@ (adr r3, 8006f50 <__ieee754_rem_pio2+0x300>)
 8006d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d50:	4606      	mov	r6, r0
 8006d52:	460f      	mov	r7, r1
 8006d54:	f7f9 faba 	bl	80002cc <__adddf3>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	4680      	mov	r8, r0
 8006d5e:	4689      	mov	r9, r1
 8006d60:	4630      	mov	r0, r6
 8006d62:	4639      	mov	r1, r7
 8006d64:	f7f9 fab0 	bl	80002c8 <__aeabi_dsub>
 8006d68:	a379      	add	r3, pc, #484	@ (adr r3, 8006f50 <__ieee754_rem_pio2+0x300>)
 8006d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6e:	e7de      	b.n	8006d2e <__ieee754_rem_pio2+0xde>
 8006d70:	4b82      	ldr	r3, [pc, #520]	@ (8006f7c <__ieee754_rem_pio2+0x32c>)
 8006d72:	4598      	cmp	r8, r3
 8006d74:	f200 80d1 	bhi.w	8006f1a <__ieee754_rem_pio2+0x2ca>
 8006d78:	f000 f966 	bl	8007048 <fabs>
 8006d7c:	ec57 6b10 	vmov	r6, r7, d0
 8006d80:	a375      	add	r3, pc, #468	@ (adr r3, 8006f58 <__ieee754_rem_pio2+0x308>)
 8006d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d86:	4630      	mov	r0, r6
 8006d88:	4639      	mov	r1, r7
 8006d8a:	f7f9 fc55 	bl	8000638 <__aeabi_dmul>
 8006d8e:	4b7c      	ldr	r3, [pc, #496]	@ (8006f80 <__ieee754_rem_pio2+0x330>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	f7f9 fa9b 	bl	80002cc <__adddf3>
 8006d96:	f7f9 fee9 	bl	8000b6c <__aeabi_d2iz>
 8006d9a:	4605      	mov	r5, r0
 8006d9c:	f7f9 fbe2 	bl	8000564 <__aeabi_i2d>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006da8:	a363      	add	r3, pc, #396	@ (adr r3, 8006f38 <__ieee754_rem_pio2+0x2e8>)
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f7f9 fc43 	bl	8000638 <__aeabi_dmul>
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	4630      	mov	r0, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	f7f9 fa85 	bl	80002c8 <__aeabi_dsub>
 8006dbe:	a360      	add	r3, pc, #384	@ (adr r3, 8006f40 <__ieee754_rem_pio2+0x2f0>)
 8006dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc4:	4682      	mov	sl, r0
 8006dc6:	468b      	mov	fp, r1
 8006dc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dcc:	f7f9 fc34 	bl	8000638 <__aeabi_dmul>
 8006dd0:	2d1f      	cmp	r5, #31
 8006dd2:	4606      	mov	r6, r0
 8006dd4:	460f      	mov	r7, r1
 8006dd6:	dc0c      	bgt.n	8006df2 <__ieee754_rem_pio2+0x1a2>
 8006dd8:	4b6a      	ldr	r3, [pc, #424]	@ (8006f84 <__ieee754_rem_pio2+0x334>)
 8006dda:	1e6a      	subs	r2, r5, #1
 8006ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006de0:	4543      	cmp	r3, r8
 8006de2:	d006      	beq.n	8006df2 <__ieee754_rem_pio2+0x1a2>
 8006de4:	4632      	mov	r2, r6
 8006de6:	463b      	mov	r3, r7
 8006de8:	4650      	mov	r0, sl
 8006dea:	4659      	mov	r1, fp
 8006dec:	f7f9 fa6c 	bl	80002c8 <__aeabi_dsub>
 8006df0:	e00e      	b.n	8006e10 <__ieee754_rem_pio2+0x1c0>
 8006df2:	463b      	mov	r3, r7
 8006df4:	4632      	mov	r2, r6
 8006df6:	4650      	mov	r0, sl
 8006df8:	4659      	mov	r1, fp
 8006dfa:	f7f9 fa65 	bl	80002c8 <__aeabi_dsub>
 8006dfe:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006e02:	9305      	str	r3, [sp, #20]
 8006e04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006e08:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8006e0c:	2b10      	cmp	r3, #16
 8006e0e:	dc02      	bgt.n	8006e16 <__ieee754_rem_pio2+0x1c6>
 8006e10:	e9c4 0100 	strd	r0, r1, [r4]
 8006e14:	e039      	b.n	8006e8a <__ieee754_rem_pio2+0x23a>
 8006e16:	a34c      	add	r3, pc, #304	@ (adr r3, 8006f48 <__ieee754_rem_pio2+0x2f8>)
 8006e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e20:	f7f9 fc0a 	bl	8000638 <__aeabi_dmul>
 8006e24:	4606      	mov	r6, r0
 8006e26:	460f      	mov	r7, r1
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4650      	mov	r0, sl
 8006e2e:	4659      	mov	r1, fp
 8006e30:	f7f9 fa4a 	bl	80002c8 <__aeabi_dsub>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4680      	mov	r8, r0
 8006e3a:	4689      	mov	r9, r1
 8006e3c:	4650      	mov	r0, sl
 8006e3e:	4659      	mov	r1, fp
 8006e40:	f7f9 fa42 	bl	80002c8 <__aeabi_dsub>
 8006e44:	4632      	mov	r2, r6
 8006e46:	463b      	mov	r3, r7
 8006e48:	f7f9 fa3e 	bl	80002c8 <__aeabi_dsub>
 8006e4c:	a340      	add	r3, pc, #256	@ (adr r3, 8006f50 <__ieee754_rem_pio2+0x300>)
 8006e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e52:	4606      	mov	r6, r0
 8006e54:	460f      	mov	r7, r1
 8006e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e5a:	f7f9 fbed 	bl	8000638 <__aeabi_dmul>
 8006e5e:	4632      	mov	r2, r6
 8006e60:	463b      	mov	r3, r7
 8006e62:	f7f9 fa31 	bl	80002c8 <__aeabi_dsub>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	4606      	mov	r6, r0
 8006e6c:	460f      	mov	r7, r1
 8006e6e:	4640      	mov	r0, r8
 8006e70:	4649      	mov	r1, r9
 8006e72:	f7f9 fa29 	bl	80002c8 <__aeabi_dsub>
 8006e76:	9a05      	ldr	r2, [sp, #20]
 8006e78:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	2b31      	cmp	r3, #49	@ 0x31
 8006e80:	dc20      	bgt.n	8006ec4 <__ieee754_rem_pio2+0x274>
 8006e82:	e9c4 0100 	strd	r0, r1, [r4]
 8006e86:	46c2      	mov	sl, r8
 8006e88:	46cb      	mov	fp, r9
 8006e8a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006e8e:	4650      	mov	r0, sl
 8006e90:	4642      	mov	r2, r8
 8006e92:	464b      	mov	r3, r9
 8006e94:	4659      	mov	r1, fp
 8006e96:	f7f9 fa17 	bl	80002c8 <__aeabi_dsub>
 8006e9a:	463b      	mov	r3, r7
 8006e9c:	4632      	mov	r2, r6
 8006e9e:	f7f9 fa13 	bl	80002c8 <__aeabi_dsub>
 8006ea2:	9b04      	ldr	r3, [sp, #16]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006eaa:	f6bf af0e 	bge.w	8006cca <__ieee754_rem_pio2+0x7a>
 8006eae:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8006eb2:	6063      	str	r3, [r4, #4]
 8006eb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006eb8:	f8c4 8000 	str.w	r8, [r4]
 8006ebc:	60a0      	str	r0, [r4, #8]
 8006ebe:	60e3      	str	r3, [r4, #12]
 8006ec0:	426d      	negs	r5, r5
 8006ec2:	e702      	b.n	8006cca <__ieee754_rem_pio2+0x7a>
 8006ec4:	a326      	add	r3, pc, #152	@ (adr r3, 8006f60 <__ieee754_rem_pio2+0x310>)
 8006ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ece:	f7f9 fbb3 	bl	8000638 <__aeabi_dmul>
 8006ed2:	4606      	mov	r6, r0
 8006ed4:	460f      	mov	r7, r1
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	4640      	mov	r0, r8
 8006edc:	4649      	mov	r1, r9
 8006ede:	f7f9 f9f3 	bl	80002c8 <__aeabi_dsub>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4682      	mov	sl, r0
 8006ee8:	468b      	mov	fp, r1
 8006eea:	4640      	mov	r0, r8
 8006eec:	4649      	mov	r1, r9
 8006eee:	f7f9 f9eb 	bl	80002c8 <__aeabi_dsub>
 8006ef2:	4632      	mov	r2, r6
 8006ef4:	463b      	mov	r3, r7
 8006ef6:	f7f9 f9e7 	bl	80002c8 <__aeabi_dsub>
 8006efa:	a31b      	add	r3, pc, #108	@ (adr r3, 8006f68 <__ieee754_rem_pio2+0x318>)
 8006efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f00:	4606      	mov	r6, r0
 8006f02:	460f      	mov	r7, r1
 8006f04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f08:	f7f9 fb96 	bl	8000638 <__aeabi_dmul>
 8006f0c:	4632      	mov	r2, r6
 8006f0e:	463b      	mov	r3, r7
 8006f10:	f7f9 f9da 	bl	80002c8 <__aeabi_dsub>
 8006f14:	4606      	mov	r6, r0
 8006f16:	460f      	mov	r7, r1
 8006f18:	e764      	b.n	8006de4 <__ieee754_rem_pio2+0x194>
 8006f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8006f88 <__ieee754_rem_pio2+0x338>)
 8006f1c:	4598      	cmp	r8, r3
 8006f1e:	d935      	bls.n	8006f8c <__ieee754_rem_pio2+0x33c>
 8006f20:	4632      	mov	r2, r6
 8006f22:	463b      	mov	r3, r7
 8006f24:	4630      	mov	r0, r6
 8006f26:	4639      	mov	r1, r7
 8006f28:	f7f9 f9ce 	bl	80002c8 <__aeabi_dsub>
 8006f2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006f30:	e9c4 0100 	strd	r0, r1, [r4]
 8006f34:	e69e      	b.n	8006c74 <__ieee754_rem_pio2+0x24>
 8006f36:	bf00      	nop
 8006f38:	54400000 	.word	0x54400000
 8006f3c:	3ff921fb 	.word	0x3ff921fb
 8006f40:	1a626331 	.word	0x1a626331
 8006f44:	3dd0b461 	.word	0x3dd0b461
 8006f48:	1a600000 	.word	0x1a600000
 8006f4c:	3dd0b461 	.word	0x3dd0b461
 8006f50:	2e037073 	.word	0x2e037073
 8006f54:	3ba3198a 	.word	0x3ba3198a
 8006f58:	6dc9c883 	.word	0x6dc9c883
 8006f5c:	3fe45f30 	.word	0x3fe45f30
 8006f60:	2e000000 	.word	0x2e000000
 8006f64:	3ba3198a 	.word	0x3ba3198a
 8006f68:	252049c1 	.word	0x252049c1
 8006f6c:	397b839a 	.word	0x397b839a
 8006f70:	3fe921fb 	.word	0x3fe921fb
 8006f74:	4002d97b 	.word	0x4002d97b
 8006f78:	3ff921fb 	.word	0x3ff921fb
 8006f7c:	413921fb 	.word	0x413921fb
 8006f80:	3fe00000 	.word	0x3fe00000
 8006f84:	08007980 	.word	0x08007980
 8006f88:	7fefffff 	.word	0x7fefffff
 8006f8c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006f90:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8006f94:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006f98:	4630      	mov	r0, r6
 8006f9a:	460f      	mov	r7, r1
 8006f9c:	f7f9 fde6 	bl	8000b6c <__aeabi_d2iz>
 8006fa0:	f7f9 fae0 	bl	8000564 <__aeabi_i2d>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	4630      	mov	r0, r6
 8006faa:	4639      	mov	r1, r7
 8006fac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006fb0:	f7f9 f98a 	bl	80002c8 <__aeabi_dsub>
 8006fb4:	4b22      	ldr	r3, [pc, #136]	@ (8007040 <__ieee754_rem_pio2+0x3f0>)
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f7f9 fb3e 	bl	8000638 <__aeabi_dmul>
 8006fbc:	460f      	mov	r7, r1
 8006fbe:	4606      	mov	r6, r0
 8006fc0:	f7f9 fdd4 	bl	8000b6c <__aeabi_d2iz>
 8006fc4:	f7f9 face 	bl	8000564 <__aeabi_i2d>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4630      	mov	r0, r6
 8006fce:	4639      	mov	r1, r7
 8006fd0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006fd4:	f7f9 f978 	bl	80002c8 <__aeabi_dsub>
 8006fd8:	4b19      	ldr	r3, [pc, #100]	@ (8007040 <__ieee754_rem_pio2+0x3f0>)
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f7f9 fb2c 	bl	8000638 <__aeabi_dmul>
 8006fe0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8006fe4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8006fe8:	f04f 0803 	mov.w	r8, #3
 8006fec:	2600      	movs	r6, #0
 8006fee:	2700      	movs	r7, #0
 8006ff0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006ff4:	4632      	mov	r2, r6
 8006ff6:	463b      	mov	r3, r7
 8006ff8:	46c2      	mov	sl, r8
 8006ffa:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ffe:	f7f9 fd83 	bl	8000b08 <__aeabi_dcmpeq>
 8007002:	2800      	cmp	r0, #0
 8007004:	d1f4      	bne.n	8006ff0 <__ieee754_rem_pio2+0x3a0>
 8007006:	4b0f      	ldr	r3, [pc, #60]	@ (8007044 <__ieee754_rem_pio2+0x3f4>)
 8007008:	9301      	str	r3, [sp, #4]
 800700a:	2302      	movs	r3, #2
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	462a      	mov	r2, r5
 8007010:	4653      	mov	r3, sl
 8007012:	4621      	mov	r1, r4
 8007014:	a806      	add	r0, sp, #24
 8007016:	f000 f81f 	bl	8007058 <__kernel_rem_pio2>
 800701a:	9b04      	ldr	r3, [sp, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	4605      	mov	r5, r0
 8007020:	f6bf ae53 	bge.w	8006cca <__ieee754_rem_pio2+0x7a>
 8007024:	e9d4 2100 	ldrd	r2, r1, [r4]
 8007028:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800702c:	e9c4 2300 	strd	r2, r3, [r4]
 8007030:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8007034:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007038:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800703c:	e740      	b.n	8006ec0 <__ieee754_rem_pio2+0x270>
 800703e:	bf00      	nop
 8007040:	41700000 	.word	0x41700000
 8007044:	08007a00 	.word	0x08007a00

08007048 <fabs>:
 8007048:	ec51 0b10 	vmov	r0, r1, d0
 800704c:	4602      	mov	r2, r0
 800704e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007052:	ec43 2b10 	vmov	d0, r2, r3
 8007056:	4770      	bx	lr

08007058 <__kernel_rem_pio2>:
 8007058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705c:	ed2d 8b02 	vpush	{d8}
 8007060:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8007064:	f112 0f14 	cmn.w	r2, #20
 8007068:	9306      	str	r3, [sp, #24]
 800706a:	9104      	str	r1, [sp, #16]
 800706c:	4bc2      	ldr	r3, [pc, #776]	@ (8007378 <__kernel_rem_pio2+0x320>)
 800706e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8007070:	9008      	str	r0, [sp, #32]
 8007072:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007076:	9300      	str	r3, [sp, #0]
 8007078:	9b06      	ldr	r3, [sp, #24]
 800707a:	f103 33ff 	add.w	r3, r3, #4294967295
 800707e:	bfa8      	it	ge
 8007080:	1ed4      	subge	r4, r2, #3
 8007082:	9305      	str	r3, [sp, #20]
 8007084:	bfb2      	itee	lt
 8007086:	2400      	movlt	r4, #0
 8007088:	2318      	movge	r3, #24
 800708a:	fb94 f4f3 	sdivge	r4, r4, r3
 800708e:	f06f 0317 	mvn.w	r3, #23
 8007092:	fb04 3303 	mla	r3, r4, r3, r3
 8007096:	eb03 0b02 	add.w	fp, r3, r2
 800709a:	9b00      	ldr	r3, [sp, #0]
 800709c:	9a05      	ldr	r2, [sp, #20]
 800709e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8007368 <__kernel_rem_pio2+0x310>
 80070a2:	eb03 0802 	add.w	r8, r3, r2
 80070a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80070a8:	1aa7      	subs	r7, r4, r2
 80070aa:	ae20      	add	r6, sp, #128	@ 0x80
 80070ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80070b0:	2500      	movs	r5, #0
 80070b2:	4545      	cmp	r5, r8
 80070b4:	dd12      	ble.n	80070dc <__kernel_rem_pio2+0x84>
 80070b6:	9b06      	ldr	r3, [sp, #24]
 80070b8:	aa20      	add	r2, sp, #128	@ 0x80
 80070ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80070be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80070c2:	2700      	movs	r7, #0
 80070c4:	9b00      	ldr	r3, [sp, #0]
 80070c6:	429f      	cmp	r7, r3
 80070c8:	dc2e      	bgt.n	8007128 <__kernel_rem_pio2+0xd0>
 80070ca:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8007368 <__kernel_rem_pio2+0x310>
 80070ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070d2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80070d6:	46a8      	mov	r8, r5
 80070d8:	2600      	movs	r6, #0
 80070da:	e01b      	b.n	8007114 <__kernel_rem_pio2+0xbc>
 80070dc:	42ef      	cmn	r7, r5
 80070de:	d407      	bmi.n	80070f0 <__kernel_rem_pio2+0x98>
 80070e0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80070e4:	f7f9 fa3e 	bl	8000564 <__aeabi_i2d>
 80070e8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80070ec:	3501      	adds	r5, #1
 80070ee:	e7e0      	b.n	80070b2 <__kernel_rem_pio2+0x5a>
 80070f0:	ec51 0b18 	vmov	r0, r1, d8
 80070f4:	e7f8      	b.n	80070e8 <__kernel_rem_pio2+0x90>
 80070f6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80070fa:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80070fe:	f7f9 fa9b 	bl	8000638 <__aeabi_dmul>
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800710a:	f7f9 f8df 	bl	80002cc <__adddf3>
 800710e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007112:	3601      	adds	r6, #1
 8007114:	9b05      	ldr	r3, [sp, #20]
 8007116:	429e      	cmp	r6, r3
 8007118:	dded      	ble.n	80070f6 <__kernel_rem_pio2+0x9e>
 800711a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800711e:	3701      	adds	r7, #1
 8007120:	ecaa 7b02 	vstmia	sl!, {d7}
 8007124:	3508      	adds	r5, #8
 8007126:	e7cd      	b.n	80070c4 <__kernel_rem_pio2+0x6c>
 8007128:	9b00      	ldr	r3, [sp, #0]
 800712a:	f8dd 8000 	ldr.w	r8, [sp]
 800712e:	aa0c      	add	r2, sp, #48	@ 0x30
 8007130:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007134:	930a      	str	r3, [sp, #40]	@ 0x28
 8007136:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007138:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800713c:	9309      	str	r3, [sp, #36]	@ 0x24
 800713e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007142:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007144:	ab98      	add	r3, sp, #608	@ 0x260
 8007146:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800714a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800714e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007152:	ac0c      	add	r4, sp, #48	@ 0x30
 8007154:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007156:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800715a:	46a1      	mov	r9, r4
 800715c:	46c2      	mov	sl, r8
 800715e:	f1ba 0f00 	cmp.w	sl, #0
 8007162:	dc77      	bgt.n	8007254 <__kernel_rem_pio2+0x1fc>
 8007164:	4658      	mov	r0, fp
 8007166:	ed9d 0b02 	vldr	d0, [sp, #8]
 800716a:	f000 fac5 	bl	80076f8 <scalbn>
 800716e:	ec57 6b10 	vmov	r6, r7, d0
 8007172:	2200      	movs	r2, #0
 8007174:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007178:	4630      	mov	r0, r6
 800717a:	4639      	mov	r1, r7
 800717c:	f7f9 fa5c 	bl	8000638 <__aeabi_dmul>
 8007180:	ec41 0b10 	vmov	d0, r0, r1
 8007184:	f000 fb34 	bl	80077f0 <floor>
 8007188:	4b7c      	ldr	r3, [pc, #496]	@ (800737c <__kernel_rem_pio2+0x324>)
 800718a:	ec51 0b10 	vmov	r0, r1, d0
 800718e:	2200      	movs	r2, #0
 8007190:	f7f9 fa52 	bl	8000638 <__aeabi_dmul>
 8007194:	4602      	mov	r2, r0
 8007196:	460b      	mov	r3, r1
 8007198:	4630      	mov	r0, r6
 800719a:	4639      	mov	r1, r7
 800719c:	f7f9 f894 	bl	80002c8 <__aeabi_dsub>
 80071a0:	460f      	mov	r7, r1
 80071a2:	4606      	mov	r6, r0
 80071a4:	f7f9 fce2 	bl	8000b6c <__aeabi_d2iz>
 80071a8:	9002      	str	r0, [sp, #8]
 80071aa:	f7f9 f9db 	bl	8000564 <__aeabi_i2d>
 80071ae:	4602      	mov	r2, r0
 80071b0:	460b      	mov	r3, r1
 80071b2:	4630      	mov	r0, r6
 80071b4:	4639      	mov	r1, r7
 80071b6:	f7f9 f887 	bl	80002c8 <__aeabi_dsub>
 80071ba:	f1bb 0f00 	cmp.w	fp, #0
 80071be:	4606      	mov	r6, r0
 80071c0:	460f      	mov	r7, r1
 80071c2:	dd6c      	ble.n	800729e <__kernel_rem_pio2+0x246>
 80071c4:	f108 31ff 	add.w	r1, r8, #4294967295
 80071c8:	ab0c      	add	r3, sp, #48	@ 0x30
 80071ca:	9d02      	ldr	r5, [sp, #8]
 80071cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80071d0:	f1cb 0018 	rsb	r0, fp, #24
 80071d4:	fa43 f200 	asr.w	r2, r3, r0
 80071d8:	4415      	add	r5, r2
 80071da:	4082      	lsls	r2, r0
 80071dc:	1a9b      	subs	r3, r3, r2
 80071de:	aa0c      	add	r2, sp, #48	@ 0x30
 80071e0:	9502      	str	r5, [sp, #8]
 80071e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80071e6:	f1cb 0217 	rsb	r2, fp, #23
 80071ea:	fa43 f902 	asr.w	r9, r3, r2
 80071ee:	f1b9 0f00 	cmp.w	r9, #0
 80071f2:	dd64      	ble.n	80072be <__kernel_rem_pio2+0x266>
 80071f4:	9b02      	ldr	r3, [sp, #8]
 80071f6:	2200      	movs	r2, #0
 80071f8:	3301      	adds	r3, #1
 80071fa:	9302      	str	r3, [sp, #8]
 80071fc:	4615      	mov	r5, r2
 80071fe:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8007202:	4590      	cmp	r8, r2
 8007204:	f300 80a1 	bgt.w	800734a <__kernel_rem_pio2+0x2f2>
 8007208:	f1bb 0f00 	cmp.w	fp, #0
 800720c:	dd07      	ble.n	800721e <__kernel_rem_pio2+0x1c6>
 800720e:	f1bb 0f01 	cmp.w	fp, #1
 8007212:	f000 80c1 	beq.w	8007398 <__kernel_rem_pio2+0x340>
 8007216:	f1bb 0f02 	cmp.w	fp, #2
 800721a:	f000 80c8 	beq.w	80073ae <__kernel_rem_pio2+0x356>
 800721e:	f1b9 0f02 	cmp.w	r9, #2
 8007222:	d14c      	bne.n	80072be <__kernel_rem_pio2+0x266>
 8007224:	4632      	mov	r2, r6
 8007226:	463b      	mov	r3, r7
 8007228:	4955      	ldr	r1, [pc, #340]	@ (8007380 <__kernel_rem_pio2+0x328>)
 800722a:	2000      	movs	r0, #0
 800722c:	f7f9 f84c 	bl	80002c8 <__aeabi_dsub>
 8007230:	4606      	mov	r6, r0
 8007232:	460f      	mov	r7, r1
 8007234:	2d00      	cmp	r5, #0
 8007236:	d042      	beq.n	80072be <__kernel_rem_pio2+0x266>
 8007238:	4658      	mov	r0, fp
 800723a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8007370 <__kernel_rem_pio2+0x318>
 800723e:	f000 fa5b 	bl	80076f8 <scalbn>
 8007242:	4630      	mov	r0, r6
 8007244:	4639      	mov	r1, r7
 8007246:	ec53 2b10 	vmov	r2, r3, d0
 800724a:	f7f9 f83d 	bl	80002c8 <__aeabi_dsub>
 800724e:	4606      	mov	r6, r0
 8007250:	460f      	mov	r7, r1
 8007252:	e034      	b.n	80072be <__kernel_rem_pio2+0x266>
 8007254:	4b4b      	ldr	r3, [pc, #300]	@ (8007384 <__kernel_rem_pio2+0x32c>)
 8007256:	2200      	movs	r2, #0
 8007258:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800725c:	f7f9 f9ec 	bl	8000638 <__aeabi_dmul>
 8007260:	f7f9 fc84 	bl	8000b6c <__aeabi_d2iz>
 8007264:	f7f9 f97e 	bl	8000564 <__aeabi_i2d>
 8007268:	4b47      	ldr	r3, [pc, #284]	@ (8007388 <__kernel_rem_pio2+0x330>)
 800726a:	2200      	movs	r2, #0
 800726c:	4606      	mov	r6, r0
 800726e:	460f      	mov	r7, r1
 8007270:	f7f9 f9e2 	bl	8000638 <__aeabi_dmul>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800727c:	f7f9 f824 	bl	80002c8 <__aeabi_dsub>
 8007280:	f7f9 fc74 	bl	8000b6c <__aeabi_d2iz>
 8007284:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007288:	f849 0b04 	str.w	r0, [r9], #4
 800728c:	4639      	mov	r1, r7
 800728e:	4630      	mov	r0, r6
 8007290:	f7f9 f81c 	bl	80002cc <__adddf3>
 8007294:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007298:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800729c:	e75f      	b.n	800715e <__kernel_rem_pio2+0x106>
 800729e:	d107      	bne.n	80072b0 <__kernel_rem_pio2+0x258>
 80072a0:	f108 33ff 	add.w	r3, r8, #4294967295
 80072a4:	aa0c      	add	r2, sp, #48	@ 0x30
 80072a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072aa:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80072ae:	e79e      	b.n	80071ee <__kernel_rem_pio2+0x196>
 80072b0:	4b36      	ldr	r3, [pc, #216]	@ (800738c <__kernel_rem_pio2+0x334>)
 80072b2:	2200      	movs	r2, #0
 80072b4:	f7f9 fc46 	bl	8000b44 <__aeabi_dcmpge>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	d143      	bne.n	8007344 <__kernel_rem_pio2+0x2ec>
 80072bc:	4681      	mov	r9, r0
 80072be:	2200      	movs	r2, #0
 80072c0:	2300      	movs	r3, #0
 80072c2:	4630      	mov	r0, r6
 80072c4:	4639      	mov	r1, r7
 80072c6:	f7f9 fc1f 	bl	8000b08 <__aeabi_dcmpeq>
 80072ca:	2800      	cmp	r0, #0
 80072cc:	f000 80c1 	beq.w	8007452 <__kernel_rem_pio2+0x3fa>
 80072d0:	f108 33ff 	add.w	r3, r8, #4294967295
 80072d4:	2200      	movs	r2, #0
 80072d6:	9900      	ldr	r1, [sp, #0]
 80072d8:	428b      	cmp	r3, r1
 80072da:	da70      	bge.n	80073be <__kernel_rem_pio2+0x366>
 80072dc:	2a00      	cmp	r2, #0
 80072de:	f000 808b 	beq.w	80073f8 <__kernel_rem_pio2+0x3a0>
 80072e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80072e6:	ab0c      	add	r3, sp, #48	@ 0x30
 80072e8:	f1ab 0b18 	sub.w	fp, fp, #24
 80072ec:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d0f6      	beq.n	80072e2 <__kernel_rem_pio2+0x28a>
 80072f4:	4658      	mov	r0, fp
 80072f6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8007370 <__kernel_rem_pio2+0x318>
 80072fa:	f000 f9fd 	bl	80076f8 <scalbn>
 80072fe:	f108 0301 	add.w	r3, r8, #1
 8007302:	00da      	lsls	r2, r3, #3
 8007304:	9205      	str	r2, [sp, #20]
 8007306:	ec55 4b10 	vmov	r4, r5, d0
 800730a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800730c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8007384 <__kernel_rem_pio2+0x32c>
 8007310:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8007314:	4646      	mov	r6, r8
 8007316:	f04f 0a00 	mov.w	sl, #0
 800731a:	2e00      	cmp	r6, #0
 800731c:	f280 80d1 	bge.w	80074c2 <__kernel_rem_pio2+0x46a>
 8007320:	4644      	mov	r4, r8
 8007322:	2c00      	cmp	r4, #0
 8007324:	f2c0 80ff 	blt.w	8007526 <__kernel_rem_pio2+0x4ce>
 8007328:	4b19      	ldr	r3, [pc, #100]	@ (8007390 <__kernel_rem_pio2+0x338>)
 800732a:	461f      	mov	r7, r3
 800732c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800732e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007332:	9306      	str	r3, [sp, #24]
 8007334:	f04f 0a00 	mov.w	sl, #0
 8007338:	f04f 0b00 	mov.w	fp, #0
 800733c:	2600      	movs	r6, #0
 800733e:	eba8 0504 	sub.w	r5, r8, r4
 8007342:	e0e4      	b.n	800750e <__kernel_rem_pio2+0x4b6>
 8007344:	f04f 0902 	mov.w	r9, #2
 8007348:	e754      	b.n	80071f4 <__kernel_rem_pio2+0x19c>
 800734a:	f854 3b04 	ldr.w	r3, [r4], #4
 800734e:	bb0d      	cbnz	r5, 8007394 <__kernel_rem_pio2+0x33c>
 8007350:	b123      	cbz	r3, 800735c <__kernel_rem_pio2+0x304>
 8007352:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8007356:	f844 3c04 	str.w	r3, [r4, #-4]
 800735a:	2301      	movs	r3, #1
 800735c:	3201      	adds	r2, #1
 800735e:	461d      	mov	r5, r3
 8007360:	e74f      	b.n	8007202 <__kernel_rem_pio2+0x1aa>
 8007362:	bf00      	nop
 8007364:	f3af 8000 	nop.w
	...
 8007374:	3ff00000 	.word	0x3ff00000
 8007378:	08007b48 	.word	0x08007b48
 800737c:	40200000 	.word	0x40200000
 8007380:	3ff00000 	.word	0x3ff00000
 8007384:	3e700000 	.word	0x3e700000
 8007388:	41700000 	.word	0x41700000
 800738c:	3fe00000 	.word	0x3fe00000
 8007390:	08007b08 	.word	0x08007b08
 8007394:	1acb      	subs	r3, r1, r3
 8007396:	e7de      	b.n	8007356 <__kernel_rem_pio2+0x2fe>
 8007398:	f108 32ff 	add.w	r2, r8, #4294967295
 800739c:	ab0c      	add	r3, sp, #48	@ 0x30
 800739e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80073a6:	a90c      	add	r1, sp, #48	@ 0x30
 80073a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80073ac:	e737      	b.n	800721e <__kernel_rem_pio2+0x1c6>
 80073ae:	f108 32ff 	add.w	r2, r8, #4294967295
 80073b2:	ab0c      	add	r3, sp, #48	@ 0x30
 80073b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80073bc:	e7f3      	b.n	80073a6 <__kernel_rem_pio2+0x34e>
 80073be:	a90c      	add	r1, sp, #48	@ 0x30
 80073c0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80073c4:	3b01      	subs	r3, #1
 80073c6:	430a      	orrs	r2, r1
 80073c8:	e785      	b.n	80072d6 <__kernel_rem_pio2+0x27e>
 80073ca:	3401      	adds	r4, #1
 80073cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80073d0:	2a00      	cmp	r2, #0
 80073d2:	d0fa      	beq.n	80073ca <__kernel_rem_pio2+0x372>
 80073d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80073da:	eb0d 0503 	add.w	r5, sp, r3
 80073de:	9b06      	ldr	r3, [sp, #24]
 80073e0:	aa20      	add	r2, sp, #128	@ 0x80
 80073e2:	4443      	add	r3, r8
 80073e4:	f108 0701 	add.w	r7, r8, #1
 80073e8:	3d98      	subs	r5, #152	@ 0x98
 80073ea:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80073ee:	4444      	add	r4, r8
 80073f0:	42bc      	cmp	r4, r7
 80073f2:	da04      	bge.n	80073fe <__kernel_rem_pio2+0x3a6>
 80073f4:	46a0      	mov	r8, r4
 80073f6:	e6a2      	b.n	800713e <__kernel_rem_pio2+0xe6>
 80073f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073fa:	2401      	movs	r4, #1
 80073fc:	e7e6      	b.n	80073cc <__kernel_rem_pio2+0x374>
 80073fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007400:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8007404:	f7f9 f8ae 	bl	8000564 <__aeabi_i2d>
 8007408:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80076c8 <__kernel_rem_pio2+0x670>
 800740c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007410:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007414:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007418:	46b2      	mov	sl, r6
 800741a:	f04f 0800 	mov.w	r8, #0
 800741e:	9b05      	ldr	r3, [sp, #20]
 8007420:	4598      	cmp	r8, r3
 8007422:	dd05      	ble.n	8007430 <__kernel_rem_pio2+0x3d8>
 8007424:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007428:	3701      	adds	r7, #1
 800742a:	eca5 7b02 	vstmia	r5!, {d7}
 800742e:	e7df      	b.n	80073f0 <__kernel_rem_pio2+0x398>
 8007430:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8007434:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007438:	f7f9 f8fe 	bl	8000638 <__aeabi_dmul>
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007444:	f7f8 ff42 	bl	80002cc <__adddf3>
 8007448:	f108 0801 	add.w	r8, r8, #1
 800744c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007450:	e7e5      	b.n	800741e <__kernel_rem_pio2+0x3c6>
 8007452:	f1cb 0000 	rsb	r0, fp, #0
 8007456:	ec47 6b10 	vmov	d0, r6, r7
 800745a:	f000 f94d 	bl	80076f8 <scalbn>
 800745e:	ec55 4b10 	vmov	r4, r5, d0
 8007462:	4b9b      	ldr	r3, [pc, #620]	@ (80076d0 <__kernel_rem_pio2+0x678>)
 8007464:	2200      	movs	r2, #0
 8007466:	4620      	mov	r0, r4
 8007468:	4629      	mov	r1, r5
 800746a:	f7f9 fb6b 	bl	8000b44 <__aeabi_dcmpge>
 800746e:	b300      	cbz	r0, 80074b2 <__kernel_rem_pio2+0x45a>
 8007470:	4b98      	ldr	r3, [pc, #608]	@ (80076d4 <__kernel_rem_pio2+0x67c>)
 8007472:	2200      	movs	r2, #0
 8007474:	4620      	mov	r0, r4
 8007476:	4629      	mov	r1, r5
 8007478:	f7f9 f8de 	bl	8000638 <__aeabi_dmul>
 800747c:	f7f9 fb76 	bl	8000b6c <__aeabi_d2iz>
 8007480:	4606      	mov	r6, r0
 8007482:	f7f9 f86f 	bl	8000564 <__aeabi_i2d>
 8007486:	4b92      	ldr	r3, [pc, #584]	@ (80076d0 <__kernel_rem_pio2+0x678>)
 8007488:	2200      	movs	r2, #0
 800748a:	f7f9 f8d5 	bl	8000638 <__aeabi_dmul>
 800748e:	460b      	mov	r3, r1
 8007490:	4602      	mov	r2, r0
 8007492:	4629      	mov	r1, r5
 8007494:	4620      	mov	r0, r4
 8007496:	f7f8 ff17 	bl	80002c8 <__aeabi_dsub>
 800749a:	f7f9 fb67 	bl	8000b6c <__aeabi_d2iz>
 800749e:	ab0c      	add	r3, sp, #48	@ 0x30
 80074a0:	f10b 0b18 	add.w	fp, fp, #24
 80074a4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80074a8:	f108 0801 	add.w	r8, r8, #1
 80074ac:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80074b0:	e720      	b.n	80072f4 <__kernel_rem_pio2+0x29c>
 80074b2:	4620      	mov	r0, r4
 80074b4:	4629      	mov	r1, r5
 80074b6:	f7f9 fb59 	bl	8000b6c <__aeabi_d2iz>
 80074ba:	ab0c      	add	r3, sp, #48	@ 0x30
 80074bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80074c0:	e718      	b.n	80072f4 <__kernel_rem_pio2+0x29c>
 80074c2:	ab0c      	add	r3, sp, #48	@ 0x30
 80074c4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80074c8:	f7f9 f84c 	bl	8000564 <__aeabi_i2d>
 80074cc:	4622      	mov	r2, r4
 80074ce:	462b      	mov	r3, r5
 80074d0:	f7f9 f8b2 	bl	8000638 <__aeabi_dmul>
 80074d4:	4652      	mov	r2, sl
 80074d6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80074da:	465b      	mov	r3, fp
 80074dc:	4620      	mov	r0, r4
 80074de:	4629      	mov	r1, r5
 80074e0:	f7f9 f8aa 	bl	8000638 <__aeabi_dmul>
 80074e4:	3e01      	subs	r6, #1
 80074e6:	4604      	mov	r4, r0
 80074e8:	460d      	mov	r5, r1
 80074ea:	e716      	b.n	800731a <__kernel_rem_pio2+0x2c2>
 80074ec:	9906      	ldr	r1, [sp, #24]
 80074ee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80074f2:	9106      	str	r1, [sp, #24]
 80074f4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80074f8:	f7f9 f89e 	bl	8000638 <__aeabi_dmul>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	4650      	mov	r0, sl
 8007502:	4659      	mov	r1, fp
 8007504:	f7f8 fee2 	bl	80002cc <__adddf3>
 8007508:	3601      	adds	r6, #1
 800750a:	4682      	mov	sl, r0
 800750c:	468b      	mov	fp, r1
 800750e:	9b00      	ldr	r3, [sp, #0]
 8007510:	429e      	cmp	r6, r3
 8007512:	dc01      	bgt.n	8007518 <__kernel_rem_pio2+0x4c0>
 8007514:	42ae      	cmp	r6, r5
 8007516:	dde9      	ble.n	80074ec <__kernel_rem_pio2+0x494>
 8007518:	ab48      	add	r3, sp, #288	@ 0x120
 800751a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800751e:	e9c5 ab00 	strd	sl, fp, [r5]
 8007522:	3c01      	subs	r4, #1
 8007524:	e6fd      	b.n	8007322 <__kernel_rem_pio2+0x2ca>
 8007526:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007528:	2b02      	cmp	r3, #2
 800752a:	dc0b      	bgt.n	8007544 <__kernel_rem_pio2+0x4ec>
 800752c:	2b00      	cmp	r3, #0
 800752e:	dc35      	bgt.n	800759c <__kernel_rem_pio2+0x544>
 8007530:	d059      	beq.n	80075e6 <__kernel_rem_pio2+0x58e>
 8007532:	9b02      	ldr	r3, [sp, #8]
 8007534:	f003 0007 	and.w	r0, r3, #7
 8007538:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800753c:	ecbd 8b02 	vpop	{d8}
 8007540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007544:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007546:	2b03      	cmp	r3, #3
 8007548:	d1f3      	bne.n	8007532 <__kernel_rem_pio2+0x4da>
 800754a:	9b05      	ldr	r3, [sp, #20]
 800754c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007550:	eb0d 0403 	add.w	r4, sp, r3
 8007554:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8007558:	4625      	mov	r5, r4
 800755a:	46c2      	mov	sl, r8
 800755c:	f1ba 0f00 	cmp.w	sl, #0
 8007560:	dc69      	bgt.n	8007636 <__kernel_rem_pio2+0x5de>
 8007562:	4645      	mov	r5, r8
 8007564:	2d01      	cmp	r5, #1
 8007566:	f300 8087 	bgt.w	8007678 <__kernel_rem_pio2+0x620>
 800756a:	9c05      	ldr	r4, [sp, #20]
 800756c:	ab48      	add	r3, sp, #288	@ 0x120
 800756e:	441c      	add	r4, r3
 8007570:	2000      	movs	r0, #0
 8007572:	2100      	movs	r1, #0
 8007574:	f1b8 0f01 	cmp.w	r8, #1
 8007578:	f300 809c 	bgt.w	80076b4 <__kernel_rem_pio2+0x65c>
 800757c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8007580:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8007584:	f1b9 0f00 	cmp.w	r9, #0
 8007588:	f040 80a6 	bne.w	80076d8 <__kernel_rem_pio2+0x680>
 800758c:	9b04      	ldr	r3, [sp, #16]
 800758e:	e9c3 5600 	strd	r5, r6, [r3]
 8007592:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007596:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800759a:	e7ca      	b.n	8007532 <__kernel_rem_pio2+0x4da>
 800759c:	9d05      	ldr	r5, [sp, #20]
 800759e:	ab48      	add	r3, sp, #288	@ 0x120
 80075a0:	441d      	add	r5, r3
 80075a2:	4644      	mov	r4, r8
 80075a4:	2000      	movs	r0, #0
 80075a6:	2100      	movs	r1, #0
 80075a8:	2c00      	cmp	r4, #0
 80075aa:	da35      	bge.n	8007618 <__kernel_rem_pio2+0x5c0>
 80075ac:	f1b9 0f00 	cmp.w	r9, #0
 80075b0:	d038      	beq.n	8007624 <__kernel_rem_pio2+0x5cc>
 80075b2:	4602      	mov	r2, r0
 80075b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80075b8:	9c04      	ldr	r4, [sp, #16]
 80075ba:	e9c4 2300 	strd	r2, r3, [r4]
 80075be:	4602      	mov	r2, r0
 80075c0:	460b      	mov	r3, r1
 80075c2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80075c6:	f7f8 fe7f 	bl	80002c8 <__aeabi_dsub>
 80075ca:	ad4a      	add	r5, sp, #296	@ 0x128
 80075cc:	2401      	movs	r4, #1
 80075ce:	45a0      	cmp	r8, r4
 80075d0:	da2b      	bge.n	800762a <__kernel_rem_pio2+0x5d2>
 80075d2:	f1b9 0f00 	cmp.w	r9, #0
 80075d6:	d002      	beq.n	80075de <__kernel_rem_pio2+0x586>
 80075d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80075dc:	4619      	mov	r1, r3
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80075e4:	e7a5      	b.n	8007532 <__kernel_rem_pio2+0x4da>
 80075e6:	9c05      	ldr	r4, [sp, #20]
 80075e8:	ab48      	add	r3, sp, #288	@ 0x120
 80075ea:	441c      	add	r4, r3
 80075ec:	2000      	movs	r0, #0
 80075ee:	2100      	movs	r1, #0
 80075f0:	f1b8 0f00 	cmp.w	r8, #0
 80075f4:	da09      	bge.n	800760a <__kernel_rem_pio2+0x5b2>
 80075f6:	f1b9 0f00 	cmp.w	r9, #0
 80075fa:	d002      	beq.n	8007602 <__kernel_rem_pio2+0x5aa>
 80075fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007600:	4619      	mov	r1, r3
 8007602:	9b04      	ldr	r3, [sp, #16]
 8007604:	e9c3 0100 	strd	r0, r1, [r3]
 8007608:	e793      	b.n	8007532 <__kernel_rem_pio2+0x4da>
 800760a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800760e:	f7f8 fe5d 	bl	80002cc <__adddf3>
 8007612:	f108 38ff 	add.w	r8, r8, #4294967295
 8007616:	e7eb      	b.n	80075f0 <__kernel_rem_pio2+0x598>
 8007618:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800761c:	f7f8 fe56 	bl	80002cc <__adddf3>
 8007620:	3c01      	subs	r4, #1
 8007622:	e7c1      	b.n	80075a8 <__kernel_rem_pio2+0x550>
 8007624:	4602      	mov	r2, r0
 8007626:	460b      	mov	r3, r1
 8007628:	e7c6      	b.n	80075b8 <__kernel_rem_pio2+0x560>
 800762a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800762e:	f7f8 fe4d 	bl	80002cc <__adddf3>
 8007632:	3401      	adds	r4, #1
 8007634:	e7cb      	b.n	80075ce <__kernel_rem_pio2+0x576>
 8007636:	ed35 7b02 	vldmdb	r5!, {d7}
 800763a:	ed8d 7b00 	vstr	d7, [sp]
 800763e:	ed95 7b02 	vldr	d7, [r5, #8]
 8007642:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007646:	ec53 2b17 	vmov	r2, r3, d7
 800764a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800764e:	f7f8 fe3d 	bl	80002cc <__adddf3>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4606      	mov	r6, r0
 8007658:	460f      	mov	r7, r1
 800765a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800765e:	f7f8 fe33 	bl	80002c8 <__aeabi_dsub>
 8007662:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007666:	f7f8 fe31 	bl	80002cc <__adddf3>
 800766a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800766e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8007672:	e9c5 6700 	strd	r6, r7, [r5]
 8007676:	e771      	b.n	800755c <__kernel_rem_pio2+0x504>
 8007678:	ed34 7b02 	vldmdb	r4!, {d7}
 800767c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8007680:	ec51 0b17 	vmov	r0, r1, d7
 8007684:	4652      	mov	r2, sl
 8007686:	465b      	mov	r3, fp
 8007688:	ed8d 7b00 	vstr	d7, [sp]
 800768c:	f7f8 fe1e 	bl	80002cc <__adddf3>
 8007690:	4602      	mov	r2, r0
 8007692:	460b      	mov	r3, r1
 8007694:	4606      	mov	r6, r0
 8007696:	460f      	mov	r7, r1
 8007698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800769c:	f7f8 fe14 	bl	80002c8 <__aeabi_dsub>
 80076a0:	4652      	mov	r2, sl
 80076a2:	465b      	mov	r3, fp
 80076a4:	f7f8 fe12 	bl	80002cc <__adddf3>
 80076a8:	3d01      	subs	r5, #1
 80076aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80076ae:	e9c4 6700 	strd	r6, r7, [r4]
 80076b2:	e757      	b.n	8007564 <__kernel_rem_pio2+0x50c>
 80076b4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80076b8:	f7f8 fe08 	bl	80002cc <__adddf3>
 80076bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80076c0:	e758      	b.n	8007574 <__kernel_rem_pio2+0x51c>
 80076c2:	bf00      	nop
 80076c4:	f3af 8000 	nop.w
	...
 80076d0:	41700000 	.word	0x41700000
 80076d4:	3e700000 	.word	0x3e700000
 80076d8:	9b04      	ldr	r3, [sp, #16]
 80076da:	9a04      	ldr	r2, [sp, #16]
 80076dc:	601d      	str	r5, [r3, #0]
 80076de:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 80076e2:	605c      	str	r4, [r3, #4]
 80076e4:	609f      	str	r7, [r3, #8]
 80076e6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80076ea:	60d3      	str	r3, [r2, #12]
 80076ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80076f0:	6110      	str	r0, [r2, #16]
 80076f2:	6153      	str	r3, [r2, #20]
 80076f4:	e71d      	b.n	8007532 <__kernel_rem_pio2+0x4da>
 80076f6:	bf00      	nop

080076f8 <scalbn>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	ec55 4b10 	vmov	r4, r5, d0
 80076fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007702:	4606      	mov	r6, r0
 8007704:	462b      	mov	r3, r5
 8007706:	b991      	cbnz	r1, 800772e <scalbn+0x36>
 8007708:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800770c:	4323      	orrs	r3, r4
 800770e:	d03b      	beq.n	8007788 <scalbn+0x90>
 8007710:	4b33      	ldr	r3, [pc, #204]	@ (80077e0 <scalbn+0xe8>)
 8007712:	4620      	mov	r0, r4
 8007714:	4629      	mov	r1, r5
 8007716:	2200      	movs	r2, #0
 8007718:	f7f8 ff8e 	bl	8000638 <__aeabi_dmul>
 800771c:	4b31      	ldr	r3, [pc, #196]	@ (80077e4 <scalbn+0xec>)
 800771e:	429e      	cmp	r6, r3
 8007720:	4604      	mov	r4, r0
 8007722:	460d      	mov	r5, r1
 8007724:	da0f      	bge.n	8007746 <scalbn+0x4e>
 8007726:	a326      	add	r3, pc, #152	@ (adr r3, 80077c0 <scalbn+0xc8>)
 8007728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772c:	e01e      	b.n	800776c <scalbn+0x74>
 800772e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007732:	4291      	cmp	r1, r2
 8007734:	d10b      	bne.n	800774e <scalbn+0x56>
 8007736:	4622      	mov	r2, r4
 8007738:	4620      	mov	r0, r4
 800773a:	4629      	mov	r1, r5
 800773c:	f7f8 fdc6 	bl	80002cc <__adddf3>
 8007740:	4604      	mov	r4, r0
 8007742:	460d      	mov	r5, r1
 8007744:	e020      	b.n	8007788 <scalbn+0x90>
 8007746:	460b      	mov	r3, r1
 8007748:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800774c:	3936      	subs	r1, #54	@ 0x36
 800774e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007752:	4296      	cmp	r6, r2
 8007754:	dd0d      	ble.n	8007772 <scalbn+0x7a>
 8007756:	2d00      	cmp	r5, #0
 8007758:	a11b      	add	r1, pc, #108	@ (adr r1, 80077c8 <scalbn+0xd0>)
 800775a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800775e:	da02      	bge.n	8007766 <scalbn+0x6e>
 8007760:	a11b      	add	r1, pc, #108	@ (adr r1, 80077d0 <scalbn+0xd8>)
 8007762:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007766:	a318      	add	r3, pc, #96	@ (adr r3, 80077c8 <scalbn+0xd0>)
 8007768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776c:	f7f8 ff64 	bl	8000638 <__aeabi_dmul>
 8007770:	e7e6      	b.n	8007740 <scalbn+0x48>
 8007772:	1872      	adds	r2, r6, r1
 8007774:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007778:	428a      	cmp	r2, r1
 800777a:	dcec      	bgt.n	8007756 <scalbn+0x5e>
 800777c:	2a00      	cmp	r2, #0
 800777e:	dd06      	ble.n	800778e <scalbn+0x96>
 8007780:	f36f 531e 	bfc	r3, #20, #11
 8007784:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007788:	ec45 4b10 	vmov	d0, r4, r5
 800778c:	bd70      	pop	{r4, r5, r6, pc}
 800778e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007792:	da08      	bge.n	80077a6 <scalbn+0xae>
 8007794:	2d00      	cmp	r5, #0
 8007796:	a10a      	add	r1, pc, #40	@ (adr r1, 80077c0 <scalbn+0xc8>)
 8007798:	e9d1 0100 	ldrd	r0, r1, [r1]
 800779c:	dac3      	bge.n	8007726 <scalbn+0x2e>
 800779e:	a10e      	add	r1, pc, #56	@ (adr r1, 80077d8 <scalbn+0xe0>)
 80077a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077a4:	e7bf      	b.n	8007726 <scalbn+0x2e>
 80077a6:	3236      	adds	r2, #54	@ 0x36
 80077a8:	f36f 531e 	bfc	r3, #20, #11
 80077ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80077b0:	4620      	mov	r0, r4
 80077b2:	4b0d      	ldr	r3, [pc, #52]	@ (80077e8 <scalbn+0xf0>)
 80077b4:	4629      	mov	r1, r5
 80077b6:	2200      	movs	r2, #0
 80077b8:	e7d8      	b.n	800776c <scalbn+0x74>
 80077ba:	bf00      	nop
 80077bc:	f3af 8000 	nop.w
 80077c0:	c2f8f359 	.word	0xc2f8f359
 80077c4:	01a56e1f 	.word	0x01a56e1f
 80077c8:	8800759c 	.word	0x8800759c
 80077cc:	7e37e43c 	.word	0x7e37e43c
 80077d0:	8800759c 	.word	0x8800759c
 80077d4:	fe37e43c 	.word	0xfe37e43c
 80077d8:	c2f8f359 	.word	0xc2f8f359
 80077dc:	81a56e1f 	.word	0x81a56e1f
 80077e0:	43500000 	.word	0x43500000
 80077e4:	ffff3cb0 	.word	0xffff3cb0
 80077e8:	3c900000 	.word	0x3c900000
 80077ec:	00000000 	.word	0x00000000

080077f0 <floor>:
 80077f0:	ec51 0b10 	vmov	r0, r1, d0
 80077f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80077f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8007800:	2e13      	cmp	r6, #19
 8007802:	460c      	mov	r4, r1
 8007804:	4605      	mov	r5, r0
 8007806:	4680      	mov	r8, r0
 8007808:	dc34      	bgt.n	8007874 <floor+0x84>
 800780a:	2e00      	cmp	r6, #0
 800780c:	da17      	bge.n	800783e <floor+0x4e>
 800780e:	a332      	add	r3, pc, #200	@ (adr r3, 80078d8 <floor+0xe8>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f7f8 fd5a 	bl	80002cc <__adddf3>
 8007818:	2200      	movs	r2, #0
 800781a:	2300      	movs	r3, #0
 800781c:	f7f9 f99c 	bl	8000b58 <__aeabi_dcmpgt>
 8007820:	b150      	cbz	r0, 8007838 <floor+0x48>
 8007822:	2c00      	cmp	r4, #0
 8007824:	da55      	bge.n	80078d2 <floor+0xe2>
 8007826:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800782a:	432c      	orrs	r4, r5
 800782c:	2500      	movs	r5, #0
 800782e:	42ac      	cmp	r4, r5
 8007830:	4c2b      	ldr	r4, [pc, #172]	@ (80078e0 <floor+0xf0>)
 8007832:	bf08      	it	eq
 8007834:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8007838:	4621      	mov	r1, r4
 800783a:	4628      	mov	r0, r5
 800783c:	e023      	b.n	8007886 <floor+0x96>
 800783e:	4f29      	ldr	r7, [pc, #164]	@ (80078e4 <floor+0xf4>)
 8007840:	4137      	asrs	r7, r6
 8007842:	ea01 0307 	and.w	r3, r1, r7
 8007846:	4303      	orrs	r3, r0
 8007848:	d01d      	beq.n	8007886 <floor+0x96>
 800784a:	a323      	add	r3, pc, #140	@ (adr r3, 80078d8 <floor+0xe8>)
 800784c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007850:	f7f8 fd3c 	bl	80002cc <__adddf3>
 8007854:	2200      	movs	r2, #0
 8007856:	2300      	movs	r3, #0
 8007858:	f7f9 f97e 	bl	8000b58 <__aeabi_dcmpgt>
 800785c:	2800      	cmp	r0, #0
 800785e:	d0eb      	beq.n	8007838 <floor+0x48>
 8007860:	2c00      	cmp	r4, #0
 8007862:	bfbe      	ittt	lt
 8007864:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8007868:	4133      	asrlt	r3, r6
 800786a:	18e4      	addlt	r4, r4, r3
 800786c:	ea24 0407 	bic.w	r4, r4, r7
 8007870:	2500      	movs	r5, #0
 8007872:	e7e1      	b.n	8007838 <floor+0x48>
 8007874:	2e33      	cmp	r6, #51	@ 0x33
 8007876:	dd0a      	ble.n	800788e <floor+0x9e>
 8007878:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800787c:	d103      	bne.n	8007886 <floor+0x96>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	f7f8 fd23 	bl	80002cc <__adddf3>
 8007886:	ec41 0b10 	vmov	d0, r0, r1
 800788a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800788e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8007892:	f04f 37ff 	mov.w	r7, #4294967295
 8007896:	40df      	lsrs	r7, r3
 8007898:	4207      	tst	r7, r0
 800789a:	d0f4      	beq.n	8007886 <floor+0x96>
 800789c:	a30e      	add	r3, pc, #56	@ (adr r3, 80078d8 <floor+0xe8>)
 800789e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a2:	f7f8 fd13 	bl	80002cc <__adddf3>
 80078a6:	2200      	movs	r2, #0
 80078a8:	2300      	movs	r3, #0
 80078aa:	f7f9 f955 	bl	8000b58 <__aeabi_dcmpgt>
 80078ae:	2800      	cmp	r0, #0
 80078b0:	d0c2      	beq.n	8007838 <floor+0x48>
 80078b2:	2c00      	cmp	r4, #0
 80078b4:	da0a      	bge.n	80078cc <floor+0xdc>
 80078b6:	2e14      	cmp	r6, #20
 80078b8:	d101      	bne.n	80078be <floor+0xce>
 80078ba:	3401      	adds	r4, #1
 80078bc:	e006      	b.n	80078cc <floor+0xdc>
 80078be:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80078c2:	2301      	movs	r3, #1
 80078c4:	40b3      	lsls	r3, r6
 80078c6:	441d      	add	r5, r3
 80078c8:	4545      	cmp	r5, r8
 80078ca:	d3f6      	bcc.n	80078ba <floor+0xca>
 80078cc:	ea25 0507 	bic.w	r5, r5, r7
 80078d0:	e7b2      	b.n	8007838 <floor+0x48>
 80078d2:	2500      	movs	r5, #0
 80078d4:	462c      	mov	r4, r5
 80078d6:	e7af      	b.n	8007838 <floor+0x48>
 80078d8:	8800759c 	.word	0x8800759c
 80078dc:	7e37e43c 	.word	0x7e37e43c
 80078e0:	bff00000 	.word	0xbff00000
 80078e4:	000fffff 	.word	0x000fffff

080078e8 <_init>:
 80078e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ea:	bf00      	nop
 80078ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ee:	bc08      	pop	{r3}
 80078f0:	469e      	mov	lr, r3
 80078f2:	4770      	bx	lr

080078f4 <_fini>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	bf00      	nop
 80078f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078fa:	bc08      	pop	{r3}
 80078fc:	469e      	mov	lr, r3
 80078fe:	4770      	bx	lr
