use aero_cpu_core::cpuid::bits;
use aero_cpu_core::interp::tier0::exec::step_with_config;
use aero_cpu_core::interp::tier0::Tier0Config;
use aero_cpu_core::mem::FlatTestBus;
use aero_cpu_core::state::{CpuMode, CpuState, CR4_OSFXSR};
use aero_cpu_core::Exception;

const CODE_BASE: u64 = 0x1000;

fn xmm_from_bytes(bytes: [u8; 16]) -> u128 {
    u128::from_le_bytes(bytes)
}

fn xmm_to_bytes(xmm: u128) -> [u8; 16] {
    xmm.to_le_bytes()
}

fn new_state(mode: CpuMode) -> CpuState {
    let mut state = CpuState::new(mode);
    state.control.cr4 |= CR4_OSFXSR;
    state
}

fn cfg_with_aes() -> Tier0Config {
    let mut cfg = Tier0Config::default();
    cfg.features.leaf1_ecx |= bits::LEAF1_ECX_AES;
    cfg
}

fn cfg_with_pclmul() -> Tier0Config {
    let mut cfg = Tier0Config::default();
    cfg.features.leaf1_ecx |= bits::LEAF1_ECX_PCLMULQDQ;
    cfg
}

fn exec_once(
    cfg: &Tier0Config,
    state: &mut CpuState,
    bus: &mut FlatTestBus,
    code: &[u8],
) -> Result<(), Exception> {
    bus.load(CODE_BASE, code);
    state.set_rip(CODE_BASE);
    step_with_config(cfg, state, bus).map(|_| ())
}

#[test]
fn pclmulqdq_lane_selection_vectors() {
    let cfg = cfg_with_pclmul();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    let a_lo = 0x0Bu64;
    let a_hi = 0x01u64;
    let b_lo = 0x0Du64;
    let b_hi = 0x02u64;
    let dst_init = (a_lo as u128) | ((a_hi as u128) << 64);
    let src_init = (b_lo as u128) | ((b_hi as u128) << 64);

    // imm8=0x00 selects low*low: 0xB * 0xD = 0x7F (carry-less / GF(2) polynomial product).
    state.sse.xmm[0] = dst_init;
    state.sse.xmm[1] = src_init;
    exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0x44, 0xC1, 0x00],
    )
    .unwrap();
    assert_eq!(state.sse.xmm[0], 0x7Fu128);

    // imm8=0x01 selects high(dst)*low(src): 1 * 0xD = 0xD.
    state.sse.xmm[0] = dst_init;
    state.sse.xmm[1] = src_init;
    exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0x44, 0xC1, 0x01],
    )
    .unwrap();
    assert_eq!(state.sse.xmm[0], 0xDu128);

    // imm8=0x10 selects low(dst)*high(src): 0xB * 2 == 0x16 (multiply by x => shift left by 1).
    state.sse.xmm[0] = dst_init;
    state.sse.xmm[1] = src_init;
    exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0x44, 0xC1, 0x10],
    )
    .unwrap();
    assert_eq!(state.sse.xmm[0], 0x16u128);

    // imm8=0x11 selects high*high: 1 * 2 = 2.
    state.sse.xmm[0] = dst_init;
    state.sse.xmm[1] = src_init;
    exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0x44, 0xC1, 0x11],
    )
    .unwrap();
    assert_eq!(state.sse.xmm[0], 0x02u128);
}

#[test]
fn pclmulqdq_crosses_u64_boundary() {
    let cfg = cfg_with_pclmul();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    // (x^63 + 1)^2 = x^126 + 1 (GF(2)).
    let a = 0x8000_0000_0000_0001u64;
    state.sse.xmm[0] = a as u128;
    state.sse.xmm[1] = a as u128;
    exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0x44, 0xC1, 0x00],
    )
    .unwrap();
    let expected = (1u128 << 126) | 1;
    assert_eq!(state.sse.xmm[0], expected);
}

#[test]
fn aesenc_aesenclast_nist_vector() {
    let cfg = cfg_with_aes();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    // FIPS-197 Appendix B/C test vector (AES-128).
    const ROUND_KEYS: [[u8; 16]; 11] = [
        [0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f],
        [0xd6, 0xaa, 0x74, 0xfd, 0xd2, 0xaf, 0x72, 0xfa, 0xda, 0xa6, 0x78, 0xf1, 0xd6, 0xab, 0x76, 0xfe],
        [0xb6, 0x92, 0xcf, 0x0b, 0x64, 0x3d, 0xbd, 0xf1, 0xbe, 0x9b, 0xc5, 0x00, 0x68, 0x30, 0xb3, 0xfe],
        [0xb6, 0xff, 0x74, 0x4e, 0xd2, 0xc2, 0xc9, 0xbf, 0x6c, 0x59, 0x0c, 0xbf, 0x04, 0x69, 0xbf, 0x41],
        [0x47, 0xf7, 0xf7, 0xbc, 0x95, 0x35, 0x3e, 0x03, 0xf9, 0x6c, 0x32, 0xbc, 0xfd, 0x05, 0x8d, 0xfd],
        [0x3c, 0xaa, 0xa3, 0xe8, 0xa9, 0x9f, 0x9d, 0xeb, 0x50, 0xf3, 0xaf, 0x57, 0xad, 0xf6, 0x22, 0xaa],
        [0x5e, 0x39, 0x0f, 0x7d, 0xf7, 0xa6, 0x92, 0x96, 0xa7, 0x55, 0x3d, 0xc1, 0x0a, 0xa3, 0x1f, 0x6b],
        [0x14, 0xf9, 0x70, 0x1a, 0xe3, 0x5f, 0xe2, 0x8c, 0x44, 0x0a, 0xdf, 0x4d, 0x4e, 0xa9, 0xc0, 0x26],
        [0x47, 0x43, 0x87, 0x35, 0xa4, 0x1c, 0x65, 0xb9, 0xe0, 0x16, 0xba, 0xf4, 0xae, 0xbf, 0x7a, 0xd2],
        [0x54, 0x99, 0x32, 0xd1, 0xf0, 0x85, 0x57, 0x68, 0x10, 0x93, 0xed, 0x9c, 0xbe, 0x2c, 0x97, 0x4e],
        [0x13, 0x11, 0x1d, 0x7f, 0xe3, 0x94, 0x4a, 0x17, 0xf3, 0x07, 0xa7, 0x8b, 0x4d, 0x2b, 0x30, 0xc5],
    ];

    // State after AddRoundKey (round 0) and after each round.
    const ROUND_STATES: [[u8; 16]; 11] = [
        [0x00, 0x10, 0x20, 0x30, 0x40, 0x50, 0x60, 0x70, 0x80, 0x90, 0xa0, 0xb0, 0xc0, 0xd0, 0xe0, 0xf0],
        [0x89, 0xd8, 0x10, 0xe8, 0x85, 0x5a, 0xce, 0x68, 0x2d, 0x18, 0x43, 0xd8, 0xcb, 0x12, 0x8f, 0xe4],
        [0x49, 0x15, 0x59, 0x8f, 0x55, 0xe5, 0xd7, 0xa0, 0xda, 0xca, 0x94, 0xfa, 0x1f, 0x0a, 0x63, 0xf7],
        [0xfa, 0x63, 0x6a, 0x28, 0x25, 0xb3, 0x39, 0xc9, 0x40, 0x66, 0x8a, 0x31, 0x57, 0x24, 0x4d, 0x17],
        [0x24, 0x72, 0x40, 0x23, 0x69, 0x66, 0xb3, 0xfa, 0x6e, 0xd2, 0x75, 0x32, 0x88, 0x42, 0x5b, 0x6c],
        [0xc8, 0x16, 0x77, 0xbc, 0x9b, 0x7a, 0xc9, 0x3b, 0x25, 0x02, 0x79, 0x92, 0xb0, 0x26, 0x19, 0x96],
        [0xc6, 0x2f, 0xe1, 0x09, 0xf7, 0x5e, 0xed, 0xc3, 0xcc, 0x79, 0x39, 0x5d, 0x84, 0xf9, 0xcf, 0x5d],
        [0xd1, 0x87, 0x6c, 0x0f, 0x79, 0xc4, 0x30, 0x0a, 0xb4, 0x55, 0x94, 0xad, 0xd6, 0x6f, 0xf4, 0x1f],
        [0xfd, 0xe3, 0xba, 0xd2, 0x05, 0xe5, 0xd0, 0xd7, 0x35, 0x47, 0x96, 0x4e, 0xf1, 0xfe, 0x37, 0xf1],
        [0xbd, 0x6e, 0x7c, 0x3d, 0xf2, 0xb5, 0x77, 0x9e, 0x0b, 0x61, 0x21, 0x6e, 0x8b, 0x10, 0xb6, 0x89],
        [0x69, 0xc4, 0xe0, 0xd8, 0x6a, 0x7b, 0x04, 0x30, 0xd8, 0xcd, 0xb7, 0x80, 0x70, 0xb4, 0xc5, 0x5a],
    ];

    // Begin at the state after the initial AddRoundKey.
    state.sse.xmm[0] = xmm_from_bytes(ROUND_STATES[0]);

    // Rounds 1..9: AESENC
    for round in 1..=9 {
        state.sse.xmm[1] = xmm_from_bytes(ROUND_KEYS[round]);
        exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDC, 0xC1]).unwrap();
        assert_eq!(xmm_to_bytes(state.sse.xmm[0]), ROUND_STATES[round]);
    }

    // Round 10: AESENCLAST
    state.sse.xmm[1] = xmm_from_bytes(ROUND_KEYS[10]);
    exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDD, 0xC1]).unwrap();
    assert_eq!(xmm_to_bytes(state.sse.xmm[0]), ROUND_STATES[10]);
}

#[test]
fn aesdec_aesdeclast_roundtrip_nist_vector() {
    let cfg = cfg_with_aes();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    // AES-128 (FIPS-197 Appendix C).
    const PLAINTEXT: [u8; 16] = [
        0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xaa, 0xbb, 0xcc, 0xdd,
        0xee, 0xff,
    ];
    const CIPHERTEXT: [u8; 16] = [
        0x69, 0xc4, 0xe0, 0xd8, 0x6a, 0x7b, 0x04, 0x30, 0xd8, 0xcd, 0xb7, 0x80, 0x70, 0xb4,
        0xc5, 0x5a,
    ];

    const ROUND_KEYS: [[u8; 16]; 11] = [
        [0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f],
        [0xd6, 0xaa, 0x74, 0xfd, 0xd2, 0xaf, 0x72, 0xfa, 0xda, 0xa6, 0x78, 0xf1, 0xd6, 0xab, 0x76, 0xfe],
        [0xb6, 0x92, 0xcf, 0x0b, 0x64, 0x3d, 0xbd, 0xf1, 0xbe, 0x9b, 0xc5, 0x00, 0x68, 0x30, 0xb3, 0xfe],
        [0xb6, 0xff, 0x74, 0x4e, 0xd2, 0xc2, 0xc9, 0xbf, 0x6c, 0x59, 0x0c, 0xbf, 0x04, 0x69, 0xbf, 0x41],
        [0x47, 0xf7, 0xf7, 0xbc, 0x95, 0x35, 0x3e, 0x03, 0xf9, 0x6c, 0x32, 0xbc, 0xfd, 0x05, 0x8d, 0xfd],
        [0x3c, 0xaa, 0xa3, 0xe8, 0xa9, 0x9f, 0x9d, 0xeb, 0x50, 0xf3, 0xaf, 0x57, 0xad, 0xf6, 0x22, 0xaa],
        [0x5e, 0x39, 0x0f, 0x7d, 0xf7, 0xa6, 0x92, 0x96, 0xa7, 0x55, 0x3d, 0xc1, 0x0a, 0xa3, 0x1f, 0x6b],
        [0x14, 0xf9, 0x70, 0x1a, 0xe3, 0x5f, 0xe2, 0x8c, 0x44, 0x0a, 0xdf, 0x4d, 0x4e, 0xa9, 0xc0, 0x26],
        [0x47, 0x43, 0x87, 0x35, 0xa4, 0x1c, 0x65, 0xb9, 0xe0, 0x16, 0xba, 0xf4, 0xae, 0xbf, 0x7a, 0xd2],
        [0x54, 0x99, 0x32, 0xd1, 0xf0, 0x85, 0x57, 0x68, 0x10, 0x93, 0xed, 0x9c, 0xbe, 0x2c, 0x97, 0x4e],
        [0x13, 0x11, 0x1d, 0x7f, 0xe3, 0x94, 0x4a, 0x17, 0xf3, 0x07, 0xa7, 0x8b, 0x4d, 0x2b, 0x30, 0xc5],
    ];

    // AES-NI decryption sequence:
    //   state = ciphertext ^ rk[10]
    //   for i=9..=1: AESDEC(state, AESIMC(rk[i]))
    //   AESDECLAST(state, rk[0])
    state.sse.xmm[0] = xmm_from_bytes(CIPHERTEXT) ^ xmm_from_bytes(ROUND_KEYS[10]);

    for round in (1..=9).rev() {
        state.sse.xmm[1] = xmm_from_bytes(ROUND_KEYS[round]);
        // aesimc xmm1,xmm1
        exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDB, 0xC9]).unwrap();
        // aesdec xmm0,xmm1
        exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDE, 0xC1]).unwrap();
    }

    state.sse.xmm[1] = xmm_from_bytes(ROUND_KEYS[0]);
    exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDF, 0xC1]).unwrap(); // aesdeclast xmm0,xmm1
    assert_eq!(xmm_to_bytes(state.sse.xmm[0]), PLAINTEXT);
}

#[test]
fn aesimc_inverse_mix_columns_vector() {
    let cfg = cfg_with_aes();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    // FIPS-197, section 5.1.3 MixColumns example (expressed in column-major / memory order).
    let pre_mix = [
        0xd4, 0xbf, 0x5d, 0x30, 0xe0, 0xb4, 0x52, 0xae, 0xb8, 0x41, 0x11, 0xf1, 0x1e, 0x27,
        0x98, 0xe5,
    ];
    let post_mix = [
        0x04, 0x66, 0x81, 0xe5, 0xe0, 0xcb, 0x19, 0x9a, 0x48, 0xf8, 0xd3, 0x7a, 0x28, 0x06,
        0x26, 0x4c,
    ];

    state.sse.xmm[0] = 0;
    state.sse.xmm[1] = xmm_from_bytes(post_mix);
    exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDB, 0xC1]).unwrap(); // aesimc xmm0,xmm1
    assert_eq!(xmm_to_bytes(state.sse.xmm[0]), pre_mix);
}

#[test]
fn aeskeygenassist_vector() {
    let cfg = cfg_with_aes();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    let key = [
        0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d,
        0x0e, 0x0f,
    ];
    // Intel SDM / intrinsic output for `_mm_aeskeygenassist_si128` over `key` with rcon=0x01.
    let expected = [
        0xf2, 0x6b, 0x6f, 0xc5, 0x6a, 0x6f, 0xc5, 0xf2, 0xfe, 0xd7, 0xab, 0x76, 0xd6, 0xab,
        0x76, 0xfe,
    ];

    state.sse.xmm[1] = xmm_from_bytes(key);
    exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0xDF, 0xC1, 0x01],
    )
    .unwrap(); // aeskeygenassist xmm0,xmm1,0x01
    assert_eq!(xmm_to_bytes(state.sse.xmm[0]), expected);
}

#[test]
fn ud_when_aes_disabled() {
    let cfg = Tier0Config::default();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    state.sse.xmm[0] = 0;
    state.sse.xmm[1] = 0;
    let err = exec_once(&cfg, &mut state, &mut bus, &[0x66, 0x0F, 0x38, 0xDC, 0xC1]).unwrap_err(); // aesenc xmm0,xmm1
    assert_eq!(err, Exception::InvalidOpcode);
}

#[test]
fn ud_when_pclmul_disabled() {
    let cfg = Tier0Config::default();
    let mut state = new_state(CpuMode::Bit64);
    let mut bus = FlatTestBus::new(0x10_000);

    state.sse.xmm[0] = 0;
    state.sse.xmm[1] = 0;
    let err = exec_once(
        &cfg,
        &mut state,
        &mut bus,
        &[0x66, 0x0F, 0x3A, 0x44, 0xC1, 0x00],
    )
    .unwrap_err(); // pclmulqdq xmm0,xmm1,0
    assert_eq!(err, Exception::InvalidOpcode);
}
