Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Sep 13 15:26:07 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1000 -input_pins -file .//fpga/mkfpu_convert_sp_dp_pipe/syn_timing.txt
| Design       : mkfpu_convert_sp_dp_pipe
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

EN__start
EN_get_result
RST_N
_start_exponent[0]
_start_exponent[1]
_start_exponent[2]
_start_exponent[3]
_start_exponent[4]
_start_exponent[5]
_start_exponent[6]
_start_exponent[7]
_start_flags[0]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_mantissa[0]
_start_mantissa[10]
_start_mantissa[11]
_start_mantissa[12]
_start_mantissa[13]
_start_mantissa[14]
_start_mantissa[15]
_start_mantissa[16]
_start_mantissa[17]
_start_mantissa[18]
_start_mantissa[19]
_start_mantissa[1]
_start_mantissa[20]
_start_mantissa[21]
_start_mantissa[22]
_start_mantissa[2]
_start_mantissa[3]
_start_mantissa[4]
_start_mantissa[5]
_start_mantissa[6]
_start_mantissa[7]
_start_mantissa[8]
_start_mantissa[9]
_start_sign

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

RDY__start
RDY_get_result
get_result[34]
get_result[35]
get_result[36]
get_result[37]
get_result[38]
get_result[39]
get_result[40]
get_result[41]
get_result[42]
get_result[43]
get_result[44]
get_result[45]
get_result[46]
get_result[47]
get_result[48]
get_result[49]
get_result[4]
get_result[50]
get_result[51]
get_result[52]
get_result[53]
get_result[54]
get_result[55]
get_result[56]
get_result[57]
get_result[58]
get_result[59]
get_result[60]
get_result[61]
get_result[62]
get_result[63]
get_result[64]
get_result[65]
get_result[66]
get_result[67]
get_result[68]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.366        0.000                      0                   73        0.146        0.000                      0                   73        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 7.366        0.000                      0                   73        0.146        0.000                      0                   73        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[34]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[35]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[36]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[37]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[37]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[38]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[38]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[39]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[39]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[40]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[40]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[41]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[41]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[42]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[42]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[43]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[43]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[44]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[44]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[45]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[45]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[46]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[46]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[47]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[47]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[48]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[48]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[49]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[49]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[4]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[50]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[50]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[51]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[51]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[52]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[52]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[53]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[53]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[54]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[54]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[55]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[55]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[56]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[56]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[57]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[57]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[58]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[58]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[59]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[59]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[60]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[60]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[61]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[61]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[62]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[62]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[63]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[63]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[64]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[64]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[65]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[65]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[66]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[66]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[67]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[67]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.897ns (35.909%)  route 1.601ns (64.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.795     3.727    ff_output/EMPTY_N
                                                                      f  ff_output/data0_reg[68]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.022 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     4.828    ff_output/d0di
                                                                      r  ff_output/data0_reg[68]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.952 r  ff_output/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     4.952    ff_output/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[68]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/data0_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.773ns (46.482%)  route 0.890ns (53.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     4.117    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_output/data1_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 ff_output/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.799ns (48.809%)  route 0.838ns (51.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/full_reg_reg/Q
                         net (fo=6, unplaced)         0.838     3.770    ff_output/FULL_N
                                                                      r  ff_output/full_reg_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.091 r  ff_output/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     4.091    ff_output/full_reg_i_1_n_0
                         FDRE                                         r  ff_output/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.773ns (52.549%)  route 0.698ns (47.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.698     3.630    ff_output/EMPTY_N
                                                                      r  ff_output/empty_reg_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     3.925 r  ff_output/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     3.925    ff_output/empty_reg_i_1_n_0
                         FDRE                                         r  ff_output/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439    12.131    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_output/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  8.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ff_output/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_output/full_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/FULL_N
                                                                      f  ff_output/empty_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.068 r  ff_output/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    ff_output/empty_reg_i_1_n_0
                         FDRE                                         r  ff_output/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.244ns (45.335%)  route 0.294ns (54.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.294     1.120    ff_output/EMPTY_N
                                                                      f  ff_output/full_reg_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.217 r  ff_output/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    ff_output/full_reg_i_1_n_0
                         FDRE                                         r  ff_output/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[34]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[34]
                                                                      r  ff_output/data0_reg[34]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[35]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[35]
                                                                      r  ff_output/data0_reg[35]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[36]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[36]
                                                                      r  ff_output/data0_reg[36]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[37]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[37]
                                                                      r  ff_output/data0_reg[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[37]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[38]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[38]
                                                                      r  ff_output/data0_reg[38]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[38]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[39]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[39]
                                                                      r  ff_output/data0_reg[39]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[39]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[40]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[40]
                                                                      r  ff_output/data0_reg[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[40]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[41]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[41]
                                                                      r  ff_output/data0_reg[41]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[41]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[42]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[42]
                                                                      r  ff_output/data0_reg[42]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[42]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[43]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[43]
                                                                      r  ff_output/data0_reg[43]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[43]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[44]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[44]
                                                                      r  ff_output/data0_reg[44]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[44]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[45]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[45]
                                                                      r  ff_output/data0_reg[45]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[45]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[46]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[46]
                                                                      r  ff_output/data0_reg[46]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[46]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[47]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[47]
                                                                      r  ff_output/data0_reg[47]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[47]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[48]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[48]
                                                                      r  ff_output/data0_reg[48]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[48]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[49]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[49]
                                                                      r  ff_output/data0_reg[49]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[49]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[4]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[4]
                                                                      r  ff_output/data0_reg[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[4]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[50]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[50]
                                                                      r  ff_output/data0_reg[50]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[50]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[51]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[51]
                                                                      r  ff_output/data0_reg[51]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[51]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[52]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[52]
                                                                      r  ff_output/data0_reg[52]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[52]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[53]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[53]
                                                                      r  ff_output/data0_reg[53]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[53]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[54]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[54]
                                                                      r  ff_output/data0_reg[54]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[54]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[55]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[55]
                                                                      r  ff_output/data0_reg[55]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[55]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[56]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[56]
                                                                      r  ff_output/data0_reg[56]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[56]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[57]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[57]
                                                                      r  ff_output/data0_reg[57]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[57]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[58]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[58]
                                                                      r  ff_output/data0_reg[58]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[58]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[59]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[59]
                                                                      r  ff_output/data0_reg[59]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[59]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[60]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[60]
                                                                      r  ff_output/data0_reg[60]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[60]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[61]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[61]
                                                                      r  ff_output/data0_reg[61]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[61]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[62]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[62]
                                                                      r  ff_output/data0_reg[62]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[62]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[63]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[63]
                                                                      r  ff_output/data0_reg[63]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[63]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[64]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[64]
                                                                      r  ff_output/data0_reg[64]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[64]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[67]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[67]
                                                                      r  ff_output/data0_reg[67]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[67]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[68]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_output/data1_reg[68]
                                                                      r  ff_output/data0_reg[68]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_output/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_output/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[68]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.245ns (41.569%)  route 0.344ns (58.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[66]/Q
                         net (fo=2, unplaced)         0.344     1.170    ff_output/data1_reg[66]
                                                                      r  ff_output/data0_reg[65]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.268 r  ff_output/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     1.268    ff_output/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[65]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ff_output/data1_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.245ns (41.569%)  route 0.344ns (58.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data1_reg_reg[66]/Q
                         net (fo=2, unplaced)         0.344     1.170    ff_output/data1_reg[66]
                                                                      r  ff_output/data0_reg[66]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.268 r  ff_output/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     1.268    ff_output/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[66]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_output/data0_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_output/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.245ns (39.506%)  route 0.375ns (60.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_output/EMPTY_N
                                                                      r  ff_output/data1_reg[68]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     1.299    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_output/data1_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.512    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[37]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[40]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[41]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[42]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[48]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[49]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[50]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[51]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[52]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[53]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[54]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[55]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[56]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[57]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[58]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[59]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[60]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[61]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[62]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[63]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[64]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[65]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[66]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[67]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[68]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[37]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[40]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[41]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[42]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[48]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[49]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[50]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[51]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[52]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[53]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[54]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[55]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[56]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[57]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[58]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[59]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[60]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[61]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[62]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[63]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[64]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[66]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[67]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data1_reg_reg[68]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/empty_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/full_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_output/data0_reg_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[52]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[53]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[61]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[62]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[63]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[65]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[67]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[68]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[52]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[53]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[61]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[62]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[63]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[67]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[68]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/empty_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/full_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[37]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[39]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[40]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[41]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[42]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[43]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[44]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[45]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[46]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[47]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[48]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[49]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[50]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[51]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[52]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[53]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[54]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[55]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[56]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[57]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[58]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[59]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[60]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[61]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[64]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[65]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[66]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[67]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[68]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[37]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[39]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[40]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[41]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[42]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[43]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[44]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[45]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[46]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[47]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[48]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[49]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[50]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[51]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[52]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[53]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[54]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[55]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[56]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[57]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[58]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[59]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[60]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[61]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[64]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[66]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[67]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[68]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/empty_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/full_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[37]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[38]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[39]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[40]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[41]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[48]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[50]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[51]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[52]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[53]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[54]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[55]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[56]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[57]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[58]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[59]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[61]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[62]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[63]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[64]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[65]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[66]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[67]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[68]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[37]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[38]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[39]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[40]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[41]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[48]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[50]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[51]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[52]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[53]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[54]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[55]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[56]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[57]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[58]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[59]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[61]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[62]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[63]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[64]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[66]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[67]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[68]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/empty_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/full_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[40]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[42]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[43]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[44]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[45]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[46]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[47]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[48]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[49]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[55]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[66]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[68]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[40]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[42]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[43]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[44]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[45]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[46]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[47]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[48]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[49]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[55]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[66]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data1_reg_reg[68]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/empty_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/full_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_output/data0_reg_reg[34]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_output/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/full_reg_reg/Q
                         net (fo=6, unplaced)         0.803     3.735    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.803     3.735    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[34]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[34]
                                                                      r  get_result_OBUF[34]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[34]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[34]
                                                                      r  get_result[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[35]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[35]
                                                                      r  get_result_OBUF[35]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[35]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[35]
                                                                      r  get_result[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[36]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[36]
                                                                      r  get_result_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[36]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[36]
                                                                      r  get_result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[37]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[37]
                                                                      r  get_result_OBUF[37]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[37]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[37]
                                                                      r  get_result[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[38]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[38]
                                                                      r  get_result_OBUF[38]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[38]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[38]
                                                                      r  get_result[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[39]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[39]
                                                                      r  get_result_OBUF[39]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[39]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[39]
                                                                      r  get_result[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[40]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[40]
                                                                      r  get_result_OBUF[40]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[40]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[40]
                                                                      r  get_result[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[41]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[41]
                                                                      r  get_result_OBUF[41]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[41]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[41]
                                                                      r  get_result[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[42]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[42]
                                                                      r  get_result_OBUF[42]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[42]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[42]
                                                                      r  get_result[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[43]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[43]
                                                                      r  get_result_OBUF[43]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[43]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[43]
                                                                      r  get_result[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[44]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[44]
                                                                      r  get_result_OBUF[44]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[44]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[44]
                                                                      r  get_result[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[45]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[45]
                                                                      r  get_result_OBUF[45]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[45]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[45]
                                                                      r  get_result[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[46]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[46]
                                                                      r  get_result_OBUF[46]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[46]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[46]
                                                                      r  get_result[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[47]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[47]
                                                                      r  get_result_OBUF[47]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[47]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[47]
                                                                      r  get_result[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[48]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[48]
                                                                      r  get_result_OBUF[48]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[48]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[48]
                                                                      r  get_result[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[49]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[49]
                                                                      r  get_result_OBUF[49]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[49]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[49]
                                                                      r  get_result[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[4]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[50]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[50]
                                                                      r  get_result_OBUF[50]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[50]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[50]
                                                                      r  get_result[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[51]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[51]
                                                                      r  get_result_OBUF[51]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[51]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[51]
                                                                      r  get_result[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[52]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[52]
                                                                      r  get_result_OBUF[52]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[52]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[52]
                                                                      r  get_result[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[53]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[53]
                                                                      r  get_result_OBUF[53]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[53]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[53]
                                                                      r  get_result[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[54]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[54]
                                                                      r  get_result_OBUF[54]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[54]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[54]
                                                                      r  get_result[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[55]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[55]
                                                                      r  get_result_OBUF[55]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[55]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[55]
                                                                      r  get_result[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[56]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[56]
                                                                      r  get_result_OBUF[56]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[56]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[56]
                                                                      r  get_result[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[57]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[57]
                                                                      r  get_result_OBUF[57]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[57]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[57]
                                                                      r  get_result[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[58]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[58]
                                                                      r  get_result_OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[58]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[58]
                                                                      r  get_result[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[59]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[59]
                                                                      r  get_result_OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[59]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[59]
                                                                      r  get_result[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[60]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[60]
                                                                      r  get_result_OBUF[60]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[60]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[60]
                                                                      r  get_result[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[61]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[61]
                                                                      r  get_result_OBUF[61]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[61]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[61]
                                                                      r  get_result[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[62]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[62]
                                                                      r  get_result_OBUF[62]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[62]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[62]
                                                                      r  get_result[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[63]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[63]
                                                                      r  get_result_OBUF[63]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[63]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[63]
                                                                      r  get_result[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[64]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[64]
                                                                      r  get_result_OBUF[64]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[64]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[64]
                                                                      r  get_result[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[65]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[65]
                                                                      r  get_result_OBUF[65]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[65]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[65]
                                                                      r  get_result[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[66]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[66]
                                                                      r  get_result_OBUF[66]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[66]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[66]
                                                                      r  get_result[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[67]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[67]
                                                                      r  get_result_OBUF[67]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[67]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[67]
                                                                      r  get_result[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.454    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_output/data0_reg_reg[68]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[68]
                                                                      r  get_result_OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[68]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[68]
                                                                      r  get_result[68] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_output/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/full_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[34]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[34]
                                                                      r  get_result_OBUF[34]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[34]
                                                                      r  get_result[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[35]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[35]
                                                                      r  get_result_OBUF[35]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[35]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[35]
                                                                      r  get_result[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[36]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[36]
                                                                      r  get_result_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[36]
                                                                      r  get_result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[37]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[37]
                                                                      r  get_result_OBUF[37]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[37]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[37]
                                                                      r  get_result[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[38]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[38]
                                                                      r  get_result_OBUF[38]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[38]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[38]
                                                                      r  get_result[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[39]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[39]
                                                                      r  get_result_OBUF[39]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[39]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[39]
                                                                      r  get_result[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[40]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[40]
                                                                      r  get_result_OBUF[40]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[40]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[40]
                                                                      r  get_result[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[41]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[41]
                                                                      r  get_result_OBUF[41]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[41]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[41]
                                                                      r  get_result[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[42]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[42]
                                                                      r  get_result_OBUF[42]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[42]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[42]
                                                                      r  get_result[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[43]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[43]
                                                                      r  get_result_OBUF[43]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[43]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[43]
                                                                      r  get_result[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[44]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[44]
                                                                      r  get_result_OBUF[44]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[44]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[44]
                                                                      r  get_result[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[45]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[45]
                                                                      r  get_result_OBUF[45]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[45]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[45]
                                                                      r  get_result[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[46]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[46]
                                                                      r  get_result_OBUF[46]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[46]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[46]
                                                                      r  get_result[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[47]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[47]
                                                                      r  get_result_OBUF[47]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[47]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[47]
                                                                      r  get_result[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[48]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[48]
                                                                      r  get_result_OBUF[48]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[48]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[48]
                                                                      r  get_result[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[49]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[49]
                                                                      r  get_result_OBUF[49]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[49]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[49]
                                                                      r  get_result[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[4]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[50]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[50]
                                                                      r  get_result_OBUF[50]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[50]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[50]
                                                                      r  get_result[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[51]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[51]
                                                                      r  get_result_OBUF[51]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[51]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[51]
                                                                      r  get_result[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[52]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[52]
                                                                      r  get_result_OBUF[52]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[52]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[52]
                                                                      r  get_result[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[53]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[53]
                                                                      r  get_result_OBUF[53]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[53]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[53]
                                                                      r  get_result[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[54]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[54]
                                                                      r  get_result_OBUF[54]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[54]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[54]
                                                                      r  get_result[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[55]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[55]
                                                                      r  get_result_OBUF[55]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[55]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[55]
                                                                      r  get_result[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[56]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[56]
                                                                      r  get_result_OBUF[56]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[56]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[56]
                                                                      r  get_result[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[57]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[57]
                                                                      r  get_result_OBUF[57]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[57]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[57]
                                                                      r  get_result[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[58]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[58]
                                                                      r  get_result_OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[58]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[58]
                                                                      r  get_result[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[59]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[59]
                                                                      r  get_result_OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[59]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[59]
                                                                      r  get_result[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[60]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[60]
                                                                      r  get_result_OBUF[60]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[60]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[60]
                                                                      r  get_result[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[61]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[61]
                                                                      r  get_result_OBUF[61]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[61]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[61]
                                                                      r  get_result[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[62]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[62]
                                                                      r  get_result_OBUF[62]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[62]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[62]
                                                                      r  get_result[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[63]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[63]
                                                                      r  get_result_OBUF[63]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[63]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[63]
                                                                      r  get_result[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[64]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[64]
                                                                      r  get_result_OBUF[64]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[64]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[64]
                                                                      r  get_result[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[65]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[65]
                                                                      r  get_result_OBUF[65]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[65]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[65]
                                                                      r  get_result[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[66]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[66]
                                                                      r  get_result_OBUF[66]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[66]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[66]
                                                                      r  get_result[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[67]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[67]
                                                                      r  get_result_OBUF[67]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[67]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[67]
                                                                      r  get_result[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_output/data0_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.679    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_output/data0_reg_reg[68]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[68]
                                                                      r  get_result_OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[68]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[68]
                                                                      r  get_result[68] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 1.741ns (27.237%)  route 4.652ns (72.763%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        1.012     4.047    ff_output_i_40_n_0
                                                                      r  ff_output_i_80/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.171 f  ff_output_i_80/O
                         net (fo=1, unplaced)         0.941     5.112    ff_output_i_80_n_0
                                                                      f  ff_output_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  ff_output_i_45/O
                         net (fo=1, unplaced)         0.449     5.685    ff_output_i_45_n_0
                                                                      f  ff_output_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.809 r  ff_output_i_12/O
                         net (fo=2, unplaced)         0.460     6.269    ff_output/D_IN[56]
                                                                      r  ff_output/data0_reg[56]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.393 r  ff_output/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     6.393    ff_output/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 1.741ns (29.383%)  route 4.185ns (70.617%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.803     3.838    ff_output_i_40_n_0
                                                                      r  ff_output_i_81/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.962 f  ff_output_i_81/O
                         net (fo=3, unplaced)         0.683     4.645    ff_output_i_81_n_0
                                                                      f  ff_output_i_48/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.769 f  ff_output_i_48/O
                         net (fo=1, unplaced)         0.449     5.218    ff_output_i_48_n_0
                                                                      f  ff_output_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.342 r  ff_output_i_13/O
                         net (fo=2, unplaced)         0.460     5.802    ff_output/D_IN[55]
                                                                      r  ff_output/data0_reg[55]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.926 r  ff_output/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     5.926    ff_output/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.617ns (27.840%)  route 4.192ns (72.160%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        1.012     4.047    ff_output_i_40_n_0
                                                                      r  ff_output_i_80/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.171 f  ff_output_i_80/O
                         net (fo=1, unplaced)         0.941     5.112    ff_output_i_80_n_0
                                                                      f  ff_output_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  ff_output_i_45/O
                         net (fo=1, unplaced)         0.449     5.685    ff_output_i_45_n_0
                                                                      f  ff_output_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.809 r  ff_output_i_12/O
                         net (fo=2, unplaced)         0.000     5.809    ff_output/D_IN[56]
                         FDRE                                         r  ff_output/data1_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.721ns  (logic 1.741ns (30.436%)  route 3.980ns (69.564%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.803     3.838    ff_output_i_40_n_0
                                                                      r  ff_output_i_81/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.962 f  ff_output_i_81/O
                         net (fo=3, unplaced)         0.467     4.429    ff_output_i_81_n_0
                                                                      f  ff_output_i_49/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.553 f  ff_output_i_49/O
                         net (fo=2, unplaced)         0.460     5.013    ff_output_i_49_n_0
                                                                      f  ff_output_i_15/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.137 r  ff_output_i_15/O
                         net (fo=2, unplaced)         0.460     5.597    ff_output/D_IN[53]
                                                                      r  ff_output/data0_reg[53]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.721 r  ff_output/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     5.721    ff_output/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.765ns (30.926%)  route 3.943ns (69.074%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_94/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_94/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_94_n_0
                                                                      f  ff_output_i_56/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_56/O
                         net (fo=2, unplaced)         0.460     5.000    ff_output_i_56_n_0
                                                                      f  ff_output_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  ff_output_i_22/O
                         net (fo=2, unplaced)         0.460     5.584    ff_output/D_IN[46]
                                                                      r  ff_output/data0_reg[46]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.708 r  ff_output/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     5.708    ff_output/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.765ns (30.926%)  route 3.943ns (69.074%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_91/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_91/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_91_n_0
                                                                      f  ff_output_i_53/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_53/O
                         net (fo=2, unplaced)         0.460     5.000    ff_output_i_53_n_0
                                                                      f  ff_output_i_19/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  ff_output_i_19/O
                         net (fo=2, unplaced)         0.460     5.584    ff_output/D_IN[49]
                                                                      r  ff_output/data0_reg[49]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.708 r  ff_output/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     5.708    ff_output/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.765ns (30.926%)  route 3.943ns (69.074%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_90/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_90/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_90_n_0
                                                                      f  ff_output_i_52/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_52/O
                         net (fo=2, unplaced)         0.460     5.000    ff_output_i_52_n_0
                                                                      f  ff_output_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.124 r  ff_output_i_18/O
                         net (fo=2, unplaced)         0.460     5.584    ff_output/D_IN[50]
                                                                      r  ff_output/data0_reg[50]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.708 r  ff_output/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     5.708    ff_output/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.741ns (30.596%)  route 3.950ns (69.404%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.803     3.838    ff_output_i_40_n_0
                                                                      r  ff_output_i_81/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.962 f  ff_output_i_81/O
                         net (fo=3, unplaced)         0.467     4.429    ff_output_i_81_n_0
                                                                      f  ff_output_i_49/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.553 f  ff_output_i_49/O
                         net (fo=2, unplaced)         0.430     4.983    ff_output_i_49_n_0
                                                                      f  ff_output_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.107 r  ff_output_i_14/O
                         net (fo=2, unplaced)         0.460     5.567    ff_output/D_IN[54]
                                                                      r  ff_output/data0_reg[54]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.691 r  ff_output/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     5.691    ff_output/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.741ns (30.634%)  route 3.943ns (69.366%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_95/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_95/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_95_n_0
                                                                      f  ff_output_i_57/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.516 f  ff_output_i_57/O
                         net (fo=2, unplaced)         0.460     4.976    ff_output_i_57_n_0
                                                                      f  ff_output_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  ff_output_i_23/O
                         net (fo=2, unplaced)         0.460     5.560    ff_output/D_IN[45]
                                                                      r  ff_output/data0_reg[45]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.684 r  ff_output/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     5.684    ff_output/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.741ns (30.634%)  route 3.943ns (69.366%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_93/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_93/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_93_n_0
                                                                      f  ff_output_i_55/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.516 f  ff_output_i_55/O
                         net (fo=2, unplaced)         0.460     4.976    ff_output_i_55_n_0
                                                                      f  ff_output_i_21/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  ff_output_i_21/O
                         net (fo=2, unplaced)         0.460     5.560    ff_output/D_IN[47]
                                                                      r  ff_output/data0_reg[47]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.684 r  ff_output/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     5.684    ff_output/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.741ns (30.634%)  route 3.943ns (69.366%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_92/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_92/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_92_n_0
                                                                      f  ff_output_i_54/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.516 f  ff_output_i_54/O
                         net (fo=2, unplaced)         0.460     4.976    ff_output_i_54_n_0
                                                                      f  ff_output_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  ff_output_i_20/O
                         net (fo=2, unplaced)         0.460     5.560    ff_output/D_IN[48]
                                                                      r  ff_output/data0_reg[48]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.684 r  ff_output/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     5.684    ff_output/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 1.765ns (31.089%)  route 3.913ns (68.911%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_90/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_90/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_90_n_0
                                                                      f  ff_output_i_52/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_52/O
                         net (fo=2, unplaced)         0.430     4.970    ff_output_i_52_n_0
                                                                      f  ff_output_i_17/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.094 r  ff_output_i_17/O
                         net (fo=2, unplaced)         0.460     5.554    ff_output/D_IN[51]
                                                                      r  ff_output/data0_reg[51]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.678 r  ff_output/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     5.678    ff_output/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 1.715ns (30.364%)  route 3.934ns (69.636%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.798     4.357    ff_output_i_42_n_0
                                                                      r  ff_output_i_50/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.481 f  ff_output_i_50/O
                         net (fo=2, unplaced)         0.460     4.941    ff_output_i_50_n_0
                                                                      f  ff_output_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.065 r  ff_output_i_16/O
                         net (fo=2, unplaced)         0.460     5.525    ff_output/D_IN[52]
                                                                      r  ff_output/data0_reg[52]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.649 r  ff_output/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     5.649    ff_output/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.741ns (32.239%)  route 3.660ns (67.761%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_95/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_95/O
                         net (fo=2, unplaced)         0.460     4.109    ff_output_i_95_n_0
                                                                      f  ff_output_i_59/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  ff_output_i_59/O
                         net (fo=2, unplaced)         0.460     4.693    ff_output_i_59_n_0
                                                                      f  ff_output_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.817 r  ff_output_i_25/O
                         net (fo=2, unplaced)         0.460     5.277    ff_output/D_IN[43]
                                                                      r  ff_output/data0_reg[43]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.401 r  ff_output/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     5.401    ff_output/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.741ns (32.239%)  route 3.660ns (67.761%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_94/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_94/O
                         net (fo=2, unplaced)         0.460     4.109    ff_output_i_94_n_0
                                                                      f  ff_output_i_58/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  ff_output_i_58/O
                         net (fo=2, unplaced)         0.460     4.693    ff_output_i_58_n_0
                                                                      f  ff_output_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.817 r  ff_output_i_24/O
                         net (fo=2, unplaced)         0.460     5.277    ff_output/D_IN[44]
                                                                      r  ff_output/data0_reg[44]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.401 r  ff_output/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     5.401    ff_output/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.741ns (32.305%)  route 3.649ns (67.695%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_98/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.649 f  ff_output_i_98/O
                         net (fo=1, unplaced)         0.449     4.098    ff_output_i_98_n_0
                                                                      f  ff_output_i_61/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.222 f  ff_output_i_61/O
                         net (fo=2, unplaced)         0.460     4.682    ff_output_i_61_n_0
                                                                      f  ff_output_i_27/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  ff_output_i_27/O
                         net (fo=2, unplaced)         0.460     5.266    ff_output/D_IN[41]
                                                                      r  ff_output/data0_reg[41]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.390 r  ff_output/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     5.390    ff_output/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.741ns (32.305%)  route 3.649ns (67.695%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_97/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.649 f  ff_output_i_97/O
                         net (fo=1, unplaced)         0.449     4.098    ff_output_i_97_n_0
                                                                      f  ff_output_i_60/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.222 f  ff_output_i_60/O
                         net (fo=2, unplaced)         0.460     4.682    ff_output_i_60_n_0
                                                                      f  ff_output_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  ff_output_i_26/O
                         net (fo=2, unplaced)         0.460     5.266    ff_output/D_IN[42]
                                                                      r  ff_output/data0_reg[42]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.390 r  ff_output/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     5.390    ff_output/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 1.715ns (31.965%)  route 3.651ns (68.035%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      f  ff_output_i_67/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.198 f  ff_output_i_67/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_67_n_0
                                                                      f  ff_output_i_33/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  ff_output_i_33/O
                         net (fo=2, unplaced)         0.460     5.242    ff_output/D_IN[35]
                                                                      r  ff_output/data0_reg[35]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.366 r  ff_output/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     5.366    ff_output/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 1.715ns (31.965%)  route 3.651ns (68.035%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      f  ff_output_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.198 f  ff_output_i_66/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_66_n_0
                                                                      f  ff_output_i_32/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  ff_output_i_32/O
                         net (fo=2, unplaced)         0.460     5.242    ff_output/D_IN[36]
                                                                      r  ff_output/data0_reg[36]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.366 r  ff_output/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     5.366    ff_output/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 1.715ns (31.965%)  route 3.651ns (68.035%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_63/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  ff_output_i_63/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_63_n_0
                                                                      f  ff_output_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  ff_output_i_29/O
                         net (fo=2, unplaced)         0.460     5.242    ff_output/D_IN[39]
                                                                      r  ff_output/data0_reg[39]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.366 r  ff_output/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     5.366    ff_output/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 1.715ns (31.965%)  route 3.651ns (68.035%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_62/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  ff_output_i_62/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_62_n_0
                                                                      f  ff_output_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  ff_output_i_28/O
                         net (fo=2, unplaced)         0.460     5.242    ff_output/D_IN[40]
                                                                      r  ff_output/data0_reg[40]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.366 r  ff_output/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     5.366    ff_output/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.707ns (31.863%)  route 3.651ns (68.137%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_65/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     4.190 f  ff_output_i_65/O
                         net (fo=2, unplaced)         0.460     4.650    ff_output_i_65_n_0
                                                                      f  ff_output_i_31/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.774 r  ff_output_i_31/O
                         net (fo=2, unplaced)         0.460     5.234    ff_output/D_IN[37]
                                                                      r  ff_output/data0_reg[37]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.358 r  ff_output/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     5.358    ff_output/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.707ns (31.863%)  route 3.651ns (68.137%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_64/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     4.190 f  ff_output_i_64/O
                         net (fo=2, unplaced)         0.460     4.650    ff_output_i_64_n_0
                                                                      f  ff_output_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.774 r  ff_output_i_30/O
                         net (fo=2, unplaced)         0.460     5.234    ff_output/D_IN[38]
                                                                      r  ff_output/data0_reg[38]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.358 r  ff_output/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     5.358    ff_output/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.707ns (31.929%)  route 3.640ns (68.071%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      f  ff_output_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     4.190 r  ff_output_i_41/O
                         net (fo=1, unplaced)         0.449     4.639    ff_output_i_41_n_0
                                                                      r  ff_output_i_9/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  ff_output_i_9/O
                         net (fo=2, unplaced)         0.460     5.223    ff_output/D_IN[59]
                                                                      r  ff_output/data0_reg[59]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.347 r  ff_output/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     5.347    ff_output/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 1.617ns (30.274%)  route 3.725ns (69.726%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.803     3.838    ff_output_i_40_n_0
                                                                      r  ff_output_i_81/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.962 f  ff_output_i_81/O
                         net (fo=3, unplaced)         0.683     4.645    ff_output_i_81_n_0
                                                                      f  ff_output_i_48/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.769 f  ff_output_i_48/O
                         net (fo=1, unplaced)         0.449     5.218    ff_output_i_48_n_0
                                                                      f  ff_output_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.342 r  ff_output_i_13/O
                         net (fo=2, unplaced)         0.000     5.342    ff_output/D_IN[55]
                         FDRE                                         r  ff_output/data1_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 1.715ns (32.211%)  route 3.610ns (67.789%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.485     4.044    ff_output_i_42_n_0
                                                                      f  ff_output_i_39/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.168 r  ff_output_i_39/O
                         net (fo=1, unplaced)         0.449     4.617    ff_output_i_39_n_0
                                                                      r  ff_output_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.741 r  ff_output_i_8/O
                         net (fo=2, unplaced)         0.460     5.201    ff_output/D_IN[60]
                                                                      r  ff_output/data0_reg[60]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.325 r  ff_output/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     5.325    ff_output/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 1.715ns (32.211%)  route 3.610ns (67.789%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.485     4.044    ff_output_i_42_n_0
                                                                      f  ff_output_i_37/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.168 f  ff_output_i_37/O
                         net (fo=1, unplaced)         0.449     4.617    ff_output_i_37_n_0
                                                                      f  ff_output_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.741 r  ff_output_i_7/O
                         net (fo=2, unplaced)         0.460     5.201    ff_output/D_IN[61]
                                                                      r  ff_output/data0_reg[61]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.325 r  ff_output/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     5.325    ff_output/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 1.617ns (31.482%)  route 3.520ns (68.518%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.803     3.838    ff_output_i_40_n_0
                                                                      r  ff_output_i_81/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.962 f  ff_output_i_81/O
                         net (fo=3, unplaced)         0.467     4.429    ff_output_i_81_n_0
                                                                      f  ff_output_i_49/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.553 f  ff_output_i_49/O
                         net (fo=2, unplaced)         0.460     5.013    ff_output_i_49_n_0
                                                                      f  ff_output_i_15/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.137 r  ff_output_i_15/O
                         net (fo=2, unplaced)         0.000     5.137    ff_output/D_IN[53]
                         FDRE                                         r  ff_output/data1_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.641ns (32.030%)  route 3.483ns (67.970%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_94/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_94/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_94_n_0
                                                                      f  ff_output_i_56/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_56/O
                         net (fo=2, unplaced)         0.460     5.000    ff_output_i_56_n_0
                                                                      f  ff_output_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  ff_output_i_22/O
                         net (fo=2, unplaced)         0.000     5.124    ff_output/D_IN[46]
                         FDRE                                         r  ff_output/data1_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.641ns (32.030%)  route 3.483ns (67.970%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_91/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_91/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_91_n_0
                                                                      f  ff_output_i_53/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_53/O
                         net (fo=2, unplaced)         0.460     5.000    ff_output_i_53_n_0
                                                                      f  ff_output_i_19/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  ff_output_i_19/O
                         net (fo=2, unplaced)         0.000     5.124    ff_output/D_IN[49]
                         FDRE                                         r  ff_output/data1_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.641ns (32.030%)  route 3.483ns (67.970%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_90/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_90/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_90_n_0
                                                                      f  ff_output_i_52/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_52/O
                         net (fo=2, unplaced)         0.460     5.000    ff_output_i_52_n_0
                                                                      f  ff_output_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.124 r  ff_output_i_18/O
                         net (fo=2, unplaced)         0.000     5.124    ff_output/D_IN[50]
                         FDRE                                         r  ff_output/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.617ns (31.667%)  route 3.490ns (68.333%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.803     3.838    ff_output_i_40_n_0
                                                                      r  ff_output_i_81/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.962 f  ff_output_i_81/O
                         net (fo=3, unplaced)         0.467     4.429    ff_output_i_81_n_0
                                                                      f  ff_output_i_49/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.553 f  ff_output_i_49/O
                         net (fo=2, unplaced)         0.430     4.983    ff_output_i_49_n_0
                                                                      f  ff_output_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.107 r  ff_output_i_14/O
                         net (fo=2, unplaced)         0.000     5.107    ff_output/D_IN[54]
                         FDRE                                         r  ff_output/data1_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.617ns (31.710%)  route 3.483ns (68.290%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_95/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_95/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_95_n_0
                                                                      f  ff_output_i_57/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.516 f  ff_output_i_57/O
                         net (fo=2, unplaced)         0.460     4.976    ff_output_i_57_n_0
                                                                      f  ff_output_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  ff_output_i_23/O
                         net (fo=2, unplaced)         0.000     5.100    ff_output/D_IN[45]
                         FDRE                                         r  ff_output/data1_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.617ns (31.710%)  route 3.483ns (68.290%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_93/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_93/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_93_n_0
                                                                      f  ff_output_i_55/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.516 f  ff_output_i_55/O
                         net (fo=2, unplaced)         0.460     4.976    ff_output_i_55_n_0
                                                                      f  ff_output_i_21/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  ff_output_i_21/O
                         net (fo=2, unplaced)         0.000     5.100    ff_output/D_IN[47]
                         FDRE                                         r  ff_output/data1_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.617ns (31.710%)  route 3.483ns (68.290%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_92/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_92/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_92_n_0
                                                                      f  ff_output_i_54/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.516 f  ff_output_i_54/O
                         net (fo=2, unplaced)         0.460     4.976    ff_output_i_54_n_0
                                                                      f  ff_output_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  ff_output_i_20/O
                         net (fo=2, unplaced)         0.000     5.100    ff_output/D_IN[48]
                         FDRE                                         r  ff_output/data1_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 1.641ns (32.219%)  route 3.453ns (67.781%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_90/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_90/O
                         net (fo=2, unplaced)         0.743     4.392    ff_output_i_90_n_0
                                                                      f  ff_output_i_52/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     4.540 f  ff_output_i_52/O
                         net (fo=2, unplaced)         0.430     4.970    ff_output_i_52_n_0
                                                                      f  ff_output_i_17/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.094 r  ff_output_i_17/O
                         net (fo=2, unplaced)         0.000     5.094    ff_output/D_IN[51]
                         FDRE                                         r  ff_output/data1_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.591ns (31.416%)  route 3.474ns (68.584%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.798     4.357    ff_output_i_42_n_0
                                                                      r  ff_output_i_50/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.481 f  ff_output_i_50/O
                         net (fo=2, unplaced)         0.460     4.941    ff_output_i_50_n_0
                                                                      f  ff_output_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.065 r  ff_output_i_16/O
                         net (fo=2, unplaced)         0.000     5.065    ff_output/D_IN[52]
                         FDRE                                         r  ff_output/data1_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.617ns (33.573%)  route 3.200ns (66.427%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_95/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_95/O
                         net (fo=2, unplaced)         0.460     4.109    ff_output_i_95_n_0
                                                                      f  ff_output_i_59/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  ff_output_i_59/O
                         net (fo=2, unplaced)         0.460     4.693    ff_output_i_59_n_0
                                                                      f  ff_output_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.817 r  ff_output_i_25/O
                         net (fo=2, unplaced)         0.000     4.817    ff_output/D_IN[43]
                         FDRE                                         r  ff_output/data1_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.617ns (33.573%)  route 3.200ns (66.427%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_94/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.649 f  ff_output_i_94/O
                         net (fo=2, unplaced)         0.460     4.109    ff_output_i_94_n_0
                                                                      f  ff_output_i_58/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  ff_output_i_58/O
                         net (fo=2, unplaced)         0.460     4.693    ff_output_i_58_n_0
                                                                      f  ff_output_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.817 r  ff_output_i_24/O
                         net (fo=2, unplaced)         0.000     4.817    ff_output/D_IN[44]
                         FDRE                                         r  ff_output/data1_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.617ns (33.650%)  route 3.189ns (66.350%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_98/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.649 f  ff_output_i_98/O
                         net (fo=1, unplaced)         0.449     4.098    ff_output_i_98_n_0
                                                                      f  ff_output_i_61/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.222 f  ff_output_i_61/O
                         net (fo=2, unplaced)         0.460     4.682    ff_output_i_61_n_0
                                                                      f  ff_output_i_27/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  ff_output_i_27/O
                         net (fo=2, unplaced)         0.000     4.806    ff_output/D_IN[41]
                         FDRE                                         r  ff_output/data1_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.617ns (33.650%)  route 3.189ns (66.350%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_70/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.924 r  ff_output_i_70/O
                         net (fo=11, unplaced)        0.987     2.911    ff_output_i_70_n_0
                                                                      r  ff_output_i_40/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.035 r  ff_output_i_40/O
                         net (fo=32, unplaced)        0.490     3.525    ff_output_i_40_n_0
                                                                      r  ff_output_i_97/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.649 f  ff_output_i_97/O
                         net (fo=1, unplaced)         0.449     4.098    ff_output_i_97_n_0
                                                                      f  ff_output_i_60/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.222 f  ff_output_i_60/O
                         net (fo=2, unplaced)         0.460     4.682    ff_output_i_60_n_0
                                                                      f  ff_output_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  ff_output_i_26/O
                         net (fo=2, unplaced)         0.000     4.806    ff_output/D_IN[42]
                         FDRE                                         r  ff_output/data1_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.591ns (33.275%)  route 3.191ns (66.725%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      f  ff_output_i_67/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.198 f  ff_output_i_67/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_67_n_0
                                                                      f  ff_output_i_33/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  ff_output_i_33/O
                         net (fo=2, unplaced)         0.000     4.782    ff_output/D_IN[35]
                         FDRE                                         r  ff_output/data1_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.591ns (33.275%)  route 3.191ns (66.725%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      f  ff_output_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.198 f  ff_output_i_66/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_66_n_0
                                                                      f  ff_output_i_32/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  ff_output_i_32/O
                         net (fo=2, unplaced)         0.000     4.782    ff_output/D_IN[36]
                         FDRE                                         r  ff_output/data1_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.591ns (33.275%)  route 3.191ns (66.725%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_63/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  ff_output_i_63/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_63_n_0
                                                                      f  ff_output_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  ff_output_i_29/O
                         net (fo=2, unplaced)         0.000     4.782    ff_output/D_IN[39]
                         FDRE                                         r  ff_output/data1_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.591ns (33.275%)  route 3.191ns (66.725%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_62/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  ff_output_i_62/O
                         net (fo=2, unplaced)         0.460     4.658    ff_output_i_62_n_0
                                                                      f  ff_output_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  ff_output_i_28/O
                         net (fo=2, unplaced)         0.000     4.782    ff_output/D_IN[40]
                         FDRE                                         r  ff_output/data1_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.583ns (33.164%)  route 3.191ns (66.836%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_65/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     4.190 f  ff_output_i_65/O
                         net (fo=2, unplaced)         0.460     4.650    ff_output_i_65_n_0
                                                                      f  ff_output_i_31/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.774 r  ff_output_i_31/O
                         net (fo=2, unplaced)         0.000     4.774    ff_output/D_IN[37]
                         FDRE                                         r  ff_output/data1_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.583ns (33.164%)  route 3.191ns (66.836%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      r  ff_output_i_64/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     4.190 f  ff_output_i_64/O
                         net (fo=2, unplaced)         0.460     4.650    ff_output_i_64_n_0
                                                                      f  ff_output_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.774 r  ff_output_i_30/O
                         net (fo=2, unplaced)         0.000     4.774    ff_output/D_IN[38]
                         FDRE                                         r  ff_output/data1_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.583ns (33.240%)  route 3.180ns (66.760%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.515     4.074    ff_output_i_42_n_0
                                                                      f  ff_output_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     4.190 r  ff_output_i_41/O
                         net (fo=1, unplaced)         0.449     4.639    ff_output_i_41_n_0
                                                                      r  ff_output_i_9/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.763 r  ff_output_i_9/O
                         net (fo=2, unplaced)         0.000     4.763    ff_output/D_IN[59]
                         FDRE                                         r  ff_output/data1_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 1.591ns (33.485%)  route 3.161ns (66.515%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.485     4.044    ff_output_i_42_n_0
                                                                      r  ff_output_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.168 r  ff_output_i_10/O
                         net (fo=2, unplaced)         0.460     4.628    ff_output/D_IN[58]
                                                                      r  ff_output/data0_reg[58]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  ff_output/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     4.752    ff_output/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.591ns (33.563%)  route 3.150ns (66.437%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.485     4.044    ff_output_i_42_n_0
                                                                      f  ff_output_i_39/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.168 r  ff_output_i_39/O
                         net (fo=1, unplaced)         0.449     4.617    ff_output_i_39_n_0
                                                                      r  ff_output_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.741 r  ff_output_i_8/O
                         net (fo=2, unplaced)         0.000     4.741    ff_output/D_IN[60]
                         FDRE                                         r  ff_output/data1_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.591ns (33.563%)  route 3.150ns (66.437%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      f  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      f  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      r  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 r  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      r  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 f  ff_output_i_42/O
                         net (fo=26, unplaced)        0.485     4.044    ff_output_i_42_n_0
                                                                      f  ff_output_i_37/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.168 f  ff_output_i_37/O
                         net (fo=1, unplaced)         0.449     4.617    ff_output_i_37_n_0
                                                                      f  ff_output_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.741 r  ff_output_i_7/O
                         net (fo=2, unplaced)         0.000     4.741    ff_output/D_IN[61]
                         FDRE                                         r  ff_output/data1_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_mantissa[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.591ns (37.282%)  route 2.677ns (62.718%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[4]
                                                                      f  _start_mantissa_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[4]_inst/O
                         net (fo=11, unplaced)        0.803     1.774    _start_mantissa_IBUF[4]
                                                                      f  ff_output_i_107/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.898 f  ff_output_i_107/O
                         net (fo=1, unplaced)         0.449     2.347    ff_output_i_107_n_0
                                                                      f  ff_output_i_78/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 r  ff_output_i_78/O
                         net (fo=1, unplaced)         0.449     2.920    ff_output_i_78_n_0
                                                                      r  ff_output_i_43/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.044 f  ff_output_i_43/O
                         net (fo=27, unplaced)        0.516     3.560    ff_output_i_43_n_0
                                                                      f  ff_output_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.684 r  ff_output_i_11/O
                         net (fo=2, unplaced)         0.460     4.144    ff_output/D_IN[57]
                                                                      r  ff_output/data0_reg[57]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.268 r  ff_output/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     4.268    ff_output/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.467ns (35.202%)  route 2.701ns (64.798%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_99/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 f  ff_output_i_99/O
                         net (fo=1, unplaced)         0.964     2.862    ff_output_i_99_n_0
                                                                      f  ff_output_i_75/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.986 f  ff_output_i_75/O
                         net (fo=1, unplaced)         0.449     3.435    ff_output_i_75_n_0
                                                                      f  ff_output_i_42/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.559 r  ff_output_i_42/O
                         net (fo=26, unplaced)        0.485     4.044    ff_output_i_42_n_0
                                                                      r  ff_output_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.168 r  ff_output_i_10/O
                         net (fo=2, unplaced)         0.000     4.168    ff_output/D_IN[58]
                         FDRE                                         r  ff_output/data1_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_mantissa[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.467ns (39.826%)  route 2.217ns (60.174%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_mantissa[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[4]
                                                                      f  _start_mantissa_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_mantissa_IBUF[4]_inst/O
                         net (fo=11, unplaced)        0.803     1.774    _start_mantissa_IBUF[4]
                                                                      f  ff_output_i_107/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.898 f  ff_output_i_107/O
                         net (fo=1, unplaced)         0.449     2.347    ff_output_i_107_n_0
                                                                      f  ff_output_i_78/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 r  ff_output_i_78/O
                         net (fo=1, unplaced)         0.449     2.920    ff_output_i_78_n_0
                                                                      r  ff_output_i_43/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.044 f  ff_output_i_43/O
                         net (fo=27, unplaced)        0.516     3.560    ff_output_i_43_n_0
                                                                      f  ff_output_i_11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.684 r  ff_output_i_11/O
                         net (fo=2, unplaced)         0.000     3.684    ff_output/D_IN[57]
                         FDRE                                         r  ff_output/data1_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_output/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 1.369ns (43.898%)  route 1.750ns (56.102%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[2]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[2]
                                                                      r  ff_output_i_36/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 f  ff_output_i_36/O
                         net (fo=8, unplaced)         0.487     2.411    ff_output_i_36_n_0
                                                                      f  ff_output_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.535 r  ff_output_i_6/O
                         net (fo=2, unplaced)         0.460     2.995    ff_output/D_IN[62]
                                                                      r  ff_output/data0_reg[62]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  ff_output/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     3.119    ff_output/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_output/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 1.369ns (43.898%)  route 1.750ns (56.102%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[2]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[2]
                                                                      r  ff_output_i_36/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 f  ff_output_i_36/O
                         net (fo=8, unplaced)         0.487     2.411    ff_output_i_36_n_0
                                                                      f  ff_output_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.535 r  ff_output_i_5/O
                         net (fo=2, unplaced)         0.460     2.995    ff_output/D_IN[63]
                                                                      r  ff_output/data0_reg[63]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  ff_output/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     3.119    ff_output/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_output/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 1.369ns (43.898%)  route 1.750ns (56.102%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[2]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[2]
                                                                      r  ff_output_i_36/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 f  ff_output_i_36/O
                         net (fo=8, unplaced)         0.487     2.411    ff_output_i_36_n_0
                                                                      f  ff_output_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.535 r  ff_output_i_4/O
                         net (fo=2, unplaced)         0.460     2.995    ff_output/D_IN[64]
                                                                      r  ff_output/data0_reg[64]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  ff_output/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     3.119    ff_output/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[64]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.219ns (43.111%)  route 1.609ns (56.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/data0_reg[68]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     2.704    ff_output/d0di
                                                                      r  ff_output/data0_reg[34]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.828 r  ff_output/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     2.828    ff_output/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[34]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.219ns (43.111%)  route 1.609ns (56.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/data0_reg[68]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     2.704    ff_output/d0di
                                                                      r  ff_output/data0_reg[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.828 r  ff_output/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     2.828    ff_output/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[4]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.219ns (43.111%)  route 1.609ns (56.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/data0_reg[68]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     2.704    ff_output/d0di
                                                                      r  ff_output/data0_reg[65]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.828 r  ff_output/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     2.828    ff_output/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[65]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.219ns (43.111%)  route 1.609ns (56.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/data0_reg[68]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     2.704    ff_output/d0di
                                                                      r  ff_output/data0_reg[66]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.828 r  ff_output/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     2.828    ff_output/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[66]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.219ns (43.111%)  route 1.609ns (56.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/data0_reg[68]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     2.704    ff_output/d0di
                                                                      r  ff_output/data0_reg[67]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.828 r  ff_output/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     2.828    ff_output/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[67]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.219ns (43.111%)  route 1.609ns (56.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/data0_reg[68]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output/data0_reg[68]_i_3/O
                         net (fo=36, unplaced)        0.806     2.704    ff_output/d0di
                                                                      r  ff_output/data0_reg[68]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.828 r  ff_output/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     2.828    ff_output/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[68]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_output/data1_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 1.245ns (49.119%)  route 1.290ns (50.881%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[2]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[2]
                                                                      r  ff_output_i_36/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 f  ff_output_i_36/O
                         net (fo=8, unplaced)         0.487     2.411    ff_output_i_36_n_0
                                                                      f  ff_output_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.535 r  ff_output_i_6/O
                         net (fo=2, unplaced)         0.000     2.535    ff_output/D_IN[62]
                         FDRE                                         r  ff_output/data1_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_output/data1_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 1.245ns (49.119%)  route 1.290ns (50.881%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[2]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[2]
                                                                      r  ff_output_i_36/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 f  ff_output_i_36/O
                         net (fo=8, unplaced)         0.487     2.411    ff_output_i_36_n_0
                                                                      f  ff_output_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.535 r  ff_output_i_5/O
                         net (fo=2, unplaced)         0.000     2.535    ff_output/D_IN[63]
                         FDRE                                         r  ff_output/data1_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_output/data1_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 1.245ns (49.119%)  route 1.290ns (50.881%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[2]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[2]
                                                                      r  ff_output_i_36/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.924 f  ff_output_i_36/O
                         net (fo=8, unplaced)         0.487     2.411    ff_output_i_36_n_0
                                                                      f  ff_output_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.535 r  ff_output_i_4/O
                         net (fo=2, unplaced)         0.000     2.535    ff_output/D_IN[64]
                         FDRE                                         r  ff_output/data1_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.095ns (44.793%)  route 1.350ns (55.207%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.547     2.445    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.924ns  (logic 1.121ns (58.271%)  route 0.803ns (41.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/full_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.924 r  ff_output/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.924    ff_output/full_reg_i_1_n_0
                         FDRE                                         r  ff_output/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      f  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.803     1.774    _start_flags_IBUF[4]
                                                                      f  ff_output_i_34/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.898 r  ff_output_i_34/O
                         net (fo=2, unplaced)         0.000     1.898    ff_output/D_IN[34]
                         FDRE                                         r  ff_output/data1_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_output/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      f  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[3]_inst/O
                         net (fo=15, unplaced)        0.803     1.774    _start_flags_IBUF[3]
                                                                      f  ff_output_i_35/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  ff_output_i_35/O
                         net (fo=2, unplaced)         0.000     1.898    ff_output/D_IN[4]
                         FDRE                                         r  ff_output/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.803     1.774    _start_flags_IBUF[4]
                                                                      r  ff_output_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.898 r  ff_output_i_3/O
                         net (fo=3, unplaced)         0.000     1.898    ff_output/D_IN[66]
                         FDRE                                         r  ff_output/data1_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_output/data1_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      r  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.803     1.774    _start_flags_IBUF[1]
                                                                      r  ff_output_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.898 r  ff_output_i_2/O
                         net (fo=2, unplaced)         0.000     1.898    ff_output/D_IN[67]
                         FDRE                                         r  ff_output/data1_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_output/data1_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_flags_IBUF[3]_inst/O
                         net (fo=15, unplaced)        0.803     1.774    _start_flags_IBUF[3]
                                                                      r  ff_output_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_output_i_1/O
                         net (fo=2, unplaced)         0.000     1.898    ff_output/D_IN[68]
                         FDRE                                         r  ff_output/data1_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_output/DEQ
                                                                      r  ff_output/empty_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.898 r  ff_output/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.898    ff_output/empty_reg_i_1_n_0
                         FDRE                                         r  ff_output/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.131    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ff_output/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_output/RST
                                                                      f  ff_output/full_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     0.582 r  ff_output/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    ff_output/full_reg_i_1_n_0
                         FDRE                                         r  ff_output/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/full_reg_reg/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      f  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      f  ff_output_i_34/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_34/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[34]
                         FDRE                                         r  ff_output/data1_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_33/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.584 r  ff_output_i_33/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[35]
                         FDRE                                         r  ff_output/data1_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_32/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_32/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[36]
                         FDRE                                         r  ff_output/data1_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_31/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[37]
                         FDRE                                         r  ff_output/data1_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_30/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_30/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[38]
                         FDRE                                         r  ff_output/data1_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_29/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_29/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[39]
                         FDRE                                         r  ff_output/data1_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_28/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_28/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[40]
                         FDRE                                         r  ff_output/data1_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_27/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_27/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[41]
                         FDRE                                         r  ff_output/data1_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_26/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_26/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[42]
                         FDRE                                         r  ff_output/data1_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_25/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_25/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[43]
                         FDRE                                         r  ff_output/data1_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_24/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_24/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[44]
                         FDRE                                         r  ff_output/data1_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_23/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_23/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[45]
                         FDRE                                         r  ff_output/data1_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_22/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_22/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[46]
                         FDRE                                         r  ff_output/data1_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_21/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[47]
                         FDRE                                         r  ff_output/data1_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_20/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_20/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[48]
                         FDRE                                         r  ff_output/data1_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_19/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_19/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[49]
                         FDRE                                         r  ff_output/data1_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_output/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      f  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[3]_inst/O
                         net (fo=15, unplaced)        0.338     0.539    _start_flags_IBUF[3]
                                                                      f  ff_output_i_35/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.584 r  ff_output_i_35/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[4]
                         FDRE                                         r  ff_output/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_18/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[50]
                         FDRE                                         r  ff_output/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_mantissa[17]
                            (input port)
  Destination:            ff_output/data1_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[17]
                                                                      r  _start_mantissa_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[17]_inst/O
                         net (fo=8, unplaced)         0.338     0.539    _start_mantissa_IBUF[17]
                                                                      r  ff_output_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_17/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[51]
                         FDRE                                         r  ff_output/data1_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_mantissa[18]
                            (input port)
  Destination:            ff_output/data1_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[18]
                                                                      r  _start_mantissa_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[18]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_mantissa_IBUF[18]
                                                                      r  ff_output_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_16/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[52]
                         FDRE                                         r  ff_output/data1_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_mantissa[19]
                            (input port)
  Destination:            ff_output/data1_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[19]
                                                                      r  _start_mantissa_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[19]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    _start_mantissa_IBUF[19]
                                                                      r  ff_output_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_15/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[53]
                         FDRE                                         r  ff_output/data1_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_mantissa[20]
                            (input port)
  Destination:            ff_output/data1_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[20]
                                                                      r  _start_mantissa_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[20]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_mantissa_IBUF[20]
                                                                      r  ff_output_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_14/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[54]
                         FDRE                                         r  ff_output/data1_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_mantissa[21]
                            (input port)
  Destination:            ff_output/data1_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[21]
                                                                      r  _start_mantissa_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[21]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    _start_mantissa_IBUF[21]
                                                                      r  ff_output_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_13/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[55]
                         FDRE                                         r  ff_output/data1_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_output/data1_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      f  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_flags_IBUF[1]
                                                                      f  ff_output_i_12/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_12/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[56]
                         FDRE                                         r  ff_output/data1_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_11/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_11/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[57]
                         FDRE                                         r  ff_output/data1_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_output_i_10/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[58]
                         FDRE                                         r  ff_output/data1_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_output_i_9/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[59]
                         FDRE                                         r  ff_output/data1_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_output_i_8/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[60]
                         FDRE                                         r  ff_output/data1_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      f  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      f  ff_output_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_7/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[61]
                         FDRE                                         r  ff_output/data1_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_6/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[62]
                         FDRE                                         r  ff_output/data1_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_5/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[63]
                         FDRE                                         r  ff_output/data1_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_4/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[64]
                         FDRE                                         r  ff_output/data1_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data1_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_3/O
                         net (fo=3, unplaced)         0.000     0.584    ff_output/D_IN[66]
                         FDRE                                         r  ff_output/data1_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_output/data1_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      r  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_flags_IBUF[1]
                                                                      r  ff_output_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_2/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[67]
                         FDRE                                         r  ff_output/data1_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_output/data1_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[3]_inst/O
                         net (fo=15, unplaced)        0.338     0.539    _start_flags_IBUF[3]
                                                                      r  ff_output_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_output_i_1/O
                         net (fo=2, unplaced)         0.000     0.584    ff_output/D_IN[68]
                         FDRE                                         r  ff_output/data1_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_output/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/DEQ
                                                                      r  ff_output/empty_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_output/empty_reg_i_1_n_0
                         FDRE                                         r  ff_output/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/empty_reg_reg/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.290ns (35.824%)  route 0.520ns (64.176%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      f  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      f  ff_output_i_34/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_34/O
                         net (fo=2, unplaced)         0.181     0.765    ff_output/D_IN[34]
                                                                      r  ff_output/data0_reg[34]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  ff_output/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     0.810    ff_output/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[34]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_output/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.290ns (35.824%)  route 0.520ns (64.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      f  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[3]_inst/O
                         net (fo=15, unplaced)        0.338     0.539    _start_flags_IBUF[3]
                                                                      f  ff_output_i_35/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.584 r  ff_output_i_35/O
                         net (fo=2, unplaced)         0.181     0.765    ff_output/D_IN[4]
                                                                      r  ff_output/data0_reg[4]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  ff_output/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.810    ff_output/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[4]/C

Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_output/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.290ns (35.824%)  route 0.520ns (64.176%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      r  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_flags_IBUF[1]
                                                                      r  ff_output_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_2/O
                         net (fo=2, unplaced)         0.181     0.765    ff_output/D_IN[67]
                                                                      r  ff_output/data0_reg[67]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  ff_output/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     0.810    ff_output/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[67]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_output/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.290ns (35.824%)  route 0.520ns (64.176%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[3]_inst/O
                         net (fo=15, unplaced)        0.338     0.539    _start_flags_IBUF[3]
                                                                      r  ff_output_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_output_i_1/O
                         net (fo=2, unplaced)         0.181     0.765    ff_output/D_IN[68]
                                                                      r  ff_output/data0_reg[68]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.810 r  ff_output/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     0.810    ff_output/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[68]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.290ns (35.694%)  route 0.523ns (64.306%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_3/O
                         net (fo=3, unplaced)         0.184     0.768    ff_output/D_IN[66]
                                                                      r  ff_output/data0_reg[65]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.813 r  ff_output/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     0.813    ff_output/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[65]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.290ns (35.694%)  route 0.523ns (64.306%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_3/O
                         net (fo=3, unplaced)         0.184     0.768    ff_output/D_IN[66]
                                                                      r  ff_output/data0_reg[66]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.813 r  ff_output/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     0.813    ff_output/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[66]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[4]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_output/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.107%)  route 0.569ns (69.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_output/ENQ
                                                                      r  ff_output/data1_reg[68]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_output/data1_reg[68]_i_1/O
                         net (fo=35, unplaced)        0.231     0.814    ff_output/d1di
                         FDRE                                         r  ff_output/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_33/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.584 r  ff_output_i_33/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[35]
                                                                      r  ff_output/data0_reg[35]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_32/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_32/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[36]
                                                                      r  ff_output/data0_reg[36]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_31/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[37]
                                                                      r  ff_output/data0_reg[37]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_30/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_30/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[38]
                                                                      r  ff_output/data0_reg[38]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_29/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_29/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[39]
                                                                      r  ff_output/data0_reg[39]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_28/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_28/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[40]
                                                                      r  ff_output/data0_reg[40]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_27/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_27/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[41]
                                                                      r  ff_output/data0_reg[41]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_26/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_26/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[42]
                                                                      r  ff_output/data0_reg[42]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_25/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_25/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[43]
                                                                      r  ff_output/data0_reg[43]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_24/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_24/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[44]
                                                                      r  ff_output/data0_reg[44]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_23/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_23/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[45]
                                                                      r  ff_output/data0_reg[45]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_22/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_22/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[46]
                                                                      r  ff_output/data0_reg[46]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_21/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_21/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[47]
                                                                      r  ff_output/data0_reg[47]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_20/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_20/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[48]
                                                                      r  ff_output/data0_reg[48]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_19/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  ff_output_i_19/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[49]
                                                                      r  ff_output/data0_reg[49]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_mantissa[16]
                            (input port)
  Destination:            ff_output/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[16]
                                                                      r  _start_mantissa_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    _start_mantissa_IBUF[16]
                                                                      r  ff_output_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_18/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[50]
                                                                      r  ff_output/data0_reg[50]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_mantissa[17]
                            (input port)
  Destination:            ff_output/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[17]
                                                                      r  _start_mantissa_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[17]_inst/O
                         net (fo=8, unplaced)         0.338     0.539    _start_mantissa_IBUF[17]
                                                                      r  ff_output_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_17/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[51]
                                                                      r  ff_output/data0_reg[51]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_mantissa[18]
                            (input port)
  Destination:            ff_output/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[18]
                                                                      r  _start_mantissa_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[18]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_mantissa_IBUF[18]
                                                                      r  ff_output_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_16/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[52]
                                                                      r  ff_output/data0_reg[52]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_mantissa[19]
                            (input port)
  Destination:            ff_output/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[19]
                                                                      r  _start_mantissa_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[19]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    _start_mantissa_IBUF[19]
                                                                      r  ff_output_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_15/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[53]
                                                                      r  ff_output/data0_reg[53]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_mantissa[20]
                            (input port)
  Destination:            ff_output/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[20]
                                                                      r  _start_mantissa_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[20]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_mantissa_IBUF[20]
                                                                      r  ff_output_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_14/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[54]
                                                                      r  ff_output/data0_reg[54]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_mantissa[21]
                            (input port)
  Destination:            ff_output/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_mantissa[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_mantissa[21]
                                                                      r  _start_mantissa_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_mantissa_IBUF[21]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    _start_mantissa_IBUF[21]
                                                                      r  ff_output_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_13/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[55]
                                                                      r  ff_output/data0_reg[55]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_output/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      f  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _start_flags_IBUF[1]
                                                                      f  ff_output_i_12/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  ff_output_i_12/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[56]
                                                                      r  ff_output/data0_reg[56]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_11/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_11/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[57]
                                                                      r  ff_output/data0_reg[57]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_output_i_10/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[58]
                                                                      r  ff_output/data0_reg[58]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_9/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_output_i_9/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[59]
                                                                      r  ff_output/data0_reg[59]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_output_i_8/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[60]
                                                                      r  ff_output/data0_reg[60]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      f  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      f  ff_output_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_7/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[61]
                                                                      r  ff_output/data0_reg[61]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_6/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[62]
                                                                      r  ff_output/data0_reg[62]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_5/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[63]
                                                                      r  ff_output/data0_reg[63]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_output/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.290ns (35.273%)  route 0.532ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=34, unplaced)        0.338     0.539    _start_flags_IBUF[4]
                                                                      r  ff_output_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_output_i_4/O
                         net (fo=2, unplaced)         0.194     0.777    ff_output/D_IN[64]
                                                                      r  ff_output/data0_reg[64]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  ff_output/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     0.822    ff_output/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_output/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.033    ff_output/CLK
                         FDRE                                         r  ff_output/data0_reg_reg[64]/C





