Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 21 22:04:05 2019
| Host         : hln running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           10 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------+---------------------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------+------------------------+---------------------------------+------------------+----------------+
| ~sclk_OBUF_BUFG | adc/result[4]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[10]_i_1_n_0 |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[11]_i_1_n_0 |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[0]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[13]_i_1_n_0 |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[12]_i_1_n_0 |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[15]_i_1_n_0 |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[14]_i_1_n_0 |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[2]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[3]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[1]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[6]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[5]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[8]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[9]_i_1_n_0  |                                 |                1 |              1 |
| ~sclk_OBUF_BUFG | adc/result[7]_i_1_n_0  |                                 |                1 |              1 |
|  sclk_OBUF_BUFG |                        |                                 |                1 |              1 |
|  clk_IBUF_BUFG  |                        |                                 |                2 |              3 |
|  sclk_OBUF_BUFG |                        | adc/counter0_inferred__1/i__n_0 |                1 |              5 |
|  clk_IBUF_BUFG  |                        | adc/clear                       |                4 |             16 |
|  clk_IBUF_BUFG  |                        | adc/display/disSelect           |                5 |             21 |
| ~sclk_OBUF_BUFG | adc/bit[31]_i_2_n_0    | adc/bit[31]_i_1_n_0             |                8 |             32 |
+-----------------+------------------------+---------------------------------+------------------+----------------+


