

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'
================================================================
* Date:           Thu Dec 29 16:04:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_194  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_INTT_LOOP5  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      136|    -|
|Register             |        -|     -|    49167|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49167|      207|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln379_fu_244_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln380_fu_255_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln382_fu_305_p2                |         +|   0|  0|  15|           8|           8|
    |i_65_fu_266_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln377_fu_234_p2               |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  71|          33|          32|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+------+-----------+
    |                Name                | LUT| Input Size| Bits | Total Bits|
    +------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                           |  14|          3|     1|          3|
    |ap_done_int                         |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_64               |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_31_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_31_load_1  |   9|          2|  8192|      16384|
    |i_fu_78                             |   9|          2|     3|          6|
    |this_p1_30_fu_94                    |   9|          2|  8192|      16384|
    |this_p2_16_fu_90                    |   9|          2|  8192|      16384|
    |this_p3_31_fu_86                    |   9|          2|  8192|      16384|
    |this_p4_31_fu_82                    |   9|          2|  8192|      16384|
    |this_pMem_address0                  |  14|          3|     8|         24|
    |this_pMem_we0                       |   9|          2|  1024|       2048|
    +------------------------------------+----+-----------+------+-----------+
    |Total                               | 136|         30| 50194|     100397|
    +------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------+------+----+------+-----------+
    |             Name            |  FF  | LUT| Bits | Const Bits|
    +-----------------------------+------+----+------+-----------+
    |ap_CS_fsm                    |     2|   0|     2|          0|
    |ap_done_reg                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1      |     1|   0|     1|          0|
    |i_64_reg_381                 |     3|   0|     3|          0|
    |i_64_reg_381_pp0_iter1_reg   |     3|   0|     3|          0|
    |i_fu_78                      |     3|   0|     3|          0|
    |icmp_ln377_reg_387           |     1|   0|     1|          0|
    |this_p1_30_fu_94             |  8192|   0|  8192|          0|
    |this_p2_16_fu_90             |  8192|   0|  8192|          0|
    |this_p3_31_fu_86             |  8192|   0|  8192|          0|
    |this_p3_ret_reg_401          |  8192|   0|  8192|          0|
    |this_p4_31_fu_82             |  8192|   0|  8192|          0|
    |this_p4_ret_reg_407          |  8192|   0|  8192|          0|
    +-----------------------------+------+----+------+-----------+
    |Total                        | 49167|   0| 49167|          0|
    +-----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP5|  return value|
|this_p1_29_reload               |   in|  8192|     ap_none|                  this_p1_29_reload|        scalar|
|this_pMem_load_29               |   in|  8192|     ap_none|                  this_pMem_load_29|        scalar|
|this_p3_30_reload               |   in|  8192|     ap_none|                  this_p3_30_reload|        scalar|
|this_p4_30_reload               |   in|  8192|     ap_none|                  this_p4_30_reload|        scalar|
|itr_cast                        |   in|     3|     ap_none|                           itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                          this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                          this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                          this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                          this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                          this_pMem|         array|
|this_pMem_address1              |  out|     8|   ap_memory|                          this_pMem|         array|
|this_pMem_ce1                   |  out|     1|   ap_memory|                          this_pMem|         array|
|this_pMem_q1                    |   in|  8192|   ap_memory|                          this_pMem|         array|
|addr1                           |   in|     8|     ap_none|                              addr1|        scalar|
|this_p1_30_out                  |  out|  8192|      ap_vld|                     this_p1_30_out|       pointer|
|this_p1_30_out_ap_vld           |  out|     1|      ap_vld|                     this_p1_30_out|       pointer|
|this_p2_16_out                  |  out|  8192|      ap_vld|                     this_p2_16_out|       pointer|
|this_p2_16_out_ap_vld           |  out|     1|      ap_vld|                     this_p2_16_out|       pointer|
|this_p3_31_out                  |  out|  8192|      ap_vld|                     this_p3_31_out|       pointer|
|this_p3_31_out_ap_vld           |  out|     1|      ap_vld|                     this_p3_31_out|       pointer|
|this_p4_31_out                  |  out|  8192|      ap_vld|                     this_p4_31_out|       pointer|
|this_p4_31_out_ap_vld           |  out|     1|      ap_vld|                     this_p4_31_out|       pointer|
+--------------------------------+-----+------+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_31 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_31 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p2_16 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_p1_30 = alloca i32 1"   --->   Operation 11 'alloca' 'this_p1_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_p4_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_30_reload"   --->   Operation 16 'read' 'this_p4_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_p3_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_30_reload"   --->   Operation 17 'read' 'this_p3_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_pMem_load_29_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_29"   --->   Operation 18 'read' 'this_pMem_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_p1_29_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_29_reload"   --->   Operation 19 'read' 'this_p1_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p1_29_reload_read, i8192 %this_p1_30"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_29_read, i8192 %this_p2_16"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p3_30_reload_read, i8192 %this_p3_31"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p4_30_reload_read, i8192 %this_p4_31"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i8"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_64 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 26 'load' 'i_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.56ns)   --->   "%icmp_ln377 = icmp_eq  i3 %i_64, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 27 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %for.body.i8.split, void %for.inc453.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 28 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln379_1 = zext i3 %i_64" [HLS_Final_vitis_src/dpu.cpp:379]   --->   Operation 29 'zext' 'zext_ln379_1' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln379 = add i7 %zext_ln379_1, i7 82" [HLS_Final_vitis_src/dpu.cpp:379]   --->   Operation 30 'add' 'add_ln379' <Predicate = (!icmp_ln377)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idxprom_i34 = zext i7 %add_ln379" [HLS_Final_vitis_src/dpu.cpp:379]   --->   Operation 31 'zext' 'idxprom_i34' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i34" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 32 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 33 'load' 'this_pMem_load' <Predicate = (!icmp_ln377)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln380 = add i7 %zext_ln379_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:380]   --->   Operation 34 'add' 'add_ln380' <Predicate = (!icmp_ln377)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idxprom_i23 = zext i7 %add_ln380" [HLS_Final_vitis_src/dpu.cpp:380]   --->   Operation 35 'zext' 'idxprom_i23' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_pMem_addr_19 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i23" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 36 'getelementptr' 'this_pMem_addr_19' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%this_pMem_load_8 = load i8 %this_pMem_addr_19" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 37 'load' 'this_pMem_load_8' <Predicate = (!icmp_ln377)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.71ns)   --->   "%i_65 = add i3 %i_64, i3 1" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 40 'add' 'i_65' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%this_p4_31_load_1 = load i8192 %this_p4_31" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 41 'load' 'this_p4_31_load_1' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%this_p3_31_load_1 = load i8192 %this_p3_31" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 42 'load' 'this_p3_31_load_1' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 43 'load' 'this_pMem_load' <Predicate = (!icmp_ln377)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 44 [1/2] (1.29ns)   --->   "%this_pMem_load_8 = load i8 %this_pMem_addr_19" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 44 'load' 'this_pMem_load_8' <Predicate = (!icmp_ln377)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 45 [2/2] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_8, i8192 %this_p3_31_load_1, i8192 %this_p4_31_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 45 'call' 'call_ret' <Predicate = (!icmp_ln377)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln377 = store i8192 %this_pMem_load, i8192 %this_p1_30" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 46 'store' 'store_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln377 = store i8192 %this_pMem_load_8, i8192 %this_p2_16" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 47 'store' 'store_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln377 = store i3 %i_65, i3 %i" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 48 'store' 'store_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.46>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%this_p4_31_load = load i8192 %this_p4_31"   --->   Operation 61 'load' 'this_p4_31_load' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%this_p3_31_load = load i8192 %this_p3_31"   --->   Operation 62 'load' 'this_p3_31_load' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%this_p2_16_load = load i8192 %this_p2_16"   --->   Operation 63 'load' 'this_p2_16_load' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%this_p1_30_load = load i8192 %this_p1_30"   --->   Operation 64 'load' 'this_p1_30_load' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_30_out, i8192 %this_p1_30_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p2_16_out, i8192 %this_p2_16_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_31_out, i8192 %this_p3_31_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_31_out, i8192 %this_p4_31_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 49 [1/2] (6.91ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_8, i8192 %this_p3_31_load_1, i8192 %this_p4_31_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%this_p3_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 50 'extractvalue' 'this_p3_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%this_p4_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 51 'extractvalue' 'this_p4_ret' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 52 'specloopname' 'specloopname_ln377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i3 %i_64" [HLS_Final_vitis_src/dpu.cpp:379]   --->   Operation 53 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.87ns)   --->   "%add_ln382 = add i8 %zext_ln379, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:382]   --->   Operation 54 'add' 'add_ln382' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%idxprom2_i5 = zext i8 %add_ln382" [HLS_Final_vitis_src/dpu.cpp:382]   --->   Operation 55 'zext' 'idxprom2_i5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%this_pMem_addr_20 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i5" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 56 'getelementptr' 'this_pMem_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_20, i8192 %this_p3_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 57 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln377 = store i8192 %this_p3_ret, i8192 %this_p3_31" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 58 'store' 'store_ln377' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln377 = store i8192 %this_p4_ret, i8192 %this_p4_31" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 59 'store' 'store_ln377' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln377 = br void %for.body.i8" [HLS_Final_vitis_src/dpu.cpp:377]   --->   Operation 60 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p1_29_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem_load_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p3_30_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p4_30_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p2_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_31_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_31_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01100]
this_p4_31                 (alloca                ) [ 01111]
this_p3_31                 (alloca                ) [ 01111]
this_p2_16                 (alloca                ) [ 01100]
this_p1_30                 (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
addr1_read                 (read                  ) [ 01111]
itr_cast_read              (read                  ) [ 00000]
this_p4_30_reload_read     (read                  ) [ 00000]
this_p3_30_reload_read     (read                  ) [ 00000]
this_pMem_load_29_read     (read                  ) [ 00000]
this_p1_29_reload_read     (read                  ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i_64                       (load                  ) [ 01111]
icmp_ln377                 (icmp                  ) [ 01100]
br_ln377                   (br                    ) [ 00000]
zext_ln379_1               (zext                  ) [ 00000]
add_ln379                  (add                   ) [ 00000]
idxprom_i34                (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 00100]
add_ln380                  (add                   ) [ 00000]
idxprom_i23                (zext                  ) [ 00000]
this_pMem_addr_19          (getelementptr         ) [ 00100]
specpipeline_ln0           (specpipeline          ) [ 00000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_65                       (add                   ) [ 00000]
this_p4_31_load_1          (load                  ) [ 00000]
this_p3_31_load_1          (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_8           (load                  ) [ 00000]
store_ln377                (store                 ) [ 00000]
store_ln377                (store                 ) [ 00000]
store_ln377                (store                 ) [ 00000]
call_ret                   (call                  ) [ 00000]
this_p3_ret                (extractvalue          ) [ 00101]
this_p4_ret                (extractvalue          ) [ 00101]
specloopname_ln377         (specloopname          ) [ 00000]
zext_ln379                 (zext                  ) [ 00000]
add_ln382                  (add                   ) [ 00000]
idxprom2_i5                (zext                  ) [ 00000]
this_pMem_addr_20          (getelementptr         ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln377                (store                 ) [ 00000]
store_ln377                (store                 ) [ 00000]
br_ln377                   (br                    ) [ 00000]
this_p4_31_load            (load                  ) [ 00000]
this_p3_31_load            (load                  ) [ 00000]
this_p2_16_load            (load                  ) [ 00000]
this_p1_30_load            (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p1_29_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_29_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_pMem_load_29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_p3_30_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_30_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_p4_30_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_30_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_pMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p1_30_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_30_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p2_16_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p2_16_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p3_31_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_31_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_p4_31_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_31_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p4_31_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_31/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p3_31_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_31/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_p2_16_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p2_16/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_p1_30_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_30/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="addr1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="itr_cast_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="this_p4_30_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8192" slack="0"/>
<pin id="112" dir="0" index="1" bw="8192" slack="0"/>
<pin id="113" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p4_30_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="this_p3_30_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8192" slack="0"/>
<pin id="118" dir="0" index="1" bw="8192" slack="0"/>
<pin id="119" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p3_30_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_pMem_load_29_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8192" slack="0"/>
<pin id="124" dir="0" index="1" bw="8192" slack="0"/>
<pin id="125" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_29_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="this_p1_29_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8192" slack="0"/>
<pin id="130" dir="0" index="1" bw="8192" slack="0"/>
<pin id="131" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p1_29_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8192" slack="0"/>
<pin id="137" dir="0" index="2" bw="8192" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="8192" slack="0"/>
<pin id="144" dir="0" index="2" bw="8192" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8192" slack="0"/>
<pin id="151" dir="0" index="2" bw="8192" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8192" slack="0"/>
<pin id="158" dir="0" index="2" bw="8192" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="this_pMem_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8192" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="8192" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8192" slack="0"/>
<pin id="177" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_8/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="this_pMem_addr_19_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8192" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_19/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="this_pMem_addr_20_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8192" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_20/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_dpu_unit_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16384" slack="0"/>
<pin id="196" dir="0" index="1" bw="8192" slack="0"/>
<pin id="197" dir="0" index="2" bw="8192" slack="0"/>
<pin id="198" dir="0" index="3" bw="8192" slack="0"/>
<pin id="199" dir="0" index="4" bw="8192" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8192" slack="0"/>
<pin id="208" dir="0" index="1" bw="8192" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln0_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8192" slack="0"/>
<pin id="213" dir="0" index="1" bw="8192" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8192" slack="0"/>
<pin id="218" dir="0" index="1" bw="8192" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8192" slack="0"/>
<pin id="223" dir="0" index="1" bw="8192" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_64_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_64/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln377_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln379_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln379_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="idxprom_i34_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i34/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln380_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln380/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="idxprom_i23_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i23/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_65_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_65/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="this_p4_31_load_1_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8192" slack="1"/>
<pin id="273" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_31_load_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="this_p3_31_load_1_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8192" slack="1"/>
<pin id="277" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_31_load_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln377_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8192" slack="0"/>
<pin id="281" dir="0" index="1" bw="8192" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln377_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8192" slack="0"/>
<pin id="286" dir="0" index="1" bw="8192" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln377_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="this_p3_ret_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16384" slack="0"/>
<pin id="296" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="this_p4_ret_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16384" slack="0"/>
<pin id="300" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln379_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="3"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln382_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="3"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln382/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="idxprom2_i5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i5/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln377_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8192" slack="1"/>
<pin id="317" dir="0" index="1" bw="8192" slack="3"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln377_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8192" slack="1"/>
<pin id="321" dir="0" index="1" bw="8192" slack="3"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="this_p4_31_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8192" slack="1"/>
<pin id="325" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_31_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="this_p3_31_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8192" slack="1"/>
<pin id="329" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_31_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="this_p2_16_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8192" slack="1"/>
<pin id="333" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p2_16_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="this_p1_30_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8192" slack="1"/>
<pin id="337" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_30_load/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="346" class="1005" name="this_p4_31_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8192" slack="0"/>
<pin id="348" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_31 "/>
</bind>
</comp>

<comp id="354" class="1005" name="this_p3_31_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8192" slack="0"/>
<pin id="356" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_31 "/>
</bind>
</comp>

<comp id="362" class="1005" name="this_p2_16_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8192" slack="0"/>
<pin id="364" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p2_16 "/>
</bind>
</comp>

<comp id="369" class="1005" name="this_p1_30_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8192" slack="0"/>
<pin id="371" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_30 "/>
</bind>
</comp>

<comp id="376" class="1005" name="addr1_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="3"/>
<pin id="378" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_64_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_64 "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln377_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln377 "/>
</bind>
</comp>

<comp id="391" class="1005" name="this_pMem_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="this_pMem_addr_19_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_19 "/>
</bind>
</comp>

<comp id="401" class="1005" name="this_p3_ret_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8192" slack="1"/>
<pin id="403" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret "/>
</bind>
</comp>

<comp id="407" class="1005" name="this_p4_ret_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8192" slack="1"/>
<pin id="409" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="169" pin="7"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="169" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="210"><net_src comp="128" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="122" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="116" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="110" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="104" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="231" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="283"><net_src comp="169" pin="7"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="169" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="266" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="194" pin="6"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="194" pin="6"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="342"><net_src comp="78" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="349"><net_src comp="82" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="357"><net_src comp="86" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="365"><net_src comp="90" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="372"><net_src comp="94" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="379"><net_src comp="98" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="384"><net_src comp="231" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="390"><net_src comp="234" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="162" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="399"><net_src comp="179" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="404"><net_src comp="294" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="410"><net_src comp="298" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_30_out | {2 }
	Port: this_p2_16_out | {2 }
	Port: this_p3_31_out | {2 }
	Port: this_p4_31_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_p1_29_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_pMem_load_29 | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_p3_30_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_p4_30_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP5 : addr1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_64 : 1
		icmp_ln377 : 2
		br_ln377 : 3
		zext_ln379_1 : 2
		add_ln379 : 3
		idxprom_i34 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
		add_ln380 : 3
		idxprom_i23 : 4
		this_pMem_addr_19 : 5
		this_pMem_load_8 : 6
	State 2
		call_ret : 1
		store_ln377 : 1
		store_ln377 : 1
		store_ln377 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret : 1
		this_p4_ret : 1
	State 4
		add_ln382 : 1
		idxprom2_i5 : 2
		this_pMem_addr_20 : 3
		store_ln82 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   call   |         grp_dpu_unit_fu_194        |   768   |  57349  |  118398 |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln379_fu_244          |    0    |    0    |    14   |
|    add   |          add_ln380_fu_255          |    0    |    0    |    14   |
|          |             i_65_fu_266            |    0    |    0    |    10   |
|          |          add_ln382_fu_305          |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln377_fu_234         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |        addr1_read_read_fu_98       |    0    |    0    |    0    |
|          |      itr_cast_read_read_fu_104     |    0    |    0    |    0    |
|   read   | this_p4_30_reload_read_read_fu_110 |    0    |    0    |    0    |
|          | this_p3_30_reload_read_read_fu_116 |    0    |    0    |    0    |
|          | this_pMem_load_29_read_read_fu_122 |    0    |    0    |    0    |
|          | this_p1_29_reload_read_read_fu_128 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_134       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_141       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_148       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_155       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         zext_ln379_1_fu_240        |    0    |    0    |    0    |
|          |         idxprom_i34_fu_250         |    0    |    0    |    0    |
|   zext   |         idxprom_i23_fu_261         |    0    |    0    |    0    |
|          |          zext_ln379_fu_302         |    0    |    0    |    0    |
|          |         idxprom2_i5_fu_310         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|extractvalue|         this_p3_ret_fu_294         |    0    |    0    |    0    |
|          |         this_p4_ret_fu_298         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |   768   |  57349  |  118459 |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    addr1_read_reg_376   |    8   |
|       i_64_reg_381      |    3   |
|        i_reg_339        |    3   |
|    icmp_ln377_reg_387   |    1   |
|    this_p1_30_reg_369   |  8192  |
|    this_p2_16_reg_362   |  8192  |
|    this_p3_31_reg_354   |  8192  |
|   this_p3_ret_reg_401   |  8192  |
|    this_p4_31_reg_346   |  8192  |
|   this_p4_ret_reg_407   |  8192  |
|this_pMem_addr_19_reg_396|    8   |
|  this_pMem_addr_reg_391 |    8   |
+-------------------------+--------+
|          Total          |  49183 |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 118459 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  49183 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106532 | 118477 |
+-----------+--------+--------+--------+--------+
