// Seed: 1976214876
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_5;
  module_0(
      id_5, id_3
  );
  assign id_1[1'b0] = id_1;
  id_6(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_3), .id_5(1)
  );
endmodule
