<h1 align="center">Hi ğŸ‘‹, I'm Dhirajzen Bagawath Geetha Kumaravel</h1>
<h3 align="center">Aspiring Design Verification Engineer â€¢ UVM â€¢ SVA â€¢ Constrained-Random â€¢ Functional Coverage</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?color=36BCF7&size=20&center=true&vCenter=true&width=900&lines=MS+Computer+Engineering+%40+NYU+Tandon;Graduating+May+2026;UVM-based+Verification+%7C+SVA+%7C+Functional+Coverage;APB+%7C+I2C+%7C+SPI+%7C+CDC+Async+FIFO" />
</p>

<p align="center">
  Brooklyn, NY â€¢ <a href="mailto:db5309@nyu.edu">db5309@nyu.edu</a> â€¢
  <a href="https://www.linkedin.com/in/dhirajzen30/">LinkedIn</a> â€¢
  <a href="https://github.com/Dhirajzen">GitHub</a>
</p>

---

### ğŸ§  What I Do
ğŸ§ª **UVM-based Functional Verification** (driver/monitor/scoreboard)  
ğŸ² **Constrained-Random Stimulus** + **Self-checking Testbenches**  
ğŸ›¡ï¸ **SystemVerilog Assertions (SVA)** for protocol & safety checks  
ğŸ“Š **Functional Coverage** with coverage closure mindset

---

### ğŸ§° Skills
**Languages:** SystemVerilog â€¢ Verilog â€¢ UVM â€¢ Tcl  
**Tools:** Cadence Virtuoso â€¢ Cadence Genus & Innovus â€¢ Synopsys VCS â€¢ Design Compiler (DC) â€¢ Icarus Verilog â€¢ OpenLane â€¢ Xilinx Vivado  
**Verification & Protocols:** Constrained-random verification â€¢ Functional coverage â€¢ SVA â€¢ AMBA (APB, AXI4) â€¢ SPI â€¢ I2C  
**Other:** RTL-to-GDSII â€¢ STA â€¢ CPU architecture

---

### ğŸ§ª Highlighted Verification Projects
ğŸ”¹ **UVM Verification of APB RAM**  
â€¢ UVM testbench + constrained-random stimulus + SVA; achieved **100% functional coverage**  
â€¢ Implemented error handling via **PSLVERR** detection

ğŸ”¹ **UVM Verification of I2C Bus Controller**  
â€¢ Reusable UVM env (driver/monitor/scoreboard) with **golden memory model**  
â€¢ Constrained-random read/write tests + protocol checks (**START, address, ACK/NACK, STOP**)  
â€¢ Achieved **100% functional coverage**

ğŸ”¹ **Functional Coverage of SPI using UVM**  
â€¢ UVM verification env with constrained-random stimulus + assertions  
â€¢ Functional coverage for **data transmission** and **clock phase scenarios**  
â€¢ Achieved **90% functional coverage**

ğŸ”¹ **Asynchronous FIFO (CDC)**  
â€¢ CDC-safe async FIFO using **Gray-code pointers** + **double-flop synchronizers**  
â€¢ Verified robustness under **varying clock frequencies**, **clock skew**, and **async resets**

---

### ğŸ—ï¸ System / Architecture Work
ğŸ”¹ **RISC-V SoC Design Flow with Debug Modules**  
â€¢ Built RISC-V SoC with MMIO telemetry + instruction trace/debug infra; validated via full-system RTL simulation  
â€¢ Drove design through automated RTL-to-GDSII flow; achieved **300 MHz MMMC timing closure** (TSMC 16 nm PDK)

ğŸ”¹ **Five-Stage MIPS32 Pipelined Processor**  
â€¢ IF/ID/EX/MEM/WB pipeline with hazard detection, forwarding, and branch prediction  
â€¢ Verified correct execution and resolved stalls/data hazards

---

### ğŸ’¼ Experience
**Course Assistant â€” ECE-GY 6443: VLSI System and Architecture (June 2025â€“Present)**  
â€¢ Authored lab manuals & assignments (CMOS inverter schematic/layout, LFSR, SPI)  
â€¢ Built golden/buggy SystemVerilog RTL + self-checking testbenches + automated Autograder  
â€¢ Developed Cadence Liberate tutorial for library characterization and timing model generation



