# 16-bit signed Booth Multiplier
This particular implementation is a high-performance pipelined 16*16bit Booth Multiplier with a 5-stage Wallace tree Structure. It is released subject to the terms of the MIT License which can be found in this distribution of the Verilog code in a file called LICENSE.





