road5.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/road5/sim/road5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
