<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPURegisterBankInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1AMDGPURegisterBankInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPURegisterBankInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">Target/AMDGPU/AMDGPURegisterBankInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_inherit__map" id="allvm_1_1AMDGPURegisterBankInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="17,153,231,178"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="5,79,243,105"/>
<area shape="poly" title=" " alt="" coords="127,119,127,152,121,152,121,119"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="47,5,201,31"/>
<area shape="poly" title=" " alt="" coords="127,46,127,79,121,79,121,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__coll__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_coll__map" id="allvm_1_1AMDGPURegisterBankInfo_coll__map">
<area shape="rect" title=" " alt="" coords="2347,1804,2561,1830"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="2002,1776,2239,1802"/>
<area shape="poly" title=" " alt="" coords="2255,1798,2347,1805,2347,1811,2254,1803"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="1708,1776,1862,1802"/>
<area shape="poly" title=" " alt="" coords="1877,1786,2001,1786,2001,1792,1877,1792"/>
<area shape="rect" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept." alt="" coords="1290,1747,1422,1773"/>
<area shape="poly" title=" " alt="" coords="1437,1762,1707,1781,1707,1786,1437,1768"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="48,1276,121,1302"/>
<area shape="poly" title=" " alt="" coords="99,1314,134,1374,159,1404,189,1429,244,1450,340,1474,603,1524,1028,1592,1155,1610,1254,1620,1353,1631,1480,1652,1575,1666,1615,1676,1665,1696,1697,1714,1727,1735,1772,1774,1768,1778,1723,1739,1694,1718,1663,1701,1614,1681,1574,1671,1479,1657,1353,1637,1253,1625,1154,1615,1027,1597,602,1529,339,1479,242,1455,186,1434,155,1408,129,1377,95,1317"/>
<area shape="rect" href="classllvm_1_1GCNSubtarget.html" title=" " alt="" coords="2051,775,2190,801"/>
<area shape="poly" title=" " alt="" coords="135,1277,403,1226,527,1200,583,1187,589,1178,593,1169,593,1149,594,1129,598,1118,606,1108,632,1089,657,1076,683,1068,708,1064,758,1067,808,1075,857,1084,906,1085,930,1081,954,1072,978,1059,1001,1039,1011,1026,1015,1012,1012,983,1010,953,1014,937,1025,923,1078,881,1129,848,1178,825,1227,810,1275,802,1323,800,1420,807,1521,824,1630,841,1688,847,1749,849,1813,846,1882,838,1981,819,2067,799,2068,804,1982,824,1882,844,1814,852,1749,854,1687,852,1629,846,1520,830,1419,813,1323,805,1276,807,1228,815,1180,830,1131,853,1081,885,1029,927,1019,940,1015,953,1017,982,1020,1013,1016,1028,1005,1043,981,1063,956,1077,931,1086,907,1090,857,1089,807,1081,758,1072,708,1070,684,1073,659,1081,634,1094,610,1112,603,1121,599,1130,599,1150,598,1170,594,1181,585,1191,529,1206,404,1231,136,1282"/>
<area shape="rect" href="classllvm_1_1AMDGPUSubtarget.html" title=" " alt="" coords="406,510,574,535"/>
<area shape="poly" title=" " alt="" coords="96,1262,129,1181,147,1131,161,1079,165,1023,163,948,167,876,174,847,186,826,208,809,232,804,256,806,280,812,304,817,326,819,348,814,370,799,379,783,383,760,384,699,384,637,387,610,393,590,407,572,424,556,458,533,461,538,427,561,411,576,398,593,392,611,389,637,390,699,389,760,384,785,374,803,351,819,327,824,303,822,279,817,255,811,233,809,211,814,190,829,178,849,172,877,169,948,170,1023,166,1080,152,1132,134,1183,101,1264"/>
<area shape="rect" href="classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target." alt="" coords="1708,1290,1862,1315"/>
<area shape="poly" title=" " alt="" coords="104,1313,140,1355,163,1375,189,1391,231,1408,268,1417,301,1422,333,1422,402,1416,488,1412,1357,1412,1415,1409,1474,1400,1587,1374,1684,1341,1753,1313,1755,1318,1686,1346,1589,1379,1475,1406,1416,1414,1357,1417,489,1417,402,1422,334,1427,301,1427,267,1423,229,1413,186,1395,160,1379,136,1358,100,1316"/>
<area shape="rect" href="structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics." alt="" coords="1283,1111,1429,1137"/>
<area shape="poly" title=" " alt="" coords="136,1292,279,1305,467,1320,653,1327,730,1326,788,1321,869,1304,951,1282,1108,1228,1238,1175,1326,1135,1328,1140,1241,1180,1109,1233,953,1287,870,1309,788,1326,730,1331,653,1333,467,1325,279,1310,136,1297"/>
<area shape="rect" href="structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler." alt="" coords="396,1351,584,1377"/>
<area shape="poly" title=" " alt="" coords="109,1311,144,1342,166,1356,189,1366,249,1380,312,1384,372,1381,424,1374,425,1380,372,1387,312,1389,248,1385,187,1371,163,1360,141,1346,105,1315"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="402,899,578,925"/>
<area shape="poly" title=" " alt="" coords="102,1262,138,1223,161,1204,187,1188,214,1178,240,1175,286,1181,308,1183,329,1181,349,1174,370,1157,387,1132,392,1106,390,1080,383,1053,376,1026,373,998,377,969,394,941,416,923,420,927,398,944,382,971,378,998,381,1025,388,1052,395,1079,398,1106,392,1134,374,1161,352,1178,330,1187,308,1188,286,1186,240,1181,215,1183,189,1193,164,1208,142,1227,106,1266"/>
<area shape="rect" href="structllvm_1_1MCExtraProcessorInfo.html" title="Provide extra details about the machine processor." alt="" coords="815,904,1001,930"/>
<area shape="poly" title=" " alt="" coords="134,1269,370,1184,379,1170,382,1156,380,1126,378,1096,383,1081,394,1066,416,1047,438,1036,460,1031,481,1030,528,1032,554,1030,583,1024,745,973,871,928,872,933,746,978,585,1030,555,1035,528,1037,481,1036,460,1037,440,1041,419,1052,398,1069,388,1083,384,1097,385,1126,388,1156,384,1172,373,1188,136,1274"/>
<area shape="rect" href="structllvm_1_1MCRegisterCostEntry.html" title="Specify the cost of a register definition in terms of number of physical register allocated at regist..." alt="" coords="399,846,581,871"/>
<area shape="poly" title=" " alt="" coords="95,1262,129,1181,161,1079,165,1036,165,979,170,924,176,902,186,886,215,875,267,868,398,859,398,864,268,873,216,881,189,890,181,904,175,925,171,979,170,1036,166,1080,134,1183,100,1264"/>
<area shape="rect" href="structllvm_1_1InstrStage.html" title="These values represent a non&#45;pipelined step in the execution of an instruction." alt="" coords="433,1640,547,1666"/>
<area shape="poly" title=" " alt="" coords="93,1316,102,1360,120,1413,149,1466,167,1490,189,1510,212,1524,234,1530,276,1530,321,1526,346,1530,373,1540,408,1562,438,1589,481,1638,477,1642,435,1593,404,1566,370,1545,344,1535,321,1532,277,1535,233,1535,210,1529,186,1514,163,1493,144,1469,116,1415,97,1361,87,1317"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,1971,1448,2042"/>
<area shape="poly" title=" " alt="" coords="1463,1998,1514,1988,1568,1971,1618,1946,1662,1912,1670,1900,1673,1888,1673,1863,1672,1837,1676,1824,1686,1811,1706,1797,1709,1802,1690,1815,1681,1827,1677,1838,1678,1863,1679,1889,1675,1902,1666,1915,1621,1951,1570,1976,1516,1993,1463,2003"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,2021,784,2077"/>
<area shape="poly" title=" " alt="" coords="769,2081,863,2117,918,2133,977,2144,1037,2149,1097,2146,1154,2133,1207,2107,1216,2096,1219,2083,1221,2068,1230,2053,1262,2030,1265,2035,1234,2056,1226,2069,1224,2084,1221,2098,1210,2111,1156,2138,1097,2152,1037,2155,976,2149,917,2138,861,2122,767,2086"/>
<area shape="rect" href="classllvm_1_1DebugEpochBase.html" title=" " alt="" coords="5,1894,164,1919"/>
<area shape="poly" title=" " alt="" coords="147,1921,188,1932,418,1986,612,2029,611,2034,417,1991,187,1937,146,1926"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="404,1912,576,1968"/>
<area shape="poly" title=" " alt="" coords="179,1911,404,1930,403,1935,178,1917"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,2143,784,2198"/>
<area shape="poly" title=" " alt="" coords="114,1927,148,1954,189,1980,300,2034,415,2080,523,2117,613,2145,611,2150,521,2122,413,2085,298,2039,186,1985,145,1958,110,1931"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,1701,784,1757"/>
<area shape="poly" title=" " alt="" coords="101,1880,137,1839,160,1819,186,1803,240,1779,296,1761,411,1737,521,1726,612,1723,612,1729,521,1731,412,1742,298,1766,242,1784,189,1807,164,1823,141,1843,105,1884"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="822,1720,993,1776"/>
<area shape="poly" title=" " alt="" coords="142,1886,187,1874,355,1838,486,1815,788,1766,821,1760,822,1766,788,1772,487,1821,356,1844,188,1880,143,1892"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,1845,784,1901"/>
<area shape="poly" title=" " alt="" coords="178,1899,612,1875,612,1880,179,1904"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="812,1919,1003,1960"/>
<area shape="poly" title=" " alt="" coords="960,1964,993,1979,1028,1990,1088,2001,1150,2007,1264,2009,1263,2014,1150,2012,1088,2006,1027,1995,991,1984,957,1969"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,2066,1448,2136"/>
<area shape="poly" title=" " alt="" coords="933,1971,973,2018,999,2041,1029,2060,1086,2082,1148,2095,1208,2102,1263,2103,1263,2109,1208,2107,1147,2100,1085,2087,1026,2064,996,2046,970,2022,929,1974"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1232,1667,1480,1722"/>
<area shape="poly" title=" " alt="" coords="931,1905,972,1858,1026,1812,1068,1790,1128,1766,1261,1720,1263,1725,1130,1771,1070,1795,1029,1817,976,1862,935,1909"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,1796,1448,1867"/>
<area shape="poly" title=" " alt="" coords="998,1912,1027,1905,1263,1849,1264,1855,1028,1910,999,1918"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1239,1891,1473,1932"/>
<area shape="poly" title=" " alt="" coords="1018,1941,1111,1940,1208,1935,1249,1930,1249,1935,1209,1940,1111,1946,1018,1946"/>
<area shape="poly" title=" " alt="" coords="590,1937,811,1937,811,1942,590,1942"/>
<area shape="poly" title=" " alt="" coords="1462,2096,1515,2087,1569,2072,1620,2047,1642,2030,1662,2010,1676,1986,1681,1962,1678,1937,1673,1913,1667,1888,1665,1863,1670,1837,1686,1811,1706,1796,1709,1801,1690,1815,1675,1839,1670,1863,1672,1887,1678,1911,1684,1936,1686,1962,1681,1988,1666,2014,1645,2034,1623,2051,1571,2077,1516,2093,1463,2101"/>
<area shape="poly" title=" " alt="" coords="798,2175,886,2178,989,2177,1099,2170,1208,2154,1274,2134,1276,2140,1209,2160,1100,2175,989,2182,886,2183,798,2180"/>
<area shape="poly" title=" " alt="" coords="1495,1713,1664,1748,1747,1773,1745,1778,1663,1753,1494,1718"/>
<area shape="poly" title=" " alt="" coords="798,1707,812,1705,923,1693,1010,1688,1208,1689,1232,1689,1232,1695,1208,1694,1010,1693,923,1698,812,1710,799,1712"/>
<area shape="poly" title=" " alt="" coords="1463,1819,1663,1799,1707,1794,1708,1800,1664,1804,1463,1824"/>
<area shape="poly" title=" " alt="" coords="1009,1760,1209,1796,1264,1807,1263,1813,1208,1801,1008,1766"/>
<area shape="poly" title=" " alt="" coords="1487,1895,1576,1873,1621,1857,1662,1837,1674,1824,1686,1811,1710,1800,1712,1805,1689,1815,1678,1828,1665,1841,1623,1862,1578,1879,1488,1900"/>
<area shape="poly" title=" " alt="" coords="798,1849,907,1829,1026,1814,1083,1810,1135,1811,1178,1817,1210,1829,1220,1841,1224,1854,1226,1867,1234,1878,1251,1889,1248,1893,1230,1882,1221,1869,1218,1855,1216,1844,1207,1834,1176,1822,1134,1816,1083,1816,1027,1819,907,1834,799,1854"/>
<area shape="poly" title=" " alt="" coords="2133,814,2451,1803,2446,1804,2128,816"/>
<area shape="rect" href="classAMDGPUGenSubtargetInfo.html" title=" " alt="" coords="1694,587,1876,613"/>
<area shape="poly" title=" " alt="" coords="1892,602,1936,612,1979,629,2025,663,2064,703,2094,743,2114,773,2110,776,2090,746,2060,707,2022,667,1977,634,1935,617,1890,607"/>
<area shape="poly" title=" " alt="" coords="527,541,557,563,586,590,594,602,597,612,601,621,610,629,649,650,684,661,717,665,750,664,819,654,906,648,1786,648,1835,652,1884,662,1931,678,1975,697,2051,738,2103,772,2100,776,2048,743,1973,702,1929,683,1882,667,1834,657,1786,653,906,653,820,660,750,670,717,671,683,666,647,655,606,634,597,625,592,614,589,604,582,593,554,567,524,546"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="62,376,107,402"/>
<area shape="poly" title=" " alt="" coords="89,361,100,321,119,274,147,228,165,208,186,191,226,168,262,156,297,151,330,151,401,161,489,168,1786,168,1837,174,1883,190,1924,216,1959,250,1990,291,2017,336,2040,386,2060,438,2089,543,2107,641,2121,774,2116,774,2102,642,2083,544,2055,439,2035,388,2013,339,1986,294,1955,254,1920,220,1881,195,1836,179,1786,173,488,173,400,166,330,157,297,156,264,161,228,173,189,195,169,212,151,231,123,277,105,323,94,362"/>
<area shape="poly" title=" " alt="" coords="122,388,256,398,324,407,373,420,407,439,437,463,480,507,476,511,433,467,404,443,371,425,323,412,255,403,122,393"/>
<area shape="poly" title=" " alt="" coords="91,361,104,327,123,289,151,252,186,223,235,201,278,196,322,204,373,223,439,254,496,289,545,327,586,367,622,409,654,453,709,543,763,634,793,680,827,725,866,768,912,811,966,851,1029,889,1054,900,1077,905,1119,906,1161,908,1185,914,1210,927,1237,947,1261,970,1303,1023,1333,1073,1351,1109,1347,1112,1328,1075,1298,1026,1257,974,1233,951,1207,931,1183,919,1161,913,1119,911,1076,911,1052,905,1026,894,963,855,908,815,862,772,823,728,789,683,758,637,704,545,649,456,618,412,583,371,541,331,493,294,437,259,371,227,320,209,278,201,237,206,189,227,154,255,128,291,108,330,96,363"/>
<area shape="rect" href="structllvm_1_1MCRegisterFileDesc.html" title="A register file descriptor." alt="" coords="402,604,578,630"/>
<area shape="poly" title=" " alt="" coords="108,411,143,447,189,479,215,490,238,495,281,496,323,498,347,505,373,517,386,531,398,546,435,577,469,601,466,606,432,581,394,550,382,534,370,522,345,510,323,504,280,501,237,500,213,495,186,484,140,451,104,415"/>
<area shape="poly" title=" " alt="" coords="95,415,107,451,126,494,154,536,189,570,213,582,236,587,280,582,325,578,349,584,374,598,393,633,426,705,485,844,480,846,421,707,388,635,370,602,347,589,324,584,281,587,236,592,212,587,186,574,149,539,122,497,102,453,90,417"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="61,603,108,629"/>
<area shape="poly" title=" " alt="" coords="92,588,106,556,126,521,152,487,186,461,235,442,277,439,320,448,372,461,427,482,470,507,468,511,425,487,371,466,319,453,277,445,236,447,189,466,156,491,130,524,111,559,97,590"/>
<area shape="poly" title=" " alt="" coords="93,643,143,898,171,1028,182,1071,190,1090,211,1106,234,1111,257,1111,280,1107,304,1104,327,1103,351,1110,374,1127,387,1146,394,1165,392,1203,387,1241,389,1261,398,1282,412,1303,430,1321,467,1348,464,1353,427,1325,408,1306,393,1285,384,1262,382,1241,386,1202,388,1166,383,1149,370,1131,348,1115,327,1109,304,1109,281,1113,257,1116,233,1117,209,1110,186,1094,177,1073,166,1030,137,899,88,644"/>
<area shape="poly" title=" " alt="" coords="108,638,143,672,189,703,215,712,240,714,286,709,307,707,329,709,351,717,374,734,387,752,392,771,387,809,383,846,386,864,398,882,416,896,413,900,394,885,381,866,377,846,382,808,386,772,382,755,370,738,349,721,328,714,308,712,286,714,240,719,214,717,186,708,140,676,104,641"/>
<area shape="poly" title=" " alt="" coords="112,591,146,569,187,552,238,540,279,536,321,540,372,552,401,561,428,575,472,601,469,606,426,579,399,566,371,557,320,545,279,541,239,545,188,557,149,574,115,596"/>
<area shape="rect" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="1742,688,1828,714"/>
<area shape="poly" title=" " alt="" coords="1843,713,1979,748,2070,772,2068,777,1977,753,1841,718"/>
<area shape="rect" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html" title=" " alt="" coords="1705,738,1865,779"/>
<area shape="poly" title=" " alt="" coords="1880,764,2051,779,2050,784,1880,769"/>
<area shape="poly" title=" " alt="" coords="1800,1276,2109,799,2113,802,1805,1279"/>
<area shape="poly" title=" " alt="" coords="1403,1140,1753,1287,1751,1291,1401,1145"/>
<area shape="poly" title=" " alt="" coords="1313,1095,1326,1087,1356,1084,1381,1086,1397,1092,1401,1102,1394,1112,1390,1109,1396,1102,1393,1096,1380,1092,1356,1089,1328,1092,1316,1100"/>
<area shape="poly" title=" " alt="" coords="599,1365,757,1365,938,1356,1024,1346,1101,1332,1164,1312,1188,1299,1206,1286,1216,1274,1220,1262,1220,1236,1218,1209,1222,1194,1230,1179,1262,1152,1300,1135,1302,1140,1265,1157,1234,1183,1227,1196,1223,1209,1225,1236,1226,1263,1221,1277,1210,1290,1191,1304,1166,1316,1102,1337,1025,1351,938,1361,757,1370,599,1370"/>
<area shape="rect" title=" " alt="" coords="65,1590,104,1615"/>
<area shape="poly" title=" " alt="" coords="118,1601,258,1606,476,1610,736,1608,1003,1594,1193,1585,1342,1580,1412,1571,1486,1556,1568,1531,1663,1495,1733,1461,1785,1428,1830,1386,1880,1326,1916,1271,1936,1224,1952,1173,1976,1111,2111,800,2116,802,1980,1113,1957,1175,1941,1226,1921,1274,1884,1329,1834,1390,1788,1433,1736,1466,1665,1499,1570,1536,1488,1561,1413,1577,1342,1585,1193,1591,1003,1600,736,1613,476,1615,258,1611,118,1607"/>
<area shape="poly" title=" " alt="" coords="118,1595,371,1555,394,1536,414,1513,447,1462,470,1413,482,1376,487,1378,475,1415,452,1465,419,1517,397,1540,373,1560,119,1600"/>
<area shape="poly" title=" " alt="" coords="118,1613,188,1633,253,1643,319,1649,433,1652,432,1657,319,1654,253,1648,187,1639,117,1618"/>
<area shape="poly" title=" " alt="" coords="560,926,1301,1108,1300,1113,559,931"/>
<area shape="rect" href="classuint16__t.html" title=" " alt="" coords="51,1042,118,1067"/>
<area shape="poly" title=" " alt="" coords="133,1058,195,1065,266,1068,329,1065,353,1059,370,1051,380,1039,385,1027,383,1000,381,971,384,955,394,940,419,923,422,927,398,944,389,958,386,971,388,999,390,1028,385,1042,373,1055,355,1064,330,1070,266,1074,195,1070,132,1063"/>
<area shape="rect" href="structllvm_1_1InstrItinerary.html" title="An itinerary represents the scheduling information for an instruction." alt="" coords="845,1111,971,1137"/>
<area shape="poly" title=" " alt="" coords="98,1080,112,1109,132,1140,157,1170,189,1193,236,1211,276,1212,371,1193,433,1182,481,1170,526,1153,583,1125,594,1116,607,1108,672,1095,738,1093,801,1098,853,1108,852,1113,800,1104,738,1098,673,1100,609,1113,597,1120,585,1130,528,1157,482,1175,434,1187,372,1198,277,1217,235,1216,186,1198,154,1174,128,1144,108,1111,94,1082"/>
<area shape="poly" title=" " alt="" coords="87,1026,100,948,121,846,150,751,167,713,186,688,209,672,230,663,252,659,273,659,318,663,343,662,371,657,456,628,458,633,372,662,344,667,318,668,273,665,252,665,232,668,211,676,190,692,172,716,155,752,126,848,105,949,92,1027"/>
<area shape="poly" title=" " alt="" coords="980,1138,1212,1191,1504,1253,1708,1288,1707,1293,1503,1258,1211,1197,979,1143"/>
<area shape="poly" title=" " alt="" coords="986,1121,1282,1121,1282,1126,986,1126"/>
<area shape="rect" title=" " alt="" coords="460,1246,520,1271"/>
<area shape="poly" title=" " alt="" coords="533,1250,560,1240,582,1225,592,1207,592,1188,594,1169,606,1151,640,1141,702,1133,844,1124,844,1129,702,1138,641,1146,610,1155,599,1171,598,1189,597,1208,586,1228,562,1245,535,1255"/>
<area shape="poly" title=" " alt="" coords="980,931,1028,941,1079,947,1121,948,1161,953,1210,972,1256,1003,1296,1042,1327,1079,1348,1109,1344,1112,1323,1083,1292,1045,1252,1008,1207,977,1160,958,1121,954,1079,953,1027,947,979,936"/>
<area shape="poly" title=" " alt="" coords="523,637,889,901,886,906,520,641"/>
<area shape="poly" title=" " alt="" coords="596,870,814,901,814,907,595,876"/>
<area shape="poly" title=" " alt="" coords="525,1630,648,1566,728,1532,811,1505,878,1490,940,1481,998,1477,1052,1476,1153,1483,1248,1495,1341,1502,1438,1499,1489,1491,1544,1478,1601,1458,1662,1431,1700,1405,1732,1373,1774,1314,1778,1317,1736,1376,1704,1409,1665,1435,1603,1463,1545,1483,1491,1497,1439,1505,1341,1508,1248,1500,1153,1489,1052,1482,998,1482,940,1486,879,1495,813,1510,730,1537,651,1571,527,1635"/>
<area shape="rect" href="classuint64__t.html" title=" " alt="" coords="51,1718,118,1743"/>
<area shape="poly" title=" " alt="" coords="133,1730,243,1727,308,1720,371,1707,423,1687,466,1664,468,1669,425,1692,372,1712,308,1725,243,1732,133,1735"/>
<area shape="rect" title=" " alt="" coords="22,1668,147,1694"/>
<area shape="poly" title=" " alt="" coords="161,1683,262,1685,371,1679,443,1664,445,1669,372,1684,262,1691,161,1689"/>
<area shape="rect" href="classllvm_1_1SelectionDAGTargetInfo.html" title="Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process..." alt="" coords="1688,803,1882,829"/>
<area shape="poly" title=" " alt="" coords="1897,806,1978,800,2050,793,2051,798,1978,805,1897,812"/>
<area shape="rect" href="classllvm_1_1SIRegisterInfo.html" title=" " alt="" coords="2052,1826,2189,1851"/>
<area shape="poly" title=" " alt="" coords="2204,1831,2323,1824,2347,1822,2347,1828,2324,1829,2204,1837"/>
<area shape="rect" href="classAMDGPUGenRegisterInfo.html" title=" " alt="" coords="1697,1826,1873,1851"/>
<area shape="poly" title=" " alt="" coords="1887,1836,2051,1836,2051,1841,1887,1841"/>
<area shape="rect" href="classllvm_1_1SIInstrInfo.html" title=" " alt="" coords="2064,1875,2178,1901"/>
<area shape="poly" title=" " alt="" coords="2192,1873,2323,1848,2404,1828,2405,1833,2324,1853,2193,1879"/>
<area shape="rect" href="classAMDGPUGenInstrInfo.html" title=" " alt="" coords="1709,1875,1861,1901"/>
<area shape="poly" title=" " alt="" coords="1876,1885,2063,1885,2063,1890,1876,1890"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4a2188152bd06bdcbbbc6e200395a6d0" id="r_a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33fd387b81b22c1074a78d30192fea" id="r_a1d33fd387b81b22c1074a78d30192fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a> (<a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d33fd387b81b22c1074a78d30192fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578172134538b718906c8255c4d0eb6a" id="r_a578172134538b718906c8255c4d0eb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; Range, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a578172134538b718906c8255c4d0eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs.  <br /></td></tr>
<tr class="separator:a578172134538b718906c8255c4d0eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af693d8401a06eab53b8b5b2d6df05243" id="r_af693d8401a06eab53b8b5b2d6df05243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af693d8401a06eab53b8b5b2d6df05243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8054fd66e07e0d1b528b890a8554a290" id="r_a8054fd66e07e0d1b528b890a8554a290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8054fd66e07e0d1b528b890a8554a290">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8054fd66e07e0d1b528b890a8554a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24440df02989c99abd91167e9e143e1" id="r_af24440df02989c99abd91167e9e143e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24440df02989c99abd91167e9e143e1">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af24440df02989c99abd91167e9e143e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08f356ffc589b235ea7a767ed09331d" id="r_ac08f356ffc589b235ea7a767ed09331d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac08f356ffc589b235ea7a767ed09331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed896b56b0c65ef8efa59f57678b23e" id="r_abed896b56b0c65ef8efa59f57678b23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abed896b56b0c65ef8efa59f57678b23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06010b168d1560e305bedddb74ab5921" id="r_a06010b168d1560e305bedddb74ab5921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a06010b168d1560e305bedddb74ab5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5e2013d4605db2e56f9e094b0f44b" id="r_a52a5e2013d4605db2e56f9e094b0f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RSrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a52a5e2013d4605db2e56f9e094b0f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf49a8e95b46f26d4977f6fa5d56da26" id="r_abf49a8e95b46f26d4977f6fa5d56da26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf49a8e95b46f26d4977f6fa5d56da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae970f1f2282bb17dad3a3050c6c41888" id="r_ae970f1f2282bb17dad3a3050c6c41888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae970f1f2282bb17dad3a3050c6c41888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367653388456c67ece31ff347e08cce6" id="r_a367653388456c67ece31ff347e08cce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a367653388456c67ece31ff347e08cce6">applyMappingMAD_64_32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a367653388456c67ece31ff347e08cce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e4d60d30f6101d9aedbc3e0e13bc0" id="r_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle register layout difference for f16 images for some subtargets.  <br /></td></tr>
<tr class="separator:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924254734e306adcc8cdcd0e2a3544c" id="r_a0924254734e306adcc8cdcd0e2a3544c"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0924254734e306adcc8cdcd0e2a3544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8096db0f3faef0f2b85f2ed8c0975e2e" id="r_a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>.  <br /></td></tr>
<tr class="separator:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f1e23c69340ff634ea8bbb015e6d0" id="r_a941f1e23c69340ff634ea8bbb015e6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a941f1e23c69340ff634ea8bbb015e6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the mapping for a pointer argument.  <br /></td></tr>
<tr class="separator:a941f1e23c69340ff634ea8bbb015e6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f99fec329ba9cbb633996ee0452363" id="r_a61f99fec329ba9cbb633996ee0452363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61f99fec329ba9cbb633996ee0452363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc45f557d3d69066e2c03a39ca51793" id="r_a5bc45f557d3d69066e2c03a39ca51793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">Default</a>=AMDGPU::VGPRRegBankID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bc45f557d3d69066e2c03a39ca51793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d61301ea33c4f27021c50ae9e8bdf" id="r_a854d61301ea33c4f27021c50ae9e8bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a854d61301ea33c4f27021c50ae9e8bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dca2bae7706ebd6d1d1681137040243" id="r_a6dca2bae7706ebd6d1d1681137040243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6dca2bae7706ebd6d1d1681137040243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa289ec10ccb3fb0a928a8609b3724" id="r_acefa289ec10ccb3fb0a928a8609b3724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acefa289ec10ccb3fb0a928a8609b3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ca36ce602ebf9224694d163064009" id="r_a909ca36ce602ebf9224694d163064009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> HalfTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a909ca36ce602ebf9224694d163064009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>.  <br /></td></tr>
<tr class="separator:a909ca36ce602ebf9224694d163064009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a" id="r_a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d554817cae8090009510677635a1c7b" id="r_a9d554817cae8090009510677635a1c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9d554817cae8090009510677635a1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8badc0c5eeec688355e80d3f116ac3" id="r_a3d8badc0c5eeec688355e80d3f116ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d8badc0c5eeec688355e80d3f116ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9561c2ca7dd4fcd8cf869156fbc79d79" id="r_a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a764fec0343cb91d369059651a11e4" id="r_af5a764fec0343cb91d369059651a11e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af5a764fec0343cb91d369059651a11e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8269780a1b283db0509e18d3f99d92" id="r_aba8269780a1b283db0509e18d3f99d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba8269780a1b283db0509e18d3f99d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a779141ce10443d7b7d15b7ca76160" id="r_ae6a779141ce10443d7b7d15b7ca76160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6a779141ce10443d7b7d15b7ca76160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1babbd49300ea60d3fe16eb5472749" id="r_abb1babbd49300ea60d3fe16eb5472749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb1babbd49300ea60d3fe16eb5472749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d74d69cbd37e794e77ff37aa8d3401" id="r_a27d74d69cbd37e794e77ff37aa8d3401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a27d74d69cbd37e794e77ff37aa8d3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fc1282cd157921c7f0900b73c63dd" id="r_a542fc1282cd157921c7f0900b73c63dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a542fc1282cd157921c7f0900b73c63dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eccc4e20c9a72b79a429c6b3e23381" id="r_a08eccc4e20c9a72b79a429c6b3e23381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a08eccc4e20c9a72b79a429c6b3e23381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B.  <br /></td></tr>
<tr class="separator:a08eccc4e20c9a72b79a429c6b3e23381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac390939d904c03a62f806bac6ae2626c" id="r_ac390939d904c03a62f806bac6ae2626c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">CurBank</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac390939d904c03a62f806bac6ae2626c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of using <code>ValMapping</code> to decompose a register.  <br /></td></tr>
<tr class="separator:ac390939d904c03a62f806bac6ae2626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fe77055b01a82e1a53e7798cef110a" id="r_a53fe77055b01a82e1a53e7798cef110a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a53fe77055b01a82e1a53e7798cef110a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a register bank that covers <code>RC</code>.  <br /></td></tr>
<tr class="separator:a53fe77055b01a82e1a53e7798cef110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65adad01ce4004d6fe95c5b740190ab" id="r_ab65adad01ce4004d6fe95c5b740190ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab65adad01ce4004d6fe95c5b740190ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the alternative mappings for <code>MI</code>.  <br /></td></tr>
<tr class="separator:ab65adad01ce4004d6fe95c5b740190ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb21f77ed3dc15eb330b93b3efaa94ba" id="r_abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>.  <br /></td></tr>
<tr class="separator:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698" id="r_a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a7af7bb833a1702eacc1b0974ee514698">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7af7bb833a1702eacc1b0974ee514698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a96b1c6181f78fcdb7aba634c687d20a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any.  <br /></td></tr>
<tr class="separator:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a1509c98e8ac62e07011d2915c527ad16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aa67fe0dd995134920cbffc441302c2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa67fe0dd995134920cbffc441302c2ce">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a93a0a8ab06630d5406ef007e182bc05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a955b1188aace2fd0ff954c427821b49a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the total number of register banks.  <br /></td></tr>
<tr class="separator:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_abe3557a319298bbcb38531c7c3785898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9ad9f326100ec08e3cde9f430fcb36f1">getInstrPossibleMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the possible mapping for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a3e0abb5e64000fe871b5dd65f144e27b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b">applyMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>.  <br /></td></tr>
<tr class="separator:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a03400563b62282df90443c4893d1f0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aca0f86b578b560c1ea67d71987c1df57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aca0f86b578b560c1ea67d71987c1df57">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>.  <br /></td></tr>
<tr class="separator:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>, <a class="el" href="classunsigned.html">unsigned</a> Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping, <a class="el" href="classunsigned.html">unsigned</a> NumOperands) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a640c554d91abd68270b79cdef71b99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ada542413c7089fe35272a9ec47c19116" id="r_ada542413c7089fe35272a9ec47c19116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada542413c7089fe35272a9ec47c19116">Subtarget</a></td></tr>
<tr class="separator:ada542413c7089fe35272a9ec47c19116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef42b99585e128b23a4980bc0bc1824" id="r_afef42b99585e128b23a4980bc0bc1824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a></td></tr>
<tr class="separator:afef42b99585e128b23a4980bc0bc1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f70ec47e4b324901ebbb23573157d" id="r_a774f70ec47e4b324901ebbb23573157d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774f70ec47e4b324901ebbb23573157d">TII</a></td></tr>
<tr class="separator:a774f70ec47e4b324901ebbb23573157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo" id="r_ac89dbbb6460391f27fb352c20c600769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td></tr>
<tr class="memdesc:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenient type to represent the alternatives for mapping an instruction.  <br /></td></tr>
<tr class="separator:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)</td></tr>
<tr class="memdesc:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper method to apply something that is like the default mapping.  <br /></td></tr>
<tr class="separator:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>.  <br /></td></tr>
<tr class="separator:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a></td></tr>
<tr class="memdesc:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by target independent code.  <br /></td></tr>
<tr class="separator:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_aabde40ed6dff50ce0fc5922ce428c79d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a> - 1</td></tr>
<tr class="memdesc:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by the default constructor.  <br /></td></tr>
<tr class="separator:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a7a0e8ec60913f179f850e8c36cf07b0c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a> (<a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **<a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a>)</td></tr>
<tr class="memdesc:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances.  <br /></td></tr>
<tr class="separator:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a3a09b5d459b62b61b338fe86afaecaf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a> ()</td></tr>
<tr class="memdesc:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This constructor is meaningless.  <br /></td></tr>
<tr class="separator:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab5092c9e3173624b66ddbec3e360101d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>)</td></tr>
<tr class="memdesc:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_adce46b4a1539a9a9ff0fbb77ab3b0068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MinimalPhysRegClass for Reg.  <br /></td></tr>
<tr class="separator:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_af5535a05921d5db8486cc4ce527b066f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get the mapping of <code>MI</code>.  <br /></td></tr>
<tr class="separator:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>.  <br /></td></tr>
<tr class="separator:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a85689f6171de434d7b01fdd1854e3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *BreakDown, <a class="el" href="classunsigned.html">unsigned</a> NumBreakDowns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplParams" colspan="2">template&lt;typename Iterator &gt; </td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a> (Iterator Begin, Iterator End) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>.  <br /></td></tr>
<tr class="separator:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a724d32daf4f554526f15b36eab12e129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a724d32daf4f554526f15b36eab12e129">getOperandsMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>.  <br /></td></tr>
<tr class="separator:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_acb92f4f15dbcf2c4fb654108ed026353"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acb92f4f15dbcf2c4fb654108ed026353">getOperandsMapping</a> (std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9af995a46deda6c89c20ce3ef37a295c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td></tr>
<tr class="memdesc:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the set of supported register banks.  <br /></td></tr>
<tr class="separator:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td></tr>
<tr class="memdesc:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of register banks.  <br /></td></tr>
<tr class="separator:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9b40eeafea1db4840a2c4b387b58fd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td></tr>
<tr class="memdesc:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7dab548e7fc3841c9e8d465665c74ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td></tr>
<tr class="memdesc:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7c9ef15d9d7fcf121f2ccd38ac18b441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td></tr>
<tr class="memdesc:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a88ed627477e18a1f994dfe07c55414ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td></tr>
<tr class="memdesc:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_aa184b7fc50428ff89191311836458be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td></tr>
<tr class="memdesc:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting the minimal register class of a physreg is expensive.  <br /></td></tr>
<tr class="separator:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00042">42</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a542fc1282cd157921c7f0900b73c63dd" name="a542fc1282cd157921c7f0900b73c63dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542fc1282cd157921c7f0900b73c63dd">&#9670;&#160;</a></span>AMDGPURegisterBankInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00196">196</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00087">llvm::call_once()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7af7bb833a1702eacc1b0974ee514698" name="a7af7bb833a1702eacc1b0974ee514698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af7bb833a1702eacc1b0974ee514698">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">297</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00074">Operands</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a317794ba2e8cf8f07ca39ade5115d66a" name="a317794ba2e8cf8f07ca39ade5115d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317794ba2e8cf8f07ca39ade5115d66a">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae970f1f2282bb17dad3a3050c6c41888" name="ae970f1f2282bb17dad3a3050c6c41888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae970f1f2282bb17dad3a3050c6c41888">&#9670;&#160;</a></span>applyMappingBFE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingBFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Signed</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">1453</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00152">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04884">Signed</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abed896b56b0c65ef8efa59f57678b23e" name="abed896b56b0c65ef8efa59f57678b23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed896b56b0c65ef8efa59f57678b23e">&#9670;&#160;</a></span>applyMappingDynStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingDynStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01162">1162</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00111">llvm::assumeAligned()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Alignment_8h_source.html#l00208">llvm::Log2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00047">llvm::TargetFrameLowering::StackGrowsDown</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a52a5e2013d4605db2e56f9e094b0f44b" name="a52a5e2013d4605db2e56f9e094b0f44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a5e2013d4605db2e56f9e094b0f44b">&#9670;&#160;</a></span>applyMappingImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingImage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RSrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01209">1209</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a8096db0f3faef0f2b85f2ed8c0975e2e" name="a8096db0f3faef0f2b85f2ed8c0975e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8096db0f3faef0f2b85f2ed8c0975e2e">&#9670;&#160;</a></span>applyMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> AMDGPURegisterBankInfo::applyMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">2116</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01162">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01209">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">applyMappingSBufferLoad()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01849">buildVCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00972">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01010">constrainOpWithReadfirstlane()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01905">extendLow32IntoHigh32()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="Constants_8cpp_source.html#l00887">llvm::ConstantInt::get()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01712">getExtendOp()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00671">getHalfSizedType()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="Type_8cpp_source.html#l00241">llvm::Type::getInt32Ty()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07564">llvm::LegalizerHelper::lowerAbsToMaxNeg()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00905">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01884">reinsertVectorIndexAdd()</a>, <a class="el" href="STLExtras_8h_source.html#l00484">llvm::reverse()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00663">setRegsToType()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04884">Signed</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01037">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">split64BitValueForMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01752">substituteSimpleCopyRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01730">unpackV2S16ToS32()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02031">llvm::LegalizerHelper::widenScalar()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a06010b168d1560e305bedddb74ab5921" name="a06010b168d1560e305bedddb74ab5921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06010b168d1560e305bedddb74ab5921">&#9670;&#160;</a></span>applyMappingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">1050</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04128">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01125">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00235">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">isScalarLoadLegal()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00905">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04033">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01025">splitUnequalType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01041">widen96To128()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a367653388456c67ece31ff347e08cce6" name="a367653388456c67ece31ff347e08cce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367653388456c67ece31ff347e08cce6">&#9670;&#160;</a></span>applyMappingMAD_64_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingMAD_64_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">1560</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">buildReadFirstLane()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00182">llvm::AMDGPUSubtarget::hasSMulHi()</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="PatternMatch_8h_source.html#l00524">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abf49a8e95b46f26d4977f6fa5d56da26" name="abf49a8e95b46f26d4977f6fa5d56da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf49a8e95b46f26d4977f6fa5d56da26">&#9670;&#160;</a></span>applyMappingSBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingSBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">1334</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01248">setBufferOffsets()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af693d8401a06eab53b8b5b2d6df05243" name="af693d8401a06eab53b8b5b2d6df05243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af693d8401a06eab53b8b5b2d6df05243">&#9670;&#160;</a></span>buildReadFirstLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::buildReadFirstLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">684</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01010">constrainOpWithReadfirstlane()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a4a2188152bd06bdcbbbc6e200395a6d0" name="a4a2188152bd06bdcbbbc6e200395a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2188152bd06bdcbbbc6e200395a6d0">&#9670;&#160;</a></span>buildVCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::buildVCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01849">1849</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a1d33fd387b81b22c1074a78d30192fea" name="a1d33fd387b81b22c1074a78d30192fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33fd387b81b22c1074a78d30192fea">&#9670;&#160;</a></span>collectWaterfallOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::collectWaterfallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00972">972</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00987">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="ac08f356ffc589b235ea7a767ed09331d" name="ac08f356ffc589b235ea7a767ed09331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08f356ffc589b235ea7a767ed09331d">&#9670;&#160;</a></span>constrainOpWithReadfirstlane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> AMDGPURegisterBankInfo::constrainOpWithReadfirstlane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01010">1010</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">buildReadFirstLane()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a08eccc4e20c9a72b79a429c6b3e23381" name="a08eccc4e20c9a72b79a429c6b3e23381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eccc4e20c9a72b79a429c6b3e23381">&#9670;&#160;</a></span>copyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::copyCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B. </p>
<p>Since register banks may cover different size, <code>Size</code> specifies what will be the size in bits that will be copied around.</p>
<dl class="section note"><dt>Note</dt><dd>Since this is a copy, both registers have the same size. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00613">llvm::RegisterBankInfo::copyCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">isVectorRegisterBank()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="af24440df02989c99abd91167e9e143e1" name="af24440df02989c99abd91167e9e143e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24440df02989c99abd91167e9e143e1">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01002">1002</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a578172134538b718906c8255c4d0eb6a" name="a578172134538b718906c8255c4d0eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578172134538b718906c8255c4d0eb6a">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Range</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs. </p>
<p>If any of the required SGPR operands are VGPRs, perform a waterfall loop to execute the instruction for each unique combination of values in all lanes in the wave. The block will be split such that rest of the instructions are moved to a new block.</p>
<p>Essentially performs this loop: Save Execution Mask For (Lane : Wavefront) { Enable Lane, Disable all other lanes SGPR = read SGPR value for current lane from VGPR VGPRResult[Lane] = use_op SGPR } Restore Execution Mask</p>
<p>There is additional complexity to try for compare values to identify the unique values used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">756</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00772">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">buildReadFirstLane()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00446">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00331">llvm::SIRegisterInfo::getWaveMaskRegClass()</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00889">llvm::MachineFunction::insert()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01275">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01209">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01002">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00987">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a8054fd66e07e0d1b528b890a8554a290" name="a8054fd66e07e0d1b528b890a8554a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8054fd66e07e0d1b528b890a8554a290">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00987">987</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00972">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="acefa289ec10ccb3fb0a928a8609b3724" name="acefa289ec10ccb3fb0a928a8609b3724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa289ec10ccb3fb0a928a8609b3724">&#9670;&#160;</a></span>getAGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getAGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03516">3516</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ac390939d904c03a62f806bac6ae2626c" name="ac390939d904c03a62f806bac6ae2626c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac390939d904c03a62f806bac6ae2626c">&#9670;&#160;</a></span>getBreakDownCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getBreakDownCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValMapping</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>CurBank</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of using <code>ValMapping</code> to decompose a register. </p>
<p>This is similar to <a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381" title="Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.">copyCost</a>, except for cases where multiple copy-like operations need to be inserted. If the register is used as a source operand and already has a bank assigned, <code>CurBank</code> is non-null. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00249">249</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="abb1babbd49300ea60d3fe16eb5472749" name="abb1babbd49300ea60d3fe16eb5472749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1babbd49300ea60d3fe16eb5472749">&#9670;&#160;</a></span>getDefaultMappingAllVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingAllVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03364">3364</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="aba8269780a1b283db0509e18d3f99d92" name="aba8269780a1b283db0509e18d3f99d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8269780a1b283db0509e18d3f99d92">&#9670;&#160;</a></span>getDefaultMappingSOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingSOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03322">3322</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ae6a779141ce10443d7b7d15b7ca76160" name="ae6a779141ce10443d7b7d15b7ca76160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a779141ce10443d7b7d15b7ca76160">&#9670;&#160;</a></span>getDefaultMappingVOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingVOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03340">3340</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a27d74d69cbd37e794e77ff37aa8d3401" name="a27d74d69cbd37e794e77ff37aa8d3401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d74d69cbd37e794e77ff37aa8d3401">&#9670;&#160;</a></span>getImageMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getImageMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RsrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03383">3383</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ab65adad01ce4004d6fe95c5b740190ab" name="ab65adad01ce4004d6fe95c5b740190ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65adad01ce4004d6fe95c5b740190ab">&#9670;&#160;</a></span>getInstrAlternativeMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the alternative mappings for <code>MI</code>. </p>
<p>Alternative in the sense different from getInstrMapping. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">453</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00247">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00430">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">isScalarLoadLegal()</a>, <a class="el" href="AMDGPU_8h_source.html#l00375">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPU_8h_source.html#l00376">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a9d554817cae8090009510677635a1c7b" name="a9d554817cae8090009510677635a1c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d554817cae8090009510677635a1c7b">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00430">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="a3d8badc0c5eeec688355e80d3f116ac3" name="a3d8badc0c5eeec688355e80d3f116ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8badc0c5eeec688355e80d3f116ac3">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsicWSideEffects()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">374</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00430">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="abb21f77ed3dc15eb330b93b3efaa94ba" name="abb21f77ed3dc15eb330b93b3efaa94ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb21f77ed3dc15eb330b93b3efaa94ba">&#9670;&#160;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> mapping that would cause a VGPR to SGPR generated is illegal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">3533</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00623">llvm::RegisterBankInfo::cannotCopy()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03516">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03364">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03322">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03340">getDefaultMappingVOP()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03383">getImageMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00159">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00533">llvm::RegisterBankInfo::getInvalidInstructionMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03288">getMappingType()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">getRegBankID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03497">getSGPROpMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00294">llvm::RegisterBankInfo::getValueMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03508">getVGPROpMapping()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00330">llvm::GCNSubtarget::hasFullRate64Ops()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00851">llvm::GCNSubtarget::hasScalarCompareEq64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00404">llvm::GCNSubtarget::hasScalarMulHiInsts()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">isSALUMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00253">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03272">regBankBoolUnion()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03257">regBankUnion()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a61f99fec329ba9cbb633996ee0452363" name="a61f99fec329ba9cbb633996ee0452363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f99fec329ba9cbb633996ee0452363">&#9670;&#160;</a></span>getInstrMappingForLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMappingForLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">3442</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00247">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00418">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">isScalarLoadLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00482">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9561c2ca7dd4fcd8cf869156fbc79d79" name="a9561c2ca7dd4fcd8cf869156fbc79d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9561c2ca7dd4fcd8cf869156fbc79d79">&#9670;&#160;</a></span>getMappingType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getMappingType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03288">3288</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03257">regBankUnion()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a53fe77055b01a82e1a53e7798cef110a" name="a53fe77055b01a82e1a53e7798cef110a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fe77055b01a82e1a53e7798cef110a">&#9670;&#160;</a></span>getRegBankFromRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; AMDGPURegisterBankInfo::getRegBankFromRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a register bank that covers <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>RC</code> is a user-defined register class (as opposed as one generated by TableGen).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The mapping RC -&gt; RegBank could be built while adding the coverage for the register banks. However, we do not do it, because, at least for now, we only need this information for register classes that are used in the description of instruction. In other words, there are just a handful of them and we do not want to waste space.</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo</a></b></dt><dd>This should be TableGen'ed. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a9a3a4079fc2830c334da4406288bce24">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">275</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00203">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00186">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a5bc45f557d3d69066e2c03a39ca51793" name="a5bc45f557d3d69066e2c03a39ca51793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc45f557d3d69066e2c03a39ca51793">&#9670;&#160;</a></span>getRegBankID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getRegBankID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Default</em><span class="paramdefsep"> = </span><span class="paramdefval">AMDGPU::VGPRRegBankID</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">3489</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03383">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03497">getSGPROpMapping()</a>.</p>

</div>
</div>
<a id="a854d61301ea33c4f27021c50ae9e8bdf" name="a854d61301ea33c4f27021c50ae9e8bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854d61301ea33c4f27021c50ae9e8bdf">&#9670;&#160;</a></span>getSGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getSGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03497">3497</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a941f1e23c69340ff634ea8bbb015e6d0" name="a941f1e23c69340ff634ea8bbb015e6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f1e23c69340ff634ea8bbb015e6d0">&#9670;&#160;</a></span>getValueMappingForPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getValueMappingForPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the mapping for a pointer argument. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">3427</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00247">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00418">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00482">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a6dca2bae7706ebd6d1d1681137040243" name="a6dca2bae7706ebd6d1d1681137040243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dca2bae7706ebd6d1d1681137040243">&#9670;&#160;</a></span>getVGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getVGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03508">3508</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a5f5e4d60d30f6101d9aedbc3e0e13bc0" name="a5f5e4d60d30f6101d9aedbc3e0e13bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">&#9670;&#160;</a></span>handleD16VData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::handleD16VData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle register layout difference for f16 images for some subtargets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01765">1765</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00666">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>.</p>

</div>
</div>
<a id="af5a764fec0343cb91d369059651a11e4" name="af5a764fec0343cb91d369059651a11e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a764fec0343cb91d369059651a11e4">&#9670;&#160;</a></span>isSALUMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::isSALUMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">3306</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a909ca36ce602ebf9224694d163064009" name="a909ca36ce602ebf9224694d163064009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ca36ce602ebf9224694d163064009">&#9670;&#160;</a></span>split64BitValueForMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> AMDGPURegisterBankInfo::split64BitValueForMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>HalfTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>. </p>
<p>This appropriately sets the regbank of the new registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">640</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a0924254734e306adcc8cdcd0e2a3544c" name="a0924254734e306adcc8cdcd0e2a3544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0924254734e306adcc8cdcd0e2a3544c">&#9670;&#160;</a></span>splitBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AMDGPURegisterBankInfo::splitBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01805">1805</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01791">getBaseWithConstantOffset()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ada542413c7089fe35272a9ec47c19116" name="ada542413c7089fe35272a9ec47c19116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada542413c7089fe35272a9ec47c19116">&#9670;&#160;</a></span>Subtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; llvm::AMDGPURegisterBankInfo::Subtarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">44</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01765">handleD16VData()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01248">setBufferOffsets()</a>.</p>

</div>
</div>
<a id="a774f70ec47e4b324901ebbb23573157d" name="a774f70ec47e4b324901ebbb23573157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f70ec47e4b324901ebbb23573157d">&#9670;&#160;</a></span>TII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>* llvm::AMDGPURegisterBankInfo::TII</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">46</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">applyMappingBFE()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="afef42b99585e128b23a4980bc0bc1824" name="afef42b99585e128b23a4980bc0bc1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef42b99585e128b23a4980bc0bc1824">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>* llvm::AMDGPURegisterBankInfo::TRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">45</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01162">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">buildReadFirstLane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00972">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01010">constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03516">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03364">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03322">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03340">getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03383">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03288">getMappingType()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">getRegBankFromRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">getRegBankID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03497">getSGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03508">getVGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">isSALUMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01248">setBufferOffsets()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">split64BitValueForMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:52:19 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
