// Seed: 1150449809
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    output wor id_9,
    output tri id_10,
    input tri0 id_11,
    output uwire id_12,
    input wor id_13,
    output uwire id_14,
    input wire id_15,
    input tri id_16,
    input wand id_17,
    output wire id_18,
    input tri id_19,
    input supply1 id_20,
    input uwire id_21,
    output wor id_22,
    output tri1 id_23,
    input wand id_24
);
endmodule
module module_1 (
    input wor id_0#(
        .id_4(1),
        .id_5(1),
        .id_6(1),
        .id_7(1),
        .id_8(1)
    ),
    output tri0 id_1,
    output supply1 id_2
);
  wire  id_9  ,  id_10  =  1  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  id_5  ;
  module_0(
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0
  );
endmodule
