#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 19 11:34:11 2019
# Process ID: 9264
# Current directory: C:/POC/POC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15824 C:\POC\POC\POC.xpr
# Log file: C:/POC/POC/vivado.log
# Journal file: C:/POC/POC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/POC/POC/POC.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation
source top_sim.tcl
step
step
step
step
step
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u1/ADDR}} 
step
step
step
step
step
step
step
step
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 1}
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
run 1 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
close_design
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source top_sim.tcl
step
step
step
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u1/RW}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 2}
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source top_sim.tcl
step
step
step
step
step
step
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u1/IRQ}} 
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 3}
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_sim
launch_simulation
source top_sim.tcl
step
step
step
step
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u1/IRQ}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 4}
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
run 1 us
close_sim
launch_simulation
source top_sim.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u1/IRQ}} 
step
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 5}
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
close_sim
