============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:40 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         199  6323.440 373887.035 380210.475 
  TOP                        199  6323.440 359272.882 365596.322 
    stoch2bin                 73  2915.284 153970.275 156885.559 
    genblk1[1].genblk1.sng    63  1706.152  93806.260  95512.412 
      ctr                     38  1501.257  80577.066  82078.322 
    genblk1[0].genblk1.sng    62  1686.398 106229.384 107915.783 
      ctr                     37  1481.503  93008.200  94489.703 

