<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff modules/javafx.web/src/main/native/Source/JavaScriptCore/jit/FPRInfo.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="ExecutableAllocator.h.udiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="GCAwareJITStubRoutine.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/jit/FPRInfo.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -1,7 +1,7 @@</span>
  /*
<span class="udiff-line-modified-removed">-  * Copyright (C) 2011-2017 Apple Inc. All rights reserved.</span>
<span class="udiff-line-modified-added">+  * Copyright (C) 2011-2019 Apple Inc. All rights reserved.</span>
   *
   * Redistribution and use in source and binary forms, with or without
   * modification, are permitted provided that the following conditions
   * are met:
   * 1. Redistributions of source code must retain the above copyright
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -38,34 +38,34 @@</span>
  #if CPU(X86) || CPU(X86_64)
  
  class FPRInfo {
  public:
      typedef FPRReg RegisterType;
<span class="udiff-line-modified-removed">-     static const unsigned numberOfRegisters = 6;</span>
<span class="udiff-line-modified-removed">-     static const unsigned numberOfArgumentRegisters = is64Bit() ? 8 : 0;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfRegisters = 6;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfArgumentRegisters = is64Bit() ? 8 : 0;</span>
  
      // Temporary registers.
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT0 = X86Registers::xmm0;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT1 = X86Registers::xmm1;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT2 = X86Registers::xmm2;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT3 = X86Registers::xmm3;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT4 = X86Registers::xmm4;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT5 = X86Registers::xmm5;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT0 = X86Registers::xmm0;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT1 = X86Registers::xmm1;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT2 = X86Registers::xmm2;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT3 = X86Registers::xmm3;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT4 = X86Registers::xmm4;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT5 = X86Registers::xmm5;</span>
  #if CPU(X86_64)
      // Only X86_64 passes aguments in xmm registers
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR0 = X86Registers::xmm0; // fpRegT0</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR1 = X86Registers::xmm1; // fpRegT1</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR2 = X86Registers::xmm2; // fpRegT2</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR3 = X86Registers::xmm3; // fpRegT3</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR4 = X86Registers::xmm4; // fpRegT4</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR5 = X86Registers::xmm5; // fpRegT5</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR6 = X86Registers::xmm6;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR7 = X86Registers::xmm7;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR0 = X86Registers::xmm0; // fpRegT0</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR1 = X86Registers::xmm1; // fpRegT1</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR2 = X86Registers::xmm2; // fpRegT2</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR3 = X86Registers::xmm3; // fpRegT3</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR4 = X86Registers::xmm4; // fpRegT4</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR5 = X86Registers::xmm5; // fpRegT5</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR6 = X86Registers::xmm6;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR7 = X86Registers::xmm7;</span>
  #endif
      // On X86 the return will actually be on the x87 stack,
      // so we&#39;ll copy to xmm0 for sanity!
<span class="udiff-line-modified-removed">-     static const FPRReg returnValueFPR = X86Registers::xmm0; // fpRegT0</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg returnValueFPR = X86Registers::xmm0; // fpRegT0</span>
  
      // FPRReg mapping is direct, the machine regsiter numbers can
      // be used directly as indices into the FPR RegisterBank.
      COMPILE_ASSERT(X86Registers::xmm0 == 0, xmm0_is_0);
      COMPILE_ASSERT(X86Registers::xmm1 == 1, xmm1_is_1);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -94,44 +94,44 @@</span>
      {
          ASSERT(reg != InvalidFPRReg);
          return MacroAssembler::fprName(reg);
      }
  
<span class="udiff-line-modified-removed">-     static const unsigned InvalidIndex = 0xffffffff;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(X86) || CPU(X86_64)
  
  #if CPU(ARM)
  
  class FPRInfo {
  public:
      typedef FPRReg RegisterType;
<span class="udiff-line-modified-removed">-     static const unsigned numberOfRegisters = 6;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfRegisters = 6;</span>
  
  #if CPU(ARM_HARDFP)
<span class="udiff-line-modified-removed">-     static const unsigned numberOfArgumentRegisters = 8;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfArgumentRegisters = 8;</span>
  #else
<span class="udiff-line-modified-removed">-     static const unsigned numberOfArgumentRegisters = 0;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfArgumentRegisters = 0;</span>
  #endif
  
      // Temporary registers.
      // d7 is use by the MacroAssembler as fpTempRegister.
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT0 = ARMRegisters::d0;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT1 = ARMRegisters::d1;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT2 = ARMRegisters::d2;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT3 = ARMRegisters::d3;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT4 = ARMRegisters::d4;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT5 = ARMRegisters::d5;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT0 = ARMRegisters::d0;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT1 = ARMRegisters::d1;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT2 = ARMRegisters::d2;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT3 = ARMRegisters::d3;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT4 = ARMRegisters::d4;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT5 = ARMRegisters::d5;</span>
      // ARMv7 doesn&#39;t pass arguments in fp registers. The return
      // value is also actually in integer registers, for now
      // we&#39;ll return in d0 for simplicity.
<span class="udiff-line-modified-removed">-     static const FPRReg returnValueFPR = ARMRegisters::d0; // fpRegT0</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg returnValueFPR = ARMRegisters::d0; // fpRegT0</span>
  
  #if CPU(ARM_HARDFP)
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR0 = ARMRegisters::d0; // fpRegT0</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR1 = ARMRegisters::d1; // fpRegT1</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR0 = ARMRegisters::d0; // fpRegT0</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR1 = ARMRegisters::d1; // fpRegT1</span>
  #endif
  
      // FPRReg mapping is direct, the machine regsiter numbers can
      // be used directly as indices into the FPR RegisterBank.
      COMPILE_ASSERT(ARMRegisters::d0 == 0, d0_is_0);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -161,67 +161,67 @@</span>
      {
          ASSERT(reg != InvalidFPRReg);
          return MacroAssembler::fprName(reg);
      }
  
<span class="udiff-line-modified-removed">-     static const unsigned InvalidIndex = 0xffffffff;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(ARM)
  
  #if CPU(ARM64)
  
  class FPRInfo {
  public:
      typedef FPRReg RegisterType;
<span class="udiff-line-modified-removed">-     static const unsigned numberOfRegisters = 23;</span>
<span class="udiff-line-modified-removed">-     static const unsigned numberOfArgumentRegisters = 8;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfRegisters = 23;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfArgumentRegisters = 8;</span>
  
      // Temporary registers.
      // q8-q15 are callee saved, q31 is use by the MacroAssembler as fpTempRegister.
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT0 = ARM64Registers::q0;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT1 = ARM64Registers::q1;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT2 = ARM64Registers::q2;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT3 = ARM64Registers::q3;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT4 = ARM64Registers::q4;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT5 = ARM64Registers::q5;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT6 = ARM64Registers::q6;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT7 = ARM64Registers::q7;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT8 = ARM64Registers::q16;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT9 = ARM64Registers::q17;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT10 = ARM64Registers::q18;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT11 = ARM64Registers::q19;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT12 = ARM64Registers::q20;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT13 = ARM64Registers::q21;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT14 = ARM64Registers::q22;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT15 = ARM64Registers::q23;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT16 = ARM64Registers::q24;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT17 = ARM64Registers::q25;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT18 = ARM64Registers::q26;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT19 = ARM64Registers::q27;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT20 = ARM64Registers::q28;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT21 = ARM64Registers::q29;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT22 = ARM64Registers::q30;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS0 = ARM64Registers::q8;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS1 = ARM64Registers::q9;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS2 = ARM64Registers::q10;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS3 = ARM64Registers::q11;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS4 = ARM64Registers::q12;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS5 = ARM64Registers::q13;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS6 = ARM64Registers::q14;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegCS7 = ARM64Registers::q15;</span>
<span class="udiff-line-modified-removed">- </span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR0 = ARM64Registers::q0; // fpRegT0</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR1 = ARM64Registers::q1; // fpRegT1</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR2 = ARM64Registers::q2; // fpRegT2</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR3 = ARM64Registers::q3; // fpRegT3</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR4 = ARM64Registers::q4; // fpRegT4</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR5 = ARM64Registers::q5; // fpRegT5</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR6 = ARM64Registers::q6; // fpRegT6</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR7 = ARM64Registers::q7; // fpRegT7</span>
<span class="udiff-line-modified-removed">- </span>
<span class="udiff-line-modified-removed">-     static const FPRReg returnValueFPR = ARM64Registers::q0; // fpRegT0</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT0 = ARM64Registers::q0;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT1 = ARM64Registers::q1;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT2 = ARM64Registers::q2;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT3 = ARM64Registers::q3;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT4 = ARM64Registers::q4;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT5 = ARM64Registers::q5;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT6 = ARM64Registers::q6;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT7 = ARM64Registers::q7;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT8 = ARM64Registers::q16;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT9 = ARM64Registers::q17;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT10 = ARM64Registers::q18;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT11 = ARM64Registers::q19;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT12 = ARM64Registers::q20;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT13 = ARM64Registers::q21;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT14 = ARM64Registers::q22;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT15 = ARM64Registers::q23;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT16 = ARM64Registers::q24;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT17 = ARM64Registers::q25;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT18 = ARM64Registers::q26;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT19 = ARM64Registers::q27;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT20 = ARM64Registers::q28;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT21 = ARM64Registers::q29;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT22 = ARM64Registers::q30;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS0 = ARM64Registers::q8;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS1 = ARM64Registers::q9;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS2 = ARM64Registers::q10;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS3 = ARM64Registers::q11;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS4 = ARM64Registers::q12;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS5 = ARM64Registers::q13;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS6 = ARM64Registers::q14;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegCS7 = ARM64Registers::q15;</span>
<span class="udiff-line-modified-added">+ </span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR0 = ARM64Registers::q0; // fpRegT0</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR1 = ARM64Registers::q1; // fpRegT1</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR2 = ARM64Registers::q2; // fpRegT2</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR3 = ARM64Registers::q3; // fpRegT3</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR4 = ARM64Registers::q4; // fpRegT4</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR5 = ARM64Registers::q5; // fpRegT5</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR6 = ARM64Registers::q6; // fpRegT6</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR7 = ARM64Registers::q7; // fpRegT7</span>
<span class="udiff-line-modified-added">+ </span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg returnValueFPR = ARM64Registers::q0; // fpRegT0</span>
  
      static FPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
          static const FPRReg registerForIndex[numberOfRegisters] = {
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -256,36 +256,36 @@</span>
      {
          ASSERT(reg != InvalidFPRReg);
          return MacroAssembler::fprName(reg);
      }
  
<span class="udiff-line-modified-removed">-     static const unsigned InvalidIndex = 0xffffffff;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(ARM64)
  
  #if CPU(MIPS)
  
  class FPRInfo {
  public:
      typedef FPRReg RegisterType;
<span class="udiff-line-modified-removed">-     static const unsigned numberOfRegisters = 7;</span>
<span class="udiff-line-modified-removed">-     static const unsigned numberOfArgumentRegisters = 2;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfRegisters = 7;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned numberOfArgumentRegisters = 2;</span>
  
      // Temporary registers.
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT0 = MIPSRegisters::f0;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT1 = MIPSRegisters::f2;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT2 = MIPSRegisters::f4;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT3 = MIPSRegisters::f6;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT4 = MIPSRegisters::f8;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT5 = MIPSRegisters::f10;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg fpRegT6 = MIPSRegisters::f18;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT0 = MIPSRegisters::f0;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT1 = MIPSRegisters::f2;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT2 = MIPSRegisters::f4;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT3 = MIPSRegisters::f6;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT4 = MIPSRegisters::f8;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT5 = MIPSRegisters::f10;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg fpRegT6 = MIPSRegisters::f18;</span>
  
<span class="udiff-line-modified-removed">-     static const FPRReg returnValueFPR = MIPSRegisters::f0;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg returnValueFPR = MIPSRegisters::f0;</span>
  
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR0 = MIPSRegisters::f12;</span>
<span class="udiff-line-modified-removed">-     static const FPRReg argumentFPR1 = MIPSRegisters::f14;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR0 = MIPSRegisters::f12;</span>
<span class="udiff-line-modified-added">+     static constexpr FPRReg argumentFPR1 = MIPSRegisters::f14;</span>
  
      static FPRReg toRegister(unsigned index)
      {
          static const FPRReg registerForIndex[numberOfRegisters] = {
              fpRegT0, fpRegT1, fpRegT2, fpRegT3, fpRegT4, fpRegT5, fpRegT6 };
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -322,11 +322,11 @@</span>
      {
          ASSERT(reg != InvalidFPRReg);
          return MacroAssembler::fprName(reg);
      }
  
<span class="udiff-line-modified-removed">-     static const unsigned InvalidIndex = 0xffffffff;</span>
<span class="udiff-line-modified-added">+     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(MIPS)
  
  // We use this hack to get the FPRInfo from the FPRReg type in templates because our code is bad and we should feel bad..
</pre>
<center><a href="ExecutableAllocator.h.udiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="GCAwareJITStubRoutine.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>