#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_bSAR_SEQ */
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB04_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB04_ST

/* ADC_FinalBuf */
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x02u
#define ADC_IRQ__INTC_NUMBER 1u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_TempBuf */
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* Rx_1 */
#define Rx_1__0__MASK 0x10u
#define Rx_1__0__PC CYREG_PRT12_PC4
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 4
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__MASK 0x10u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 4
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x20u
#define Tx_1__0__PC CYREG_PRT12_PC5
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 5
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__MASK 0x20u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 5
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Xacc */
#define Xacc__0__MASK 0x20u
#define Xacc__0__PC CYREG_PRT1_PC5
#define Xacc__0__PORT 1u
#define Xacc__0__SHIFT 5
#define Xacc__AG CYREG_PRT1_AG
#define Xacc__AMUX CYREG_PRT1_AMUX
#define Xacc__BIE CYREG_PRT1_BIE
#define Xacc__BIT_MASK CYREG_PRT1_BIT_MASK
#define Xacc__BYP CYREG_PRT1_BYP
#define Xacc__CTL CYREG_PRT1_CTL
#define Xacc__DM0 CYREG_PRT1_DM0
#define Xacc__DM1 CYREG_PRT1_DM1
#define Xacc__DM2 CYREG_PRT1_DM2
#define Xacc__DR CYREG_PRT1_DR
#define Xacc__INP_DIS CYREG_PRT1_INP_DIS
#define Xacc__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Xacc__LCD_EN CYREG_PRT1_LCD_EN
#define Xacc__MASK 0x20u
#define Xacc__PORT 1u
#define Xacc__PRT CYREG_PRT1_PRT
#define Xacc__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Xacc__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Xacc__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Xacc__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Xacc__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Xacc__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Xacc__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Xacc__PS CYREG_PRT1_PS
#define Xacc__SHIFT 5
#define Xacc__SLW CYREG_PRT1_SLW

/* Yacc */
#define Yacc__0__MASK 0x40u
#define Yacc__0__PC CYREG_PRT1_PC6
#define Yacc__0__PORT 1u
#define Yacc__0__SHIFT 6
#define Yacc__AG CYREG_PRT1_AG
#define Yacc__AMUX CYREG_PRT1_AMUX
#define Yacc__BIE CYREG_PRT1_BIE
#define Yacc__BIT_MASK CYREG_PRT1_BIT_MASK
#define Yacc__BYP CYREG_PRT1_BYP
#define Yacc__CTL CYREG_PRT1_CTL
#define Yacc__DM0 CYREG_PRT1_DM0
#define Yacc__DM1 CYREG_PRT1_DM1
#define Yacc__DM2 CYREG_PRT1_DM2
#define Yacc__DR CYREG_PRT1_DR
#define Yacc__INP_DIS CYREG_PRT1_INP_DIS
#define Yacc__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Yacc__LCD_EN CYREG_PRT1_LCD_EN
#define Yacc__MASK 0x40u
#define Yacc__PORT 1u
#define Yacc__PRT CYREG_PRT1_PRT
#define Yacc__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Yacc__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Yacc__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Yacc__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Yacc__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Yacc__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Yacc__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Yacc__PS CYREG_PRT1_PS
#define Yacc__SHIFT 6
#define Yacc__SLW CYREG_PRT1_SLW

/* Zacc */
#define Zacc__0__MASK 0x80u
#define Zacc__0__PC CYREG_PRT1_PC7
#define Zacc__0__PORT 1u
#define Zacc__0__SHIFT 7
#define Zacc__AG CYREG_PRT1_AG
#define Zacc__AMUX CYREG_PRT1_AMUX
#define Zacc__BIE CYREG_PRT1_BIE
#define Zacc__BIT_MASK CYREG_PRT1_BIT_MASK
#define Zacc__BYP CYREG_PRT1_BYP
#define Zacc__CTL CYREG_PRT1_CTL
#define Zacc__DM0 CYREG_PRT1_DM0
#define Zacc__DM1 CYREG_PRT1_DM1
#define Zacc__DM2 CYREG_PRT1_DM2
#define Zacc__DR CYREG_PRT1_DR
#define Zacc__INP_DIS CYREG_PRT1_INP_DIS
#define Zacc__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Zacc__LCD_EN CYREG_PRT1_LCD_EN
#define Zacc__MASK 0x80u
#define Zacc__PORT 1u
#define Zacc__PRT CYREG_PRT1_PRT
#define Zacc__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Zacc__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Zacc__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Zacc__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Zacc__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Zacc__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Zacc__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Zacc__PS CYREG_PRT1_PS
#define Zacc__SHIFT 7
#define Zacc__SLW CYREG_PRT1_SLW

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 7u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HB1_1 */
#define HB1_1__0__MASK 0x20u
#define HB1_1__0__PC CYREG_PRT0_PC5
#define HB1_1__0__PORT 0u
#define HB1_1__0__SHIFT 5
#define HB1_1__AG CYREG_PRT0_AG
#define HB1_1__AMUX CYREG_PRT0_AMUX
#define HB1_1__BIE CYREG_PRT0_BIE
#define HB1_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define HB1_1__BYP CYREG_PRT0_BYP
#define HB1_1__CTL CYREG_PRT0_CTL
#define HB1_1__DM0 CYREG_PRT0_DM0
#define HB1_1__DM1 CYREG_PRT0_DM1
#define HB1_1__DM2 CYREG_PRT0_DM2
#define HB1_1__DR CYREG_PRT0_DR
#define HB1_1__INP_DIS CYREG_PRT0_INP_DIS
#define HB1_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HB1_1__LCD_EN CYREG_PRT0_LCD_EN
#define HB1_1__MASK 0x20u
#define HB1_1__PORT 0u
#define HB1_1__PRT CYREG_PRT0_PRT
#define HB1_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HB1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HB1_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HB1_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HB1_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HB1_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HB1_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HB1_1__PS CYREG_PRT0_PS
#define HB1_1__SHIFT 5
#define HB1_1__SLW CYREG_PRT0_SLW

/* HB2_1 */
#define HB2_1__0__MASK 0x80u
#define HB2_1__0__PC CYREG_PRT0_PC7
#define HB2_1__0__PORT 0u
#define HB2_1__0__SHIFT 7
#define HB2_1__AG CYREG_PRT0_AG
#define HB2_1__AMUX CYREG_PRT0_AMUX
#define HB2_1__BIE CYREG_PRT0_BIE
#define HB2_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define HB2_1__BYP CYREG_PRT0_BYP
#define HB2_1__CTL CYREG_PRT0_CTL
#define HB2_1__DM0 CYREG_PRT0_DM0
#define HB2_1__DM1 CYREG_PRT0_DM1
#define HB2_1__DM2 CYREG_PRT0_DM2
#define HB2_1__DR CYREG_PRT0_DR
#define HB2_1__INP_DIS CYREG_PRT0_INP_DIS
#define HB2_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HB2_1__LCD_EN CYREG_PRT0_LCD_EN
#define HB2_1__MASK 0x80u
#define HB2_1__PORT 0u
#define HB2_1__PRT CYREG_PRT0_PRT
#define HB2_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HB2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HB2_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HB2_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HB2_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HB2_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HB2_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HB2_1__PS CYREG_PRT0_PS
#define HB2_1__SHIFT 7
#define HB2_1__SLW CYREG_PRT0_SLW

/* HB3_1 */
#define HB3_1__0__MASK 0x08u
#define HB3_1__0__PC CYREG_PRT4_PC3
#define HB3_1__0__PORT 4u
#define HB3_1__0__SHIFT 3
#define HB3_1__AG CYREG_PRT4_AG
#define HB3_1__AMUX CYREG_PRT4_AMUX
#define HB3_1__BIE CYREG_PRT4_BIE
#define HB3_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define HB3_1__BYP CYREG_PRT4_BYP
#define HB3_1__CTL CYREG_PRT4_CTL
#define HB3_1__DM0 CYREG_PRT4_DM0
#define HB3_1__DM1 CYREG_PRT4_DM1
#define HB3_1__DM2 CYREG_PRT4_DM2
#define HB3_1__DR CYREG_PRT4_DR
#define HB3_1__INP_DIS CYREG_PRT4_INP_DIS
#define HB3_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define HB3_1__LCD_EN CYREG_PRT4_LCD_EN
#define HB3_1__MASK 0x08u
#define HB3_1__PORT 4u
#define HB3_1__PRT CYREG_PRT4_PRT
#define HB3_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define HB3_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define HB3_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define HB3_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define HB3_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define HB3_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define HB3_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define HB3_1__PS CYREG_PRT4_PS
#define HB3_1__SHIFT 3
#define HB3_1__SLW CYREG_PRT4_SLW

/* CAN_BY */
#define CAN_BY__0__MASK 0x10u
#define CAN_BY__0__PC CYREG_PRT6_PC4
#define CAN_BY__0__PORT 6u
#define CAN_BY__0__SHIFT 4
#define CAN_BY__AG CYREG_PRT6_AG
#define CAN_BY__AMUX CYREG_PRT6_AMUX
#define CAN_BY__BIE CYREG_PRT6_BIE
#define CAN_BY__BIT_MASK CYREG_PRT6_BIT_MASK
#define CAN_BY__BYP CYREG_PRT6_BYP
#define CAN_BY__CTL CYREG_PRT6_CTL
#define CAN_BY__DM0 CYREG_PRT6_DM0
#define CAN_BY__DM1 CYREG_PRT6_DM1
#define CAN_BY__DM2 CYREG_PRT6_DM2
#define CAN_BY__DR CYREG_PRT6_DR
#define CAN_BY__INP_DIS CYREG_PRT6_INP_DIS
#define CAN_BY__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CAN_BY__LCD_EN CYREG_PRT6_LCD_EN
#define CAN_BY__MASK 0x10u
#define CAN_BY__PORT 6u
#define CAN_BY__PRT CYREG_PRT6_PRT
#define CAN_BY__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CAN_BY__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CAN_BY__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CAN_BY__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CAN_BY__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CAN_BY__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CAN_BY__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CAN_BY__PS CYREG_PRT6_PS
#define CAN_BY__SHIFT 4
#define CAN_BY__SLW CYREG_PRT6_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x06u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x40u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x40u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x05u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x20u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x20u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x03u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x08u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x08u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x01u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x02u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x02u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x07u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x80u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x80u

/* Clock_7 */
#define Clock_7__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_7__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_7__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_7__CFG2_SRC_SEL_MASK 0x07u
#define Clock_7__INDEX 0x02u
#define Clock_7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_7__PM_ACT_MSK 0x04u
#define Clock_7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_7__PM_STBY_MSK 0x04u

/* Door_GO */
#define Door_GO_Sync_ctrl_reg__0__MASK 0x01u
#define Door_GO_Sync_ctrl_reg__0__POS 0
#define Door_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Door_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Door_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Door_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Door_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Door_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Door_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Door_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Door_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Door_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Door_GO_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Door_GO_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Door_GO_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Door_GO_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Door_GO_Sync_ctrl_reg__MASK 0x01u
#define Door_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Door_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Door_GO_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* isr_ADC */
#define isr_ADC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ADC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ADC__INTC_MASK 0x04u
#define isr_ADC__INTC_NUMBER 2u
#define isr_ADC__INTC_PRIOR_NUM 7u
#define isr_ADC__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_ADC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ADC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HB1_En_1 */
#define HB1_En_1__0__MASK 0x10u
#define HB1_En_1__0__PC CYREG_PRT0_PC4
#define HB1_En_1__0__PORT 0u
#define HB1_En_1__0__SHIFT 4
#define HB1_En_1__AG CYREG_PRT0_AG
#define HB1_En_1__AMUX CYREG_PRT0_AMUX
#define HB1_En_1__BIE CYREG_PRT0_BIE
#define HB1_En_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define HB1_En_1__BYP CYREG_PRT0_BYP
#define HB1_En_1__CTL CYREG_PRT0_CTL
#define HB1_En_1__DM0 CYREG_PRT0_DM0
#define HB1_En_1__DM1 CYREG_PRT0_DM1
#define HB1_En_1__DM2 CYREG_PRT0_DM2
#define HB1_En_1__DR CYREG_PRT0_DR
#define HB1_En_1__INP_DIS CYREG_PRT0_INP_DIS
#define HB1_En_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HB1_En_1__LCD_EN CYREG_PRT0_LCD_EN
#define HB1_En_1__MASK 0x10u
#define HB1_En_1__PORT 0u
#define HB1_En_1__PRT CYREG_PRT0_PRT
#define HB1_En_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HB1_En_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HB1_En_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HB1_En_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HB1_En_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HB1_En_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HB1_En_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HB1_En_1__PS CYREG_PRT0_PS
#define HB1_En_1__SHIFT 4
#define HB1_En_1__SLW CYREG_PRT0_SLW

/* HB2_En_1 */
#define HB2_En_1__0__MASK 0x40u
#define HB2_En_1__0__PC CYREG_PRT0_PC6
#define HB2_En_1__0__PORT 0u
#define HB2_En_1__0__SHIFT 6
#define HB2_En_1__AG CYREG_PRT0_AG
#define HB2_En_1__AMUX CYREG_PRT0_AMUX
#define HB2_En_1__BIE CYREG_PRT0_BIE
#define HB2_En_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define HB2_En_1__BYP CYREG_PRT0_BYP
#define HB2_En_1__CTL CYREG_PRT0_CTL
#define HB2_En_1__DM0 CYREG_PRT0_DM0
#define HB2_En_1__DM1 CYREG_PRT0_DM1
#define HB2_En_1__DM2 CYREG_PRT0_DM2
#define HB2_En_1__DR CYREG_PRT0_DR
#define HB2_En_1__INP_DIS CYREG_PRT0_INP_DIS
#define HB2_En_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HB2_En_1__LCD_EN CYREG_PRT0_LCD_EN
#define HB2_En_1__MASK 0x40u
#define HB2_En_1__PORT 0u
#define HB2_En_1__PRT CYREG_PRT0_PRT
#define HB2_En_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HB2_En_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HB2_En_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HB2_En_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HB2_En_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HB2_En_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HB2_En_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HB2_En_1__PS CYREG_PRT0_PS
#define HB2_En_1__SHIFT 6
#define HB2_En_1__SLW CYREG_PRT0_SLW

/* HB3_En_1 */
#define HB3_En_1__0__MASK 0x04u
#define HB3_En_1__0__PC CYREG_PRT4_PC2
#define HB3_En_1__0__PORT 4u
#define HB3_En_1__0__SHIFT 2
#define HB3_En_1__AG CYREG_PRT4_AG
#define HB3_En_1__AMUX CYREG_PRT4_AMUX
#define HB3_En_1__BIE CYREG_PRT4_BIE
#define HB3_En_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define HB3_En_1__BYP CYREG_PRT4_BYP
#define HB3_En_1__CTL CYREG_PRT4_CTL
#define HB3_En_1__DM0 CYREG_PRT4_DM0
#define HB3_En_1__DM1 CYREG_PRT4_DM1
#define HB3_En_1__DM2 CYREG_PRT4_DM2
#define HB3_En_1__DR CYREG_PRT4_DR
#define HB3_En_1__INP_DIS CYREG_PRT4_INP_DIS
#define HB3_En_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define HB3_En_1__LCD_EN CYREG_PRT4_LCD_EN
#define HB3_En_1__MASK 0x04u
#define HB3_En_1__PORT 4u
#define HB3_En_1__PRT CYREG_PRT4_PRT
#define HB3_En_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define HB3_En_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define HB3_En_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define HB3_En_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define HB3_En_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define HB3_En_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define HB3_En_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define HB3_En_1__PS CYREG_PRT4_PS
#define HB3_En_1__SHIFT 2
#define HB3_En_1__SLW CYREG_PRT4_SLW

/* Door_Step */
#define Door_Step__0__MASK 0x04u
#define Door_Step__0__PC CYREG_PRT12_PC2
#define Door_Step__0__PORT 12u
#define Door_Step__0__SHIFT 2
#define Door_Step__AG CYREG_PRT12_AG
#define Door_Step__BIE CYREG_PRT12_BIE
#define Door_Step__BIT_MASK CYREG_PRT12_BIT_MASK
#define Door_Step__BYP CYREG_PRT12_BYP
#define Door_Step__DM0 CYREG_PRT12_DM0
#define Door_Step__DM1 CYREG_PRT12_DM1
#define Door_Step__DM2 CYREG_PRT12_DM2
#define Door_Step__DR CYREG_PRT12_DR
#define Door_Step__INP_DIS CYREG_PRT12_INP_DIS
#define Door_Step__MASK 0x04u
#define Door_Step__PORT 12u
#define Door_Step__PRT CYREG_PRT12_PRT
#define Door_Step__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Door_Step__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Door_Step__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Door_Step__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Door_Step__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Door_Step__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Door_Step__PS CYREG_PRT12_PS
#define Door_Step__SHIFT 2
#define Door_Step__SIO_CFG CYREG_PRT12_SIO_CFG
#define Door_Step__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Door_Step__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Door_Step__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Door_Step__SLW CYREG_PRT12_SLW

/* Door_Step_Dist_CounterUDB */
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* StartStop */
#define StartStop_Sync_ctrl_reg__0__MASK 0x01u
#define StartStop_Sync_ctrl_reg__0__POS 0
#define StartStop_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define StartStop_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define StartStop_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define StartStop_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define StartStop_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define StartStop_Sync_ctrl_reg__MASK 0x01u
#define StartStop_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define StartStop_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define StartStop_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* Door_Clock */
#define Door_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Door_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Door_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Door_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Door_Clock__INDEX 0x04u
#define Door_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Door_Clock__PM_ACT_MSK 0x10u
#define Door_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Door_Clock__PM_STBY_MSK 0x10u

/* Door_Power_viDAC8 */
#define Door_Power_viDAC8__CR0 CYREG_DAC1_CR0
#define Door_Power_viDAC8__CR1 CYREG_DAC1_CR1
#define Door_Power_viDAC8__D CYREG_DAC1_D
#define Door_Power_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Door_Power_viDAC8__PM_ACT_MSK 0x02u
#define Door_Power_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Door_Power_viDAC8__PM_STBY_MSK 0x02u
#define Door_Power_viDAC8__STROBE CYREG_DAC1_STROBE
#define Door_Power_viDAC8__SW0 CYREG_DAC1_SW0
#define Door_Power_viDAC8__SW2 CYREG_DAC1_SW2
#define Door_Power_viDAC8__SW3 CYREG_DAC1_SW3
#define Door_Power_viDAC8__SW4 CYREG_DAC1_SW4
#define Door_Power_viDAC8__TR CYREG_DAC1_TR
#define Door_Power_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define Door_Power_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define Door_Power_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define Door_Power_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define Door_Power_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define Door_Power_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define Door_Power_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define Door_Power_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define Door_Power_viDAC8__TST CYREG_DAC1_TST

/* Rotary_PWM */
#define Rotary_PWM__0__MASK 0x10u
#define Rotary_PWM__0__PC CYREG_PRT1_PC4
#define Rotary_PWM__0__PORT 1u
#define Rotary_PWM__0__SHIFT 4
#define Rotary_PWM__AG CYREG_PRT1_AG
#define Rotary_PWM__AMUX CYREG_PRT1_AMUX
#define Rotary_PWM__BIE CYREG_PRT1_BIE
#define Rotary_PWM__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rotary_PWM__BYP CYREG_PRT1_BYP
#define Rotary_PWM__CTL CYREG_PRT1_CTL
#define Rotary_PWM__DM0 CYREG_PRT1_DM0
#define Rotary_PWM__DM1 CYREG_PRT1_DM1
#define Rotary_PWM__DM2 CYREG_PRT1_DM2
#define Rotary_PWM__DR CYREG_PRT1_DR
#define Rotary_PWM__INP_DIS CYREG_PRT1_INP_DIS
#define Rotary_PWM__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rotary_PWM__LCD_EN CYREG_PRT1_LCD_EN
#define Rotary_PWM__MASK 0x10u
#define Rotary_PWM__PORT 1u
#define Rotary_PWM__PRT CYREG_PRT1_PRT
#define Rotary_PWM__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rotary_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rotary_PWM__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rotary_PWM__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rotary_PWM__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rotary_PWM__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rotary_PWM__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rotary_PWM__PS CYREG_PRT1_PS
#define Rotary_PWM__SHIFT 4
#define Rotary_PWM__SLW CYREG_PRT1_SLW

/* SSI_Enable */
#define SSI_Enable_Sync_ctrl_reg__0__MASK 0x01u
#define SSI_Enable_Sync_ctrl_reg__0__POS 0
#define SSI_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SSI_Enable_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define SSI_Enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define SSI_Enable_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define SSI_Enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define SSI_Enable_Sync_ctrl_reg__MASK 0x01u
#define SSI_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SSI_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SSI_Enable_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* ControlMode */
#define ControlMode_Sync_ctrl_reg__0__MASK 0x01u
#define ControlMode_Sync_ctrl_reg__0__POS 0
#define ControlMode_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ControlMode_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ControlMode_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ControlMode_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ControlMode_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ControlMode_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ControlMode_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ControlMode_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ControlMode_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ControlMode_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ControlMode_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define ControlMode_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ControlMode_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define ControlMode_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ControlMode_Sync_ctrl_reg__MASK 0x01u
#define ControlMode_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ControlMode_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ControlMode_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* Current_HB1 */
#define Current_HB1__0__MASK 0x08u
#define Current_HB1__0__PC CYREG_PRT2_PC3
#define Current_HB1__0__PORT 2u
#define Current_HB1__0__SHIFT 3
#define Current_HB1__AG CYREG_PRT2_AG
#define Current_HB1__AMUX CYREG_PRT2_AMUX
#define Current_HB1__BIE CYREG_PRT2_BIE
#define Current_HB1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Current_HB1__BYP CYREG_PRT2_BYP
#define Current_HB1__CTL CYREG_PRT2_CTL
#define Current_HB1__DM0 CYREG_PRT2_DM0
#define Current_HB1__DM1 CYREG_PRT2_DM1
#define Current_HB1__DM2 CYREG_PRT2_DM2
#define Current_HB1__DR CYREG_PRT2_DR
#define Current_HB1__INP_DIS CYREG_PRT2_INP_DIS
#define Current_HB1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Current_HB1__LCD_EN CYREG_PRT2_LCD_EN
#define Current_HB1__MASK 0x08u
#define Current_HB1__PORT 2u
#define Current_HB1__PRT CYREG_PRT2_PRT
#define Current_HB1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Current_HB1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Current_HB1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Current_HB1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Current_HB1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Current_HB1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Current_HB1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Current_HB1__PS CYREG_PRT2_PS
#define Current_HB1__SHIFT 3
#define Current_HB1__SLW CYREG_PRT2_SLW

/* Current_HB2 */
#define Current_HB2__0__MASK 0x02u
#define Current_HB2__0__PC CYREG_PRT2_PC1
#define Current_HB2__0__PORT 2u
#define Current_HB2__0__SHIFT 1
#define Current_HB2__AG CYREG_PRT2_AG
#define Current_HB2__AMUX CYREG_PRT2_AMUX
#define Current_HB2__BIE CYREG_PRT2_BIE
#define Current_HB2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Current_HB2__BYP CYREG_PRT2_BYP
#define Current_HB2__CTL CYREG_PRT2_CTL
#define Current_HB2__DM0 CYREG_PRT2_DM0
#define Current_HB2__DM1 CYREG_PRT2_DM1
#define Current_HB2__DM2 CYREG_PRT2_DM2
#define Current_HB2__DR CYREG_PRT2_DR
#define Current_HB2__INP_DIS CYREG_PRT2_INP_DIS
#define Current_HB2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Current_HB2__LCD_EN CYREG_PRT2_LCD_EN
#define Current_HB2__MASK 0x02u
#define Current_HB2__PORT 2u
#define Current_HB2__PRT CYREG_PRT2_PRT
#define Current_HB2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Current_HB2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Current_HB2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Current_HB2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Current_HB2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Current_HB2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Current_HB2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Current_HB2__PS CYREG_PRT2_PS
#define Current_HB2__SHIFT 1
#define Current_HB2__SLW CYREG_PRT2_SLW

/* Current_HB3 */
#define Current_HB3__0__MASK 0x04u
#define Current_HB3__0__PC CYREG_PRT2_PC2
#define Current_HB3__0__PORT 2u
#define Current_HB3__0__SHIFT 2
#define Current_HB3__AG CYREG_PRT2_AG
#define Current_HB3__AMUX CYREG_PRT2_AMUX
#define Current_HB3__BIE CYREG_PRT2_BIE
#define Current_HB3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Current_HB3__BYP CYREG_PRT2_BYP
#define Current_HB3__CTL CYREG_PRT2_CTL
#define Current_HB3__DM0 CYREG_PRT2_DM0
#define Current_HB3__DM1 CYREG_PRT2_DM1
#define Current_HB3__DM2 CYREG_PRT2_DM2
#define Current_HB3__DR CYREG_PRT2_DR
#define Current_HB3__INP_DIS CYREG_PRT2_INP_DIS
#define Current_HB3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Current_HB3__LCD_EN CYREG_PRT2_LCD_EN
#define Current_HB3__MASK 0x04u
#define Current_HB3__PORT 2u
#define Current_HB3__PRT CYREG_PRT2_PRT
#define Current_HB3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Current_HB3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Current_HB3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Current_HB3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Current_HB3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Current_HB3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Current_HB3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Current_HB3__PS CYREG_PRT2_PS
#define Current_HB3__SHIFT 2
#define Current_HB3__SLW CYREG_PRT2_SLW

/* Door_Enable */
#define Door_Enable__0__MASK 0x08u
#define Door_Enable__0__PC CYREG_PRT12_PC3
#define Door_Enable__0__PORT 12u
#define Door_Enable__0__SHIFT 3
#define Door_Enable__AG CYREG_PRT12_AG
#define Door_Enable__BIE CYREG_PRT12_BIE
#define Door_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define Door_Enable__BYP CYREG_PRT12_BYP
#define Door_Enable__DM0 CYREG_PRT12_DM0
#define Door_Enable__DM1 CYREG_PRT12_DM1
#define Door_Enable__DM2 CYREG_PRT12_DM2
#define Door_Enable__DR CYREG_PRT12_DR
#define Door_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define Door_Enable__MASK 0x08u
#define Door_Enable__PORT 12u
#define Door_Enable__PRT CYREG_PRT12_PRT
#define Door_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Door_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Door_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Door_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Door_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Door_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Door_Enable__PS CYREG_PRT12_PS
#define Door_Enable__SHIFT 3
#define Door_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define Door_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Door_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Door_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Door_Enable__SLW CYREG_PRT12_SLW

/* PhaseControl */
#define PhaseControl_Sync_ctrl_reg__0__MASK 0x01u
#define PhaseControl_Sync_ctrl_reg__0__POS 0
#define PhaseControl_Sync_ctrl_reg__1__MASK 0x02u
#define PhaseControl_Sync_ctrl_reg__1__POS 1
#define PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PhaseControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PhaseControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PhaseControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PhaseControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PhaseControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PhaseControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PhaseControl_Sync_ctrl_reg__2__MASK 0x04u
#define PhaseControl_Sync_ctrl_reg__2__POS 2
#define PhaseControl_Sync_ctrl_reg__3__MASK 0x08u
#define PhaseControl_Sync_ctrl_reg__3__POS 3
#define PhaseControl_Sync_ctrl_reg__4__MASK 0x10u
#define PhaseControl_Sync_ctrl_reg__4__POS 4
#define PhaseControl_Sync_ctrl_reg__5__MASK 0x20u
#define PhaseControl_Sync_ctrl_reg__5__POS 5
#define PhaseControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PhaseControl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PhaseControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PhaseControl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define PhaseControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PhaseControl_Sync_ctrl_reg__MASK 0x3Fu
#define PhaseControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PhaseControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PhaseControl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* isr_SSI_Read */
#define isr_SSI_Read__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SSI_Read__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SSI_Read__INTC_MASK 0x08u
#define isr_SSI_Read__INTC_NUMBER 3u
#define isr_SSI_Read__INTC_PRIOR_NUM 7u
#define isr_SSI_Read__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_SSI_Read__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SSI_Read__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_position */
#define isr_position__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_position__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_position__INTC_MASK 0x20u
#define isr_position__INTC_NUMBER 5u
#define isr_position__INTC_PRIOR_NUM 7u
#define isr_position__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_position__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_position__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_SSI_Write */
#define isr_SSI_Write__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SSI_Write__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SSI_Write__INTC_MASK 0x10u
#define isr_SSI_Write__INTC_NUMBER 4u
#define isr_SSI_Write__INTC_PRIOR_NUM 7u
#define isr_SSI_Write__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_SSI_Write__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SSI_Write__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Door_Direction */
#define Door_Direction__0__MASK 0x04u
#define Door_Direction__0__PC CYREG_IO_PC_PRT15_PC2
#define Door_Direction__0__PORT 15u
#define Door_Direction__0__SHIFT 2
#define Door_Direction__AG CYREG_PRT15_AG
#define Door_Direction__AMUX CYREG_PRT15_AMUX
#define Door_Direction__BIE CYREG_PRT15_BIE
#define Door_Direction__BIT_MASK CYREG_PRT15_BIT_MASK
#define Door_Direction__BYP CYREG_PRT15_BYP
#define Door_Direction__CTL CYREG_PRT15_CTL
#define Door_Direction__DM0 CYREG_PRT15_DM0
#define Door_Direction__DM1 CYREG_PRT15_DM1
#define Door_Direction__DM2 CYREG_PRT15_DM2
#define Door_Direction__DR CYREG_PRT15_DR
#define Door_Direction__INP_DIS CYREG_PRT15_INP_DIS
#define Door_Direction__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Door_Direction__LCD_EN CYREG_PRT15_LCD_EN
#define Door_Direction__MASK 0x04u
#define Door_Direction__PORT 15u
#define Door_Direction__PRT CYREG_PRT15_PRT
#define Door_Direction__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Door_Direction__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Door_Direction__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Door_Direction__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Door_Direction__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Door_Direction__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Door_Direction__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Door_Direction__PS CYREG_PRT15_PS
#define Door_Direction__SHIFT 2
#define Door_Direction__SLW CYREG_PRT15_SLW

/* Door_StepSizeA */
#define Door_StepSizeA__0__MASK 0x02u
#define Door_StepSizeA__0__PC CYREG_PRT12_PC1
#define Door_StepSizeA__0__PORT 12u
#define Door_StepSizeA__0__SHIFT 1
#define Door_StepSizeA__AG CYREG_PRT12_AG
#define Door_StepSizeA__BIE CYREG_PRT12_BIE
#define Door_StepSizeA__BIT_MASK CYREG_PRT12_BIT_MASK
#define Door_StepSizeA__BYP CYREG_PRT12_BYP
#define Door_StepSizeA__DM0 CYREG_PRT12_DM0
#define Door_StepSizeA__DM1 CYREG_PRT12_DM1
#define Door_StepSizeA__DM2 CYREG_PRT12_DM2
#define Door_StepSizeA__DR CYREG_PRT12_DR
#define Door_StepSizeA__INP_DIS CYREG_PRT12_INP_DIS
#define Door_StepSizeA__MASK 0x02u
#define Door_StepSizeA__PORT 12u
#define Door_StepSizeA__PRT CYREG_PRT12_PRT
#define Door_StepSizeA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Door_StepSizeA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Door_StepSizeA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Door_StepSizeA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Door_StepSizeA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Door_StepSizeA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Door_StepSizeA__PS CYREG_PRT12_PS
#define Door_StepSizeA__SHIFT 1
#define Door_StepSizeA__SIO_CFG CYREG_PRT12_SIO_CFG
#define Door_StepSizeA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Door_StepSizeA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Door_StepSizeA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Door_StepSizeA__SLW CYREG_PRT12_SLW

/* Door_StepSizeB */
#define Door_StepSizeB__0__MASK 0x01u
#define Door_StepSizeB__0__PC CYREG_PRT12_PC0
#define Door_StepSizeB__0__PORT 12u
#define Door_StepSizeB__0__SHIFT 0
#define Door_StepSizeB__AG CYREG_PRT12_AG
#define Door_StepSizeB__BIE CYREG_PRT12_BIE
#define Door_StepSizeB__BIT_MASK CYREG_PRT12_BIT_MASK
#define Door_StepSizeB__BYP CYREG_PRT12_BYP
#define Door_StepSizeB__DM0 CYREG_PRT12_DM0
#define Door_StepSizeB__DM1 CYREG_PRT12_DM1
#define Door_StepSizeB__DM2 CYREG_PRT12_DM2
#define Door_StepSizeB__DR CYREG_PRT12_DR
#define Door_StepSizeB__INP_DIS CYREG_PRT12_INP_DIS
#define Door_StepSizeB__MASK 0x01u
#define Door_StepSizeB__PORT 12u
#define Door_StepSizeB__PRT CYREG_PRT12_PRT
#define Door_StepSizeB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Door_StepSizeB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Door_StepSizeB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Door_StepSizeB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Door_StepSizeB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Door_StepSizeB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Door_StepSizeB__PS CYREG_PRT12_PS
#define Door_StepSizeB__SHIFT 0
#define Door_StepSizeB__SIO_CFG CYREG_PRT12_SIO_CFG
#define Door_StepSizeB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Door_StepSizeB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Door_StepSizeB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Door_StepSizeB__SLW CYREG_PRT12_SLW

/* RotarySensor_U */
#define RotarySensor_U__0__MASK 0x20u
#define RotarySensor_U__0__PC CYREG_PRT6_PC5
#define RotarySensor_U__0__PORT 6u
#define RotarySensor_U__0__SHIFT 5
#define RotarySensor_U__AG CYREG_PRT6_AG
#define RotarySensor_U__AMUX CYREG_PRT6_AMUX
#define RotarySensor_U__BIE CYREG_PRT6_BIE
#define RotarySensor_U__BIT_MASK CYREG_PRT6_BIT_MASK
#define RotarySensor_U__BYP CYREG_PRT6_BYP
#define RotarySensor_U__CTL CYREG_PRT6_CTL
#define RotarySensor_U__DM0 CYREG_PRT6_DM0
#define RotarySensor_U__DM1 CYREG_PRT6_DM1
#define RotarySensor_U__DM2 CYREG_PRT6_DM2
#define RotarySensor_U__DR CYREG_PRT6_DR
#define RotarySensor_U__INP_DIS CYREG_PRT6_INP_DIS
#define RotarySensor_U__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RotarySensor_U__LCD_EN CYREG_PRT6_LCD_EN
#define RotarySensor_U__MASK 0x20u
#define RotarySensor_U__PORT 6u
#define RotarySensor_U__PRT CYREG_PRT6_PRT
#define RotarySensor_U__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RotarySensor_U__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RotarySensor_U__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RotarySensor_U__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RotarySensor_U__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RotarySensor_U__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RotarySensor_U__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RotarySensor_U__PS CYREG_PRT6_PS
#define RotarySensor_U__SHIFT 5
#define RotarySensor_U__SLW CYREG_PRT6_SLW

/* RotarySensor_V */
#define RotarySensor_V__0__MASK 0x40u
#define RotarySensor_V__0__PC CYREG_PRT6_PC6
#define RotarySensor_V__0__PORT 6u
#define RotarySensor_V__0__SHIFT 6
#define RotarySensor_V__AG CYREG_PRT6_AG
#define RotarySensor_V__AMUX CYREG_PRT6_AMUX
#define RotarySensor_V__BIE CYREG_PRT6_BIE
#define RotarySensor_V__BIT_MASK CYREG_PRT6_BIT_MASK
#define RotarySensor_V__BYP CYREG_PRT6_BYP
#define RotarySensor_V__CTL CYREG_PRT6_CTL
#define RotarySensor_V__DM0 CYREG_PRT6_DM0
#define RotarySensor_V__DM1 CYREG_PRT6_DM1
#define RotarySensor_V__DM2 CYREG_PRT6_DM2
#define RotarySensor_V__DR CYREG_PRT6_DR
#define RotarySensor_V__INP_DIS CYREG_PRT6_INP_DIS
#define RotarySensor_V__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RotarySensor_V__LCD_EN CYREG_PRT6_LCD_EN
#define RotarySensor_V__MASK 0x40u
#define RotarySensor_V__PORT 6u
#define RotarySensor_V__PRT CYREG_PRT6_PRT
#define RotarySensor_V__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RotarySensor_V__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RotarySensor_V__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RotarySensor_V__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RotarySensor_V__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RotarySensor_V__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RotarySensor_V__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RotarySensor_V__PS CYREG_PRT6_PS
#define RotarySensor_V__SHIFT 6
#define RotarySensor_V__SLW CYREG_PRT6_SLW

/* RotarySensor_W */
#define RotarySensor_W__0__MASK 0x80u
#define RotarySensor_W__0__PC CYREG_PRT6_PC7
#define RotarySensor_W__0__PORT 6u
#define RotarySensor_W__0__SHIFT 7
#define RotarySensor_W__AG CYREG_PRT6_AG
#define RotarySensor_W__AMUX CYREG_PRT6_AMUX
#define RotarySensor_W__BIE CYREG_PRT6_BIE
#define RotarySensor_W__BIT_MASK CYREG_PRT6_BIT_MASK
#define RotarySensor_W__BYP CYREG_PRT6_BYP
#define RotarySensor_W__CTL CYREG_PRT6_CTL
#define RotarySensor_W__DM0 CYREG_PRT6_DM0
#define RotarySensor_W__DM1 CYREG_PRT6_DM1
#define RotarySensor_W__DM2 CYREG_PRT6_DM2
#define RotarySensor_W__DR CYREG_PRT6_DR
#define RotarySensor_W__INP_DIS CYREG_PRT6_INP_DIS
#define RotarySensor_W__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RotarySensor_W__LCD_EN CYREG_PRT6_LCD_EN
#define RotarySensor_W__MASK 0x80u
#define RotarySensor_W__PORT 6u
#define RotarySensor_W__PRT CYREG_PRT6_PRT
#define RotarySensor_W__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RotarySensor_W__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RotarySensor_W__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RotarySensor_W__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RotarySensor_W__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RotarySensor_W__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RotarySensor_W__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RotarySensor_W__PS CYREG_PRT6_PS
#define RotarySensor_W__SHIFT 7
#define RotarySensor_W__SLW CYREG_PRT6_SLW

/* Door_Bumper_ISR */
#define Door_Bumper_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Door_Bumper_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Door_Bumper_ISR__INTC_MASK 0x01u
#define Door_Bumper_ISR__INTC_NUMBER 0u
#define Door_Bumper_ISR__INTC_PRIOR_NUM 7u
#define Door_Bumper_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Door_Bumper_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Door_Bumper_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Door_CurrentRef */
#define Door_CurrentRef__0__MASK 0x08u
#define Door_CurrentRef__0__PC CYREG_IO_PC_PRT15_PC3
#define Door_CurrentRef__0__PORT 15u
#define Door_CurrentRef__0__SHIFT 3
#define Door_CurrentRef__AG CYREG_PRT15_AG
#define Door_CurrentRef__AMUX CYREG_PRT15_AMUX
#define Door_CurrentRef__BIE CYREG_PRT15_BIE
#define Door_CurrentRef__BIT_MASK CYREG_PRT15_BIT_MASK
#define Door_CurrentRef__BYP CYREG_PRT15_BYP
#define Door_CurrentRef__CTL CYREG_PRT15_CTL
#define Door_CurrentRef__DM0 CYREG_PRT15_DM0
#define Door_CurrentRef__DM1 CYREG_PRT15_DM1
#define Door_CurrentRef__DM2 CYREG_PRT15_DM2
#define Door_CurrentRef__DR CYREG_PRT15_DR
#define Door_CurrentRef__INP_DIS CYREG_PRT15_INP_DIS
#define Door_CurrentRef__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Door_CurrentRef__LCD_EN CYREG_PRT15_LCD_EN
#define Door_CurrentRef__MASK 0x08u
#define Door_CurrentRef__PORT 15u
#define Door_CurrentRef__PRT CYREG_PRT15_PRT
#define Door_CurrentRef__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Door_CurrentRef__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Door_CurrentRef__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Door_CurrentRef__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Door_CurrentRef__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Door_CurrentRef__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Door_CurrentRef__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Door_CurrentRef__PS CYREG_PRT15_PS
#define Door_CurrentRef__SHIFT 3
#define Door_CurrentRef__SLW CYREG_PRT15_SLW

/* PositionCounter_CounterUDB */
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PositionCounter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PositionCounter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PositionCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PositionCounter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PositionCounter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define PositionCounter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define PositionCounter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PositionCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PositionCounter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define PositionCounter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PositionCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PositionCounter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PositionCounter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PositionCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PositionCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PositionCounter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PositionCounter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define PositionCounter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PositionCounter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PositionCounter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define PositionCounter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PositionCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PositionCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB09_ST

/* Door_Bumper_Port */
#define Door_Bumper_Port__0__MASK 0x01u
#define Door_Bumper_Port__0__PC CYREG_PRT3_PC0
#define Door_Bumper_Port__0__PORT 3u
#define Door_Bumper_Port__0__SHIFT 0
#define Door_Bumper_Port__AG CYREG_PRT3_AG
#define Door_Bumper_Port__AMUX CYREG_PRT3_AMUX
#define Door_Bumper_Port__BIE CYREG_PRT3_BIE
#define Door_Bumper_Port__BIT_MASK CYREG_PRT3_BIT_MASK
#define Door_Bumper_Port__BYP CYREG_PRT3_BYP
#define Door_Bumper_Port__CTL CYREG_PRT3_CTL
#define Door_Bumper_Port__DM0 CYREG_PRT3_DM0
#define Door_Bumper_Port__DM1 CYREG_PRT3_DM1
#define Door_Bumper_Port__DM2 CYREG_PRT3_DM2
#define Door_Bumper_Port__Door_Bumper_Port_Open_Limit__MASK 0x01u
#define Door_Bumper_Port__Door_Bumper_Port_Open_Limit__PC CYREG_PRT3_PC0
#define Door_Bumper_Port__Door_Bumper_Port_Open_Limit__PORT 3u
#define Door_Bumper_Port__Door_Bumper_Port_Open_Limit__SHIFT 0
#define Door_Bumper_Port__DR CYREG_PRT3_DR
#define Door_Bumper_Port__INP_DIS CYREG_PRT3_INP_DIS
#define Door_Bumper_Port__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Door_Bumper_Port__LCD_EN CYREG_PRT3_LCD_EN
#define Door_Bumper_Port__MASK 0x01u
#define Door_Bumper_Port__PORT 3u
#define Door_Bumper_Port__PRT CYREG_PRT3_PRT
#define Door_Bumper_Port__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Door_Bumper_Port__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Door_Bumper_Port__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Door_Bumper_Port__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Door_Bumper_Port__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Door_Bumper_Port__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Door_Bumper_Port__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Door_Bumper_Port__PS CYREG_PRT3_PS
#define Door_Bumper_Port__SHIFT 0
#define Door_Bumper_Port__SLW CYREG_PRT3_SLW

/* Door_Motor_Speed_PWMUDB */
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1

/* RotarySensor_Ncc */
#define RotarySensor_Ncc__0__MASK 0x04u
#define RotarySensor_Ncc__0__PC CYREG_PRT5_PC2
#define RotarySensor_Ncc__0__PORT 5u
#define RotarySensor_Ncc__0__SHIFT 2
#define RotarySensor_Ncc__AG CYREG_PRT5_AG
#define RotarySensor_Ncc__AMUX CYREG_PRT5_AMUX
#define RotarySensor_Ncc__BIE CYREG_PRT5_BIE
#define RotarySensor_Ncc__BIT_MASK CYREG_PRT5_BIT_MASK
#define RotarySensor_Ncc__BYP CYREG_PRT5_BYP
#define RotarySensor_Ncc__CTL CYREG_PRT5_CTL
#define RotarySensor_Ncc__DM0 CYREG_PRT5_DM0
#define RotarySensor_Ncc__DM1 CYREG_PRT5_DM1
#define RotarySensor_Ncc__DM2 CYREG_PRT5_DM2
#define RotarySensor_Ncc__DR CYREG_PRT5_DR
#define RotarySensor_Ncc__INP_DIS CYREG_PRT5_INP_DIS
#define RotarySensor_Ncc__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RotarySensor_Ncc__LCD_EN CYREG_PRT5_LCD_EN
#define RotarySensor_Ncc__MASK 0x04u
#define RotarySensor_Ncc__PORT 5u
#define RotarySensor_Ncc__PRT CYREG_PRT5_PRT
#define RotarySensor_Ncc__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RotarySensor_Ncc__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RotarySensor_Ncc__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RotarySensor_Ncc__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RotarySensor_Ncc__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RotarySensor_Ncc__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RotarySensor_Ncc__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RotarySensor_Ncc__PS CYREG_PRT5_PS
#define RotarySensor_Ncc__SHIFT 2
#define RotarySensor_Ncc__SLW CYREG_PRT5_SLW

/* RotarySensor_SSI_CLK */
#define RotarySensor_SSI_CLK__0__MASK 0x01u
#define RotarySensor_SSI_CLK__0__PC CYREG_PRT5_PC0
#define RotarySensor_SSI_CLK__0__PORT 5u
#define RotarySensor_SSI_CLK__0__SHIFT 0
#define RotarySensor_SSI_CLK__AG CYREG_PRT5_AG
#define RotarySensor_SSI_CLK__AMUX CYREG_PRT5_AMUX
#define RotarySensor_SSI_CLK__BIE CYREG_PRT5_BIE
#define RotarySensor_SSI_CLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define RotarySensor_SSI_CLK__BYP CYREG_PRT5_BYP
#define RotarySensor_SSI_CLK__CTL CYREG_PRT5_CTL
#define RotarySensor_SSI_CLK__DM0 CYREG_PRT5_DM0
#define RotarySensor_SSI_CLK__DM1 CYREG_PRT5_DM1
#define RotarySensor_SSI_CLK__DM2 CYREG_PRT5_DM2
#define RotarySensor_SSI_CLK__DR CYREG_PRT5_DR
#define RotarySensor_SSI_CLK__INP_DIS CYREG_PRT5_INP_DIS
#define RotarySensor_SSI_CLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RotarySensor_SSI_CLK__LCD_EN CYREG_PRT5_LCD_EN
#define RotarySensor_SSI_CLK__MASK 0x01u
#define RotarySensor_SSI_CLK__PORT 5u
#define RotarySensor_SSI_CLK__PRT CYREG_PRT5_PRT
#define RotarySensor_SSI_CLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RotarySensor_SSI_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RotarySensor_SSI_CLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RotarySensor_SSI_CLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RotarySensor_SSI_CLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RotarySensor_SSI_CLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RotarySensor_SSI_CLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RotarySensor_SSI_CLK__PS CYREG_PRT5_PS
#define RotarySensor_SSI_CLK__SHIFT 0
#define RotarySensor_SSI_CLK__SLW CYREG_PRT5_SLW

/* RotarySensor_SSI_DIO */
#define RotarySensor_SSI_DIO__0__MASK 0x02u
#define RotarySensor_SSI_DIO__0__PC CYREG_PRT5_PC1
#define RotarySensor_SSI_DIO__0__PORT 5u
#define RotarySensor_SSI_DIO__0__SHIFT 1
#define RotarySensor_SSI_DIO__AG CYREG_PRT5_AG
#define RotarySensor_SSI_DIO__AMUX CYREG_PRT5_AMUX
#define RotarySensor_SSI_DIO__BIE CYREG_PRT5_BIE
#define RotarySensor_SSI_DIO__BIT_MASK CYREG_PRT5_BIT_MASK
#define RotarySensor_SSI_DIO__BYP CYREG_PRT5_BYP
#define RotarySensor_SSI_DIO__CTL CYREG_PRT5_CTL
#define RotarySensor_SSI_DIO__DM0 CYREG_PRT5_DM0
#define RotarySensor_SSI_DIO__DM1 CYREG_PRT5_DM1
#define RotarySensor_SSI_DIO__DM2 CYREG_PRT5_DM2
#define RotarySensor_SSI_DIO__DR CYREG_PRT5_DR
#define RotarySensor_SSI_DIO__INP_DIS CYREG_PRT5_INP_DIS
#define RotarySensor_SSI_DIO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RotarySensor_SSI_DIO__LCD_EN CYREG_PRT5_LCD_EN
#define RotarySensor_SSI_DIO__MASK 0x02u
#define RotarySensor_SSI_DIO__PORT 5u
#define RotarySensor_SSI_DIO__PRT CYREG_PRT5_PRT
#define RotarySensor_SSI_DIO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RotarySensor_SSI_DIO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RotarySensor_SSI_DIO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RotarySensor_SSI_DIO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RotarySensor_SSI_DIO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RotarySensor_SSI_DIO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RotarySensor_SSI_DIO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RotarySensor_SSI_DIO__PS CYREG_PRT5_PS
#define RotarySensor_SSI_DIO__SHIFT 1
#define RotarySensor_SSI_DIO__SLW CYREG_PRT5_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1 SP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000003Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
