############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
A "population count" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.
RTL header:
module top_module (
	input [254:0] in,
	output reg [7:0] out
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input [254:0] in,
    output reg [7:0] out
);
    
    integer i;
    always @(*) begin
        out = 8'd0; // Initialize the output to 0
        for (i = 0; i < 255; i = i + 1) begin
            out = out + in[i]; // Count the number of '1's
        end
    end

endmodule
```

