Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed May  6 22:18:04 2020
| Host         : DROZD01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mainframe_timing_summary_routed.rpt -pb mainframe_timing_summary_routed.pb -rpx mainframe_timing_summary_routed.rpx -warn_on_violation
| Design       : mainframe
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.235        0.000                      0                   31        0.224        0.000                      0                   31        9.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.235        0.000                      0                   21        0.224        0.000                      0                   21        9.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             17.429        0.000                      0                   10        0.623        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.235ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.746ns (32.516%)  route 1.548ns (67.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.685     7.477    u1/u2/E[0]
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[0]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X1Y34          FDCE (Setup_fdce_C_CE)      -0.413    24.712    u1/u2/register_o_reg[0]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 17.235    

Slack (MET) :             17.235ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.746ns (32.516%)  route 1.548ns (67.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.685     7.477    u1/u2/E[0]
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[1]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X1Y34          FDCE (Setup_fdce_C_CE)      -0.413    24.712    u1/u2/register_o_reg[1]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 17.235    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.746ns (34.641%)  route 1.408ns (65.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.545     7.336    u1/u2/E[0]
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[3]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Setup_fdce_C_CE)      -0.413    24.707    u1/u2/register_o_reg[3]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.746ns (34.641%)  route 1.408ns (65.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.545     7.336    u1/u2/E[0]
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[6]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Setup_fdce_C_CE)      -0.413    24.707    u1/u2/register_o_reg[6]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.746ns (34.641%)  route 1.408ns (65.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.545     7.336    u1/u2/E[0]
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[8]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Setup_fdce_C_CE)      -0.413    24.707    u1/u2/register_o_reg[8]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.746ns (34.641%)  route 1.408ns (65.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.545     7.336    u1/u2/E[0]
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[9]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Setup_fdce_C_CE)      -0.413    24.707    u1/u2/register_o_reg[9]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.746ns (35.440%)  route 1.359ns (64.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.496     7.288    u1/u2/E[0]
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[2]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Setup_fdce_C_CE)      -0.413    24.712    u1/u2/register_o_reg[2]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 17.425    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.746ns (35.440%)  route 1.359ns (64.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.496     7.288    u1/u2/E[0]
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[4]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Setup_fdce_C_CE)      -0.413    24.712    u1/u2/register_o_reg[4]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 17.425    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.746ns (35.440%)  route 1.359ns (64.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.496     7.288    u1/u2/E[0]
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[5]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Setup_fdce_C_CE)      -0.413    24.712    u1/u2/register_o_reg[5]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 17.425    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 u1/u1/u1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.746ns (35.440%)  route 1.359ns (64.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u1/counter_reg[1]/Q
                         net (fo=3, routed)           0.863     6.465    u1/u1/u1/counter[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.327     6.792 r  u1/u1/u1/register_o[9]_i_1/O
                         net (fo=10, routed)          0.496     7.288    u1/u2/E[0]
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[7]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Setup_fdce_C_CE)      -0.413    24.712    u1/u2/register_o_reg[7]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 17.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u1/u1/u1/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.187ns (54.316%)  route 0.157ns (45.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u1/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u1/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u1/u1/u1/state_o_reg/Q
                         net (fo=4, routed)           0.157     1.803    u1/u1/u1/state_o_reg_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.046     1.849 r  u1/u1/u1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    u1/u1/u1/counter[1]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.018    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.107     1.624    u1/u1/u1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u1/u1/u1/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u1/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u1/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u1/u1/u1/state_o_reg/Q
                         net (fo=4, routed)           0.157     1.803    u1/u1/u1/state_o_reg_n_0
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.848 r  u1/u1/u1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    u1/u1/u1/counter[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.018    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/counter_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.091     1.608    u1/u1/u1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u1/u1/u1/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u1/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u1/u1/u1/sync_0_reg/Q
                         net (fo=1, routed)           0.172     1.817    u1/u1/u1/sync_0
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.018    u1/u1/u1/CLK
    SLICE_X0Y32          FDRE                                         r  u1/u1/u1/sync_1_reg/C
                         clock pessimism             -0.514     1.504    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.070     1.574    u1/u1/u1/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_selector_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_selector_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    clk_50m_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  disp_selector_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  disp_selector_reg/Q
                         net (fo=3, routed)           0.168     1.814    disp_selector
    SLICE_X1Y53          LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  disp_selector_i_1/O
                         net (fo=1, routed)           0.000     1.859    disp_selector_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  disp_selector_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     2.020    clk_50m_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  disp_selector_reg/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.091     1.595    disp_selector_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u4/state_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.180%)  route 0.222ns (54.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u1/u1/u4/counter_reg[0]/Q
                         net (fo=4, routed)           0.222     1.867    u1/u1/u4/counter_reg_n_0_[0]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.042     1.909 r  u1/u1/u4/state_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    u1/u1/u4/state_o_i_1__0_n_0
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.018    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.107     1.611    u1/u1/u4/state_o_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u4/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.584%)  route 0.222ns (54.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u1/u1/u4/counter_reg[0]/Q
                         net (fo=4, routed)           0.222     1.867    u1/u1/u4/counter_reg_n_0_[0]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.912 r  u1/u1/u4/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u1/u1/u4/counter[1]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.018    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     1.595    u1/u1/u4/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u1/u1/u1/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u1/state_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.720%)  route 0.204ns (52.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u1/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u1/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u1/u1/u1/state_o_reg/Q
                         net (fo=4, routed)           0.148     1.793    u1/u1/u1/state_o_reg_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  u1/u1/u1/state_o_i_1/O
                         net (fo=1, routed)           0.056     1.894    u1/u1/u1/state_o_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u1/u1/u1/state_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     2.018    u1/u1/u1/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u1/state_o_reg/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.066     1.570    u1/u1/u1/state_o_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 disp_selector_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_on_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    clk_50m_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  disp_selector_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  disp_selector_reg/Q
                         net (fo=3, routed)           0.189     1.834    disp_selector
    SLICE_X0Y53          FDSE                                         r  hex_on_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     2.020    clk_50m_IBUF_BUFG
    SLICE_X0Y53          FDSE                                         r  hex_on_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X0Y53          FDSE (Hold_fdse_C_S)        -0.018     1.499    hex_on_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 disp_selector_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_on_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    clk_50m_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  disp_selector_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  disp_selector_reg/Q
                         net (fo=3, routed)           0.189     1.834    disp_selector
    SLICE_X0Y53          FDRE                                         r  hex_on_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     2.020    clk_50m_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  hex_on_reg[1]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X0Y53          FDRE (Hold_fdre_C_R)        -0.018     1.499    hex_on_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u1/u1/u4/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u1/u4/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.502    u1/u1/u4/CLK
    SLICE_X1Y30          FDRE                                         r  u1/u1/u4/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u1/u1/u4/sync_0_reg/Q
                         net (fo=1, routed)           0.329     1.973    u1/u1/u4/sync_0_reg_n_0
    SLICE_X1Y30          FDRE                                         r  u1/u1/u4/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     2.016    u1/u1/u4/CLK
    SLICE_X1Y30          FDRE                                         r  u1/u1/u4/sync_1_reg/C
                         clock pessimism             -0.514     1.502    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.066     1.568    u1/u1/u4/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.404    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50m_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y53     disp_selector_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X0Y53     hex_on_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y53     hex_on_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y32     u1/u1/u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y32     u1/u1/u1/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y32     u1/u1/u1/state_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y32     u1/u1/u1/sync_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y32     u1/u1/u1/sync_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y32     u1/u1/u4/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y53     disp_selector_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X0Y53     hex_on_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y53     hex_on_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y32     u1/u1/u1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y32     u1/u1/u1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y32     u1/u1/u1/state_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y32     u1/u1/u1/sync_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y32     u1/u1/u1/sync_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y32     u1/u1/u4/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y32     u1/u1/u4/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y34     u1/u2/register_o_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y34     u1/u2/register_o_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y34     u1/u2/register_o_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y34     u1/u2/register_o_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y34     u1/u2/register_o_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y34     u1/u2/register_o_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y34     u1/u2/register_o_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y34     u1/u2/register_o_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y34     u1/u2/register_o_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y34     u1/u2/register_o_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.718ns (34.052%)  route 1.391ns (65.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.641     7.291    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[2]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    24.720    u1/u2/register_o_reg[2]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.718ns (34.052%)  route 1.391ns (65.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.641     7.291    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[4]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    24.720    u1/u2/register_o_reg[4]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.718ns (34.052%)  route 1.391ns (65.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.641     7.291    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[5]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    24.720    u1/u2/register_o_reg[5]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.718ns (34.052%)  route 1.391ns (65.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.641     7.291    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[7]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X0Y34          FDCE (Recov_fdce_C_CLR)     -0.405    24.720    u1/u2/register_o_reg[7]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.718ns (34.122%)  route 1.386ns (65.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.637     7.287    u1/u2/AR[0]
    SLICE_X1Y34          FDCE                                         f  u1/u2/register_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[0]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X1Y34          FDCE (Recov_fdce_C_CLR)     -0.405    24.720    u1/u2/register_o_reg[0]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                 17.433    

Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.718ns (34.122%)  route 1.386ns (65.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.637     7.287    u1/u2/AR[0]
    SLICE_X1Y34          FDCE                                         f  u1/u2/register_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.516    24.888    u1/u2/CLK
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[1]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X1Y34          FDCE (Recov_fdce_C_CLR)     -0.405    24.720    u1/u2/register_o_reg[1]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                 17.433    

Slack (MET) :             17.560ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.718ns (36.390%)  route 1.255ns (63.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.506     7.156    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[3]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.405    24.715    u1/u2/register_o_reg[3]
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 17.560    

Slack (MET) :             17.560ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.718ns (36.390%)  route 1.255ns (63.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.506     7.156    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[6]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.405    24.715    u1/u2/register_o_reg[6]
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 17.560    

Slack (MET) :             17.560ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.718ns (36.390%)  route 1.255ns (63.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.506     7.156    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[8]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.405    24.715    u1/u2/register_o_reg[8]
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 17.560    

Slack (MET) :             17.560ns  (required time - arrival time)
  Source:                 u1/u1/u4/state_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.718ns (36.390%)  route 1.255ns (63.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 24.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.631     5.183    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/state_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419     5.602 r  u1/u1/u4/state_o_reg/Q
                         net (fo=4, routed)           0.750     6.351    u1/u1/u4/state_o_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.299     6.650 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.506     7.156    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    20.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    24.883    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[9]/C
                         clock pessimism              0.273    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X0Y30          FDCE (Recov_fdce_C_CLR)     -0.405    24.715    u1/u2/register_o_reg[9]
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 17.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.266%)  route 0.357ns (65.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.187     2.047    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     2.016    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X0Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.424    u1/u2/register_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.266%)  route 0.357ns (65.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.187     2.047    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     2.016    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[6]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X0Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.424    u1/u2/register_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.266%)  route 0.357ns (65.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.187     2.047    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     2.016    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[8]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X0Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.424    u1/u2/register_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.266%)  route 0.357ns (65.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.187     2.047    u1/u2/AR[0]
    SLICE_X0Y30          FDCE                                         f  u1/u2/register_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     2.016    u1/u2/CLK
    SLICE_X0Y30          FDCE                                         r  u1/u2/register_o_reg[9]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X0Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.424    u1/u2/register_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.127%)  route 0.393ns (67.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.223     2.083    u1/u2/AR[0]
    SLICE_X1Y34          FDCE                                         f  u1/u2/register_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.020    u1/u2/CLK
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.428    u1/u2/register_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.127%)  route 0.393ns (67.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.223     2.083    u1/u2/AR[0]
    SLICE_X1Y34          FDCE                                         f  u1/u2/register_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.020    u1/u2/CLK
    SLICE_X1Y34          FDCE                                         r  u1/u2/register_o_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.428    u1/u2/register_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.888%)  route 0.397ns (68.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.227     2.088    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.020    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X0Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.428    u1/u2/register_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.888%)  route 0.397ns (68.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.227     2.088    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.020    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[4]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X0Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.428    u1/u2/register_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.888%)  route 0.397ns (68.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.227     2.088    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.020    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X0Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.428    u1/u2/register_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u1/u1/u4/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u2/register_o_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.888%)  route 0.397ns (68.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.504    u1/u1/u4/CLK
    SLICE_X1Y32          FDRE                                         r  u1/u1/u4/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  u1/u1/u4/counter_reg[1]/Q
                         net (fo=3, routed)           0.170     1.816    u1/u1/u4/counter_reg_n_0_[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.861 f  u1/u1/u4/register_o[9]_i_2/O
                         net (fo=10, routed)          0.227     2.088    u1/u2/AR[0]
    SLICE_X0Y34          FDCE                                         f  u1/u2/register_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    clk_50m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50m_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.020    u1/u2/CLK
    SLICE_X0Y34          FDCE                                         r  u1/u2/register_o_reg[7]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X0Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.428    u1/u2/register_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.659    





