

================================================================
== Vitis HLS Report for 'mp_mul_10'
================================================================
* Date:           Tue May 20 14:36:31 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      310|  2.120 us|  3.100 us|  212|  310|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114  |mp_mul_10_Pipeline_VITIS_LOOP_144_2  |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129  |mp_mul_10_Pipeline_VITIS_LOOP_157_4  |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      112|      168|   14 ~ 21|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |       98|      140|   14 ~ 20|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3019|   3023|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     309|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3328|   3490|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114  |mp_mul_10_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1178|  1415|    0|
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129  |mp_mul_10_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1181|  1408|    0|
    |mul_32ns_32ns_64_2_1_U1748                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1749                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1750                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1751                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|  16|  3019|  3023|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_11_fu_222_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_183_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_11_fu_273_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_250_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_177_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_244_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    4|         12|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |coeff_address0      |  14|          3|    6|         18|
    |coeff_ce0           |  14|          3|    1|          3|
    |grp_fu_424_ce       |  14|          3|    1|          3|
    |grp_fu_424_p0       |  14|          3|   32|         96|
    |grp_fu_424_p1       |  14|          3|   32|         96|
    |grp_fu_428_ce       |  14|          3|    1|          3|
    |grp_fu_428_p0       |  14|          3|   32|         96|
    |grp_fu_428_p1       |  14|          3|   32|         96|
    |grp_fu_432_ce       |  14|          3|    1|          3|
    |grp_fu_432_p0       |  14|          3|   32|         96|
    |grp_fu_432_p1       |  14|          3|   32|         96|
    |grp_fu_436_ce       |  14|          3|    1|          3|
    |grp_fu_436_p0       |  14|          3|   32|         96|
    |grp_fu_436_p1       |  14|          3|   32|         96|
    |i_23_fu_80          |   9|          2|    4|          8|
    |i_fu_44             |   9|          2|    4|          8|
    |indvars_iv31_fu_40  |   9|          2|    4|          8|
    |indvars_iv_fu_76    |   9|          2|    4|          8|
    |u_016_fu_48         |   9|          2|    4|          8|
    |u_29_fu_68          |   9|          2|    4|          8|
    |v_017_fu_52         |   9|          2|   64|        128|
    |v_fu_72             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  493|       1402|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   9|   0|    9|          0|
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |i_23_fu_80                                                   |   4|   0|    4|          0|
    |i_88_reg_402                                                 |   4|   0|    4|          0|
    |i_fu_44                                                      |   4|   0|    4|          0|
    |indvars_iv31_fu_40                                           |   4|   0|    4|          0|
    |indvars_iv31_load_reg_397                                    |   4|   0|    4|          0|
    |indvars_iv_fu_76                                             |   4|   0|    4|          0|
    |trunc_ln143_reg_363                                          |   3|   0|    3|          0|
    |trunc_ln156_reg_419                                          |   3|   0|    3|          0|
    |u_016_fu_48                                                  |   4|   0|    4|          0|
    |u_29_fu_68                                                   |   4|   0|    4|          0|
    |u_reg_350                                                    |   4|   0|    4|          0|
    |v_017_fu_52                                                  |  64|   0|   64|          0|
    |v_210_reg_355                                                |  64|   0|   64|          0|
    |v_fu_72                                                      |  64|   0|   64|          0|
    |v_load_reg_411                                               |  64|   0|   64|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 309|   0|  309|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|a_address0      |  out|    4|   ap_memory|             a|         array|
|a_ce0           |  out|    1|   ap_memory|             a|         array|
|a_q0            |   in|   64|   ap_memory|             a|         array|
|coeff_address0  |  out|    6|   ap_memory|         coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|         coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|         coeff|         array|
|c_address0      |  out|    4|   ap_memory|             c|         array|
|c_ce0           |  out|    1|   ap_memory|             c|         array|
|c_we0           |  out|    1|   ap_memory|             c|         array|
|c_d0            |  out|   64|   ap_memory|             c|         array|
+----------------+-----+-----+------------+--------------+--------------+

