

================================================================
== Vivado HLS Report for 'Loop_realfft_be_desc'
================================================================
* Date:           Wed Mar 30 12:58:49 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      525|      525| 2.100 us | 2.100 us |  525|  525|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      523|      523|        13|          1|          1|   512|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 15 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader.i"   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i1_0_i = phi i10 [ %i, %realfft_be_descramble_end ], [ 0, %newFuncRoot ]"   --->   Operation 18 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln80 = icmp eq i10 %i1_0_i, -512" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 19 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i10 %i1_0_i, 1" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %"xfft2real<complex<ap_fixed<16, 1, 5, 3, 0> >, complex<ap_fixed<16, 1, 5, 3, 0> >, 10, true>.exit.exitStub", label %realfft_be_descramble_begin" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln101 = icmp eq i10 %i1_0_i, 0" [./xfft2real.h:101->xfft2real.cpp:60]   --->   Operation 23 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln80)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i113.i, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i211.i_ifconv" [./xfft2real.h:101->xfft2real.cpp:60]   --->   Operation 24 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%sub_ln104 = sub i10 -512, %i1_0_i" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 25 'sub' 'sub_ln104' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i10 %sub_ln104 to i8" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 26 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %sub_ln104, i32 8)" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %trunc_ln104 to i64" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 28 'zext' 'zext_ln104' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_5 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 29 'getelementptr' 'descramble_buf_0_M_5' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_5 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 30 'getelementptr' 'descramble_buf_1_M_5' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_7 = load i16* %descramble_buf_0_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 31 'load' 'descramble_buf_0_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_7 = load i16* %descramble_buf_1_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 32 'load' 'descramble_buf_1_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i10 %i1_0_i to i8" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 33 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %trunc_ln99 to i64" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 34 'zext' 'zext_ln99' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%descramble_buf_0_M = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 35 'getelementptr' 'descramble_buf_0_M' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%descramble_buf_1_M = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 36 'getelementptr' 'descramble_buf_1_M' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_1 = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 37 'load' 'descramble_buf_0_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_1 = load i16* %descramble_buf_1_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 38 'load' 'descramble_buf_1_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_2 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 39 'getelementptr' 'descramble_buf_0_M_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_2 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 40 'getelementptr' 'descramble_buf_1_M_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_3 = load i16* %descramble_buf_0_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 41 'load' 'descramble_buf_0_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 42 'load' 'descramble_buf_1_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_4 = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 43 'getelementptr' 'descramble_buf_0_M_4' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_4 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 44 'getelementptr' 'descramble_buf_1_M_4' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_6 = load i16* %descramble_buf_0_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 45 'load' 'descramble_buf_0_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_6 = load i16* %descramble_buf_1_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 46 'load' 'descramble_buf_1_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_7 = load i16* %descramble_buf_0_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 47 'load' 'descramble_buf_0_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_7 = load i16* %descramble_buf_1_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 48 'load' 'descramble_buf_1_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %i1_0_i, i32 8, i32 9)" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.95ns)   --->   "%icmp_ln99 = icmp eq i2 %tmp, 0" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 50 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln80)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_1 = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 51 'load' 'descramble_buf_0_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_1 = load i16* %descramble_buf_1_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 52 'load' 'descramble_buf_1_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_3 = load i16* %descramble_buf_0_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 53 'load' 'descramble_buf_0_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 54 'load' 'descramble_buf_1_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_6 = load i16* %descramble_buf_0_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 55 'load' 'descramble_buf_0_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 56 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_6 = load i16* %descramble_buf_1_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 56 'load' 'descramble_buf_1_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_2 = select i1 %tmp_3, i16 %descramble_buf_1_M_7, i16 %descramble_buf_0_M_7" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 57 'select' 'p_Val2_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_4 = sub i16 0, %p_Val2_2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 58 'sub' 'p_Val2_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %i1_0_i to i64" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 59 'zext' 'zext_ln1265' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.80ns)   --->   "%p_Val2_s = select i1 %icmp_ln99, i16 %descramble_buf_0_M_1, i16 %descramble_buf_1_M_1" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 60 'select' 'p_Val2_s' <Predicate = (!icmp_ln80)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.80ns)   --->   "%p_Val2_1 = select i1 %icmp_ln99, i16 %descramble_buf_0_M_3, i16 %descramble_buf_1_M_3" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 61 'select' 'p_Val2_1' <Predicate = (!icmp_ln80)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns)   --->   "%p_Val2_3 = select i1 %tmp_3, i16 %descramble_buf_1_M_6, i16 %descramble_buf_0_M_6" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 62 'select' 'p_Val2_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_3 to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 63 'sext' 'rhs_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_4 to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 64 'sext' 'rhs_V_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 65 'sext' 'lhs_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %lhs_V, %rhs_V" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 66 'add' 'ret_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %rhs_V, %lhs_V" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 67 'sub' 'ret_V_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %p_Val2_1 to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 68 'sext' 'lhs_V_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %lhs_V_4, %rhs_V_3" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 69 'add' 'ret_V_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %rhs_V_3, %lhs_V_4" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 70 'sub' 'ret_V_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_2, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 71 'partselect' 'trunc_ln1148_7' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 72 'bitselect' 'tmp_7' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_3, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 73 'partselect' 'trunc_ln1148_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%twid_rom_0_addr = getelementptr [512 x i16]* @twid_rom_0, i64 0, i64 %zext_ln1265" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 74 'getelementptr' 'twid_rom_0_addr' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i16* %twid_rom_0_addr, align 4" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 75 'load' 'p_Val2_14' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%twid_rom_1_addr = getelementptr [512 x i16]* @twid_rom_1, i64 0, i64 %zext_ln1265" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 76 'getelementptr' 'twid_rom_1_addr' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 77 'load' 'p_Val2_15' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i17 %ret_V_3 to i18" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 78 'zext' 'zext_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.10ns)   --->   "%r_V = sub i17 0, %ret_V_2" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 79 'sub' 'r_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 80 'bitselect' 'tmp_6' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%sub_ln1148_4 = sub i16 0, %trunc_ln1148_7" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 81 'sub' 'sub_ln1148_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 82 'partselect' 'trunc_ln1148_8' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_6, i16 %sub_ln1148_4, i16 %trunc_ln1148_8" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 83 'select' 'select_ln1148' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (2.10ns)   --->   "%sub_ln1148_5 = sub i18 0, %zext_ln1148_2" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 84 'sub' 'sub_ln1148_5' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_5, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 85 'partselect' 'trunc_ln1148_s' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i16* %twid_rom_0_addr, align 4" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 86 'load' 'p_Val2_14' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>
ST_7 : Operation 87 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 87 'load' 'p_Val2_15' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln1148_6 = sub i16 0, %trunc_ln1148_s" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 88 'sub' 'sub_ln1148_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%select_ln1148_2 = select i1 %tmp_7, i16 %sub_ln1148_6, i16 %trunc_ln1148_3" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 89 'select' 'select_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_Val2_14 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 90 'sext' 'sext_ln1118' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %select_ln1148 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 91 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_15 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 92 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 93 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln700 = mul i31 %sext_ln1118, %sext_ln1118_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 93 'mul' 'mul_ln700' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_1, %sext_ln1118_2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 94 'mul' 'mul_ln1192' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %select_ln1148_2 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 95 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 96 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln700 = mul i31 %sext_ln1118, %sext_ln1118_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 96 'mul' 'mul_ln700' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 97 'mul' 'mul_ln1193' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln700_1 = mul i31 %sext_ln1118, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 98 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_1, %sext_ln1118_2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 99 'mul' 'mul_ln1192' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i17 %ret_V to i18" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 100 'zext' 'zext_ln1148' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.10ns)   --->   "%sub_ln1148 = sub i18 0, %zext_ln1148" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 101 'sub' 'sub_ln1148' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 102 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i17 %ret_V_1 to i18" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 103 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (2.10ns)   --->   "%sub_ln1148_2 = sub i18 0, %zext_ln1148_1" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 104 'sub' 'sub_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_2, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 105 'partselect' 'trunc_ln1148_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 106 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln700 = mul i31 %sext_ln1118, %sext_ln1118_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 106 'mul' 'mul_ln700' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [2/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 107 'mul' 'mul_ln1193' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln700_1 = mul i31 %sext_ln1118, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 108 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_1, %sext_ln1118_2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 109 'mul' 'mul_ln1192' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 110 [1/1] (2.07ns)   --->   "%sub_ln1148_1 = sub i16 0, %trunc_ln1148_1" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 110 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (2.07ns)   --->   "%sub_ln1148_3 = sub i16 0, %trunc_ln1148_4" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 111 'sub' 'sub_ln1148_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 112 'mul' 'mul_ln1193' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4 = sub i31 %mul_ln700, %mul_ln1193" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 113 'sub' 'ret_V_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln700_1 = mul i31 %sext_ln1118, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 114 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 115 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, %mul_ln700_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 115 'add' 'ret_V_5' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 116 [1/1] (2.07ns)   --->   "%cdata_M_real_V = add i16 %p_Val2_1, %p_Val2_s" [./xfft2real.h:102->xfft2real.cpp:60]   --->   Operation 116 'add' 'cdata_M_real_V' <Predicate = (!icmp_ln80 & icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %p_Val2_s, %p_Val2_1" [./xfft2real.h:102->xfft2real.cpp:60]   --->   Operation 117 'sub' 'sub_ln703' <Predicate = (!icmp_ln80 & icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.07>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 118 'bitselect' 'tmp_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%trunc_ln1148_2 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 119 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%f_M_real_V = select i1 %tmp_4, i16 %sub_ln1148_1, i16 %trunc_ln1148_2" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 120 'select' 'f_M_real_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 121 'bitselect' 'tmp_5' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%trunc_ln1148_5 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_1, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 122 'partselect' 'trunc_ln1148_5' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%f_M_imag_V = select i1 %tmp_5, i16 %sub_ln1148_3, i16 %trunc_ln1148_5" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 123 'select' 'f_M_imag_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%p_r_V = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_4, i32 15, i32 30)" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 124 'partselect' 'p_r_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_5, i32 15, i32 30)" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 125 'partselect' 'p_Val2_13' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (2.07ns) (out node of the LUT)   --->   "%cdata_M_real_V_1 = add i16 %f_M_real_V, %p_r_V" [./xfft2real.h:109->xfft2real.cpp:60]   --->   Operation 126 'add' 'cdata_M_real_V_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln703_1 = add i16 %f_M_imag_V, %p_Val2_13" [./xfft2real.h:109->xfft2real.cpp:60]   --->   Operation 127 'add' 'add_ln703_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end" [./xfft2real.h:103->xfft2real.cpp:60]   --->   Operation 128 'br' <Predicate = (!icmp_ln80 & icmp_ln101)> <Delay = 1.76>

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 129 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end"   --->   Operation 129 'br' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.76>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_M_real_V = phi i16 [ %cdata_M_real_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i113.i ], [ %cdata_M_real_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i211.i_ifconv ]"   --->   Operation 130 'phi' 'tmp_M_real_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%cdata_M_imag_V = phi i16 [ %sub_ln703, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i113.i ], [ %add_ln703_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i211.i_ifconv ]" [./xfft2real.h:102->xfft2real.cpp:60]   --->   Operation 131 'phi' 'cdata_M_imag_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %cdata_M_imag_V, i16 %tmp_M_real_V)" [./xfft2real.h:111->xfft2real.cpp:60]   --->   Operation 132 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dout_V, i32 %tmp_1)" [./xfft2real.h:111->xfft2real.cpp:60]   --->   Operation 133 'write' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str5) nounwind" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str5)" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 135 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./xfft2real.h:81->xfft2real.cpp:60]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 137 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dout_V, i32 %tmp_1)" [./xfft2real.h:111->xfft2real.cpp:60]   --->   Operation 137 'write' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str5, i32 %tmp_2)" [./xfft2real.h:113->xfft2real.cpp:60]   --->   Operation 138 'specregionend' 'empty_34' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 139 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./xfft2real.h:80->xfft2real.cpp:60) [13]  (1.77 ns)

 <State 2>: 3.73ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln80', ./xfft2real.h:80->xfft2real.cpp:60) [14]  (1.77 ns)
	blocking operation 1.96 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_0_M_5', ./xfft2real.h:104->xfft2real.cpp:60) [45]  (0 ns)
	'load' operation ('descramble_buf_0_M_7', ./xfft2real.h:104->xfft2real.cpp:60) on array 'descramble_buf_0_M_imag_V' [51]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_0_M', ./xfft2real.h:99->xfft2real.cpp:60) [25]  (0 ns)
	'load' operation ('descramble_buf_0_M_1', ./xfft2real.h:99->xfft2real.cpp:60) on array 'descramble_buf_0_M_real_V' [29]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('descramble_buf_0_M_1', ./xfft2real.h:99->xfft2real.cpp:60) on array 'descramble_buf_0_M_real_V' [29]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_0_addr', ./xfft2real.h:108->xfft2real.cpp:60) [90]  (0 ns)
	'load' operation ('__Val2__', ./xfft2real.h:108->xfft2real.cpp:60) on array 'twid_rom_0' [91]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./xfft2real.h:108->xfft2real.cpp:60) on array 'twid_rom_0' [91]  (3.25 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln700', ./xfft2real.h:108->xfft2real.cpp:60) [98]  (3.89 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln700', ./xfft2real.h:108->xfft2real.cpp:60) [98]  (3.89 ns)

 <State 10>: 2.11ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', ./xfft2real.h:106->xfft2real.cpp:60) [63]  (2.11 ns)

 <State 11>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[100] ('mul_ln1193', ./xfft2real.h:108->xfft2real.cpp:60) [99]  (0 ns)
	'sub' operation of DSP[100] ('ret.V', ./xfft2real.h:108->xfft2real.cpp:60) [100]  (3.02 ns)

 <State 12>: 2.08ns
The critical path consists of the following:
	'select' operation ('f._M_real.V', ./xfft2real.h:106->xfft2real.cpp:60) [67]  (0 ns)
	'add' operation ('complex<ap_fixed<16, 1, 5, 3, 0> >._M_real.V', ./xfft2real.h:109->xfft2real.cpp:60) [106]  (2.08 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cdata._M_real.V') with incoming values : ('complex<ap_fixed<16, 1, 5, 3, 0> >._M_real.V', ./xfft2real.h:109->xfft2real.cpp:60) ('cdata._M_real.V', ./xfft2real.h:102->xfft2real.cpp:60) [114]  (1.77 ns)
	'phi' operation ('cdata._M_real.V') with incoming values : ('complex<ap_fixed<16, 1, 5, 3, 0> >._M_real.V', ./xfft2real.h:109->xfft2real.cpp:60) ('cdata._M_real.V', ./xfft2real.h:102->xfft2real.cpp:60) [114]  (0 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
