# system info nios_td3_tb on 2025.07.18.10:06:07
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1752825964
#
#
# Files generated for nios_td3_tb on 2025.07.18.10:06:07
files:
filepath,kind,attributes,module,is_top
nios_td3/testbench/nios_td3_tb/simulation/nios_td3_tb.v,VERILOG,,nios_td3_tb,true
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3.v,VERILOG,,nios_td3,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_intel_niosv_m_0.v,VERILOG,,nios_td3_intel_niosv_m_0,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_jtag_uart.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_jtag_uart_log_module.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_onchip_memory2_0.v,VERILOG,,nios_td3_onchip_memory2_0,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_pio_0.v,VERILOG,,nios_td3_pio_0,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_timer_0.v,VERILOG,,nios_td3_timer_0,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0.v,VERILOG,,nios_td3_mm_interconnect_0,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_irq_mapper.sv,SYSTEM_VERILOG,,nios_td3_irq_mapper,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/ecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/ecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/altecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/altecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_csrind_if.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_csrind_host.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_c_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_c_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_c_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_m_W_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/nios_td3_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_opcode_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_mem_op_state.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/ecc_enc.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/ecc_dec.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/altecc_enc.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/altecc_dec.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_reg_file.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_csrind_if.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_csrind_host.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_interrupt_handler.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_instr_buffer.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_bus_req.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_shift.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_lsu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_c_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_c_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_c_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_c_D_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_c_E_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_c_M0_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_D_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_E_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_M0_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_m_W_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/nios_td3_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/ecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/ecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/altecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/altecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_csrind_if.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_csrind_host.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_bus_req.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_shift.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_c_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_c_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_c_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_c_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_c_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_c_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_m_W_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/nios_td3_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_opcode_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_mem_op_state.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/ecc_enc.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/ecc_dec.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/altecc_enc.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/altecc_dec.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_reg_file.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_csrind_if.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_csrind_host.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_interrupt_handler.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_instr_buffer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_bus_req.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_shift.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_lsu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_c_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_c_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_c_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_c_D_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_c_E_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_c_M0_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_D_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_E_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_M0_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_m_W_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/nios_td3_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,nios_td3_intel_niosv_m_0_hart,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_timer_msip,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_timer_msip.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_timer_msip,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_timer_msip.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_timer_msip,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_timer_msip.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_timer_msip,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/csr_mlab.mif,MIF,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/debug_rom.mif,MIF,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_dm_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_dm_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/aldec/niosv_debug_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_dm_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_dm_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/cadence/niosv_debug_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_dm_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_dm_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/mentor/niosv_debug_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_dm_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_dm_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/synopsys/niosv_debug_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_std_synchronizer_bundle.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_std_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_reset_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_reset_controller.v,SYSTEM_VERILOG,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,niosv_dm_top,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_intel_niosv_m_0_irq_mapper.sv,SYSTEM_VERILOG,,nios_td3_intel_niosv_m_0_irq_mapper,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_router,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_router_002,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_router_004,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_router_005,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_cmd_demux,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_cmd_demux_002,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_cmd_mux,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_cmd_mux,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_cmd_mux_001,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_cmd_mux_001,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_rsp_demux,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_rsp_demux_001,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_rsp_mux,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_rsp_mux,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_rsp_mux_002,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_rsp_mux_002,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nios_td3_mm_interconnect_0_avalon_st_adapter,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/niosv_reset_controller.v,VERILOG,,niosv_reset_controller,false
nios_td3/testbench/nios_td3_tb/simulation/submodules/nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_td3_tb.nios_td3_inst,nios_td3
nios_td3_tb.nios_td3_inst.intel_niosv_m_0,nios_td3_intel_niosv_m_0
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.hart,nios_td3_intel_niosv_m_0_hart
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.hart.niosv_reset_controller,niosv_reset_controller
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.hart.niosv_reset_controller.niosv_reset_controller,altera_reset_controller
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.timer_module,niosv_timer_msip
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.dbg_mod,niosv_dm_top
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.irq_mapper,nios_td3_intel_niosv_m_0_irq_mapper
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.irq_mapper_001,nios_td3_intel_niosv_m_0_irq_mapper
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.irq_mapper_002,nios_td3_intel_niosv_m_0_irq_mapper
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.rst_controller,altera_reset_controller
nios_td3_tb.nios_td3_inst.intel_niosv_m_0.rst_controller_001,altera_reset_controller
nios_td3_tb.nios_td3_inst.jtag_uart_0,altera_avalon_jtag_uart
nios_td3_tb.nios_td3_inst.onchip_memory2_0,nios_td3_onchip_memory2_0
nios_td3_tb.nios_td3_inst.pio_0,nios_td3_pio_0
nios_td3_tb.nios_td3_inst.timer_0,nios_td3_timer_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0,nios_td3_mm_interconnect_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_dm_agent_translator,altera_merlin_slave_translator
nios_td3_tb.nios_td3_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
nios_td3_tb.nios_td3_inst.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
nios_td3_tb.nios_td3_inst.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_translator,altera_merlin_slave_translator
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_data_manager_agent,altera_merlin_axi_master_ni
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_instruction_manager_agent,altera_merlin_axi_master_ni
nios_td3_tb.nios_td3_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent,altera_merlin_slave_agent
nios_td3_tb.nios_td3_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
nios_td3_tb.nios_td3_inst.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
nios_td3_tb.nios_td3_inst.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent,altera_merlin_slave_agent
nios_td3_tb.nios_td3_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.timer_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.pio_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router,nios_td3_mm_interconnect_0_router
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_001,nios_td3_mm_interconnect_0_router
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_002,nios_td3_mm_interconnect_0_router_002
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_003,nios_td3_mm_interconnect_0_router_002
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_004,nios_td3_mm_interconnect_0_router_004
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_007,nios_td3_mm_interconnect_0_router_004
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_008,nios_td3_mm_interconnect_0_router_004
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_009,nios_td3_mm_interconnect_0_router_004
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_005,nios_td3_mm_interconnect_0_router_005
nios_td3_tb.nios_td3_inst.mm_interconnect_0.router_006,nios_td3_mm_interconnect_0_router_005
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_instruction_manager_wr_limiter,altera_merlin_traffic_limiter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.intel_niosv_m_0_instruction_manager_rd_limiter,altera_merlin_traffic_limiter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_demux,nios_td3_mm_interconnect_0_cmd_demux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_demux_001,nios_td3_mm_interconnect_0_cmd_demux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_demux_002,nios_td3_mm_interconnect_0_cmd_demux_002
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_demux_003,nios_td3_mm_interconnect_0_cmd_demux_002
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_mux,nios_td3_mm_interconnect_0_cmd_mux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_mux_003,nios_td3_mm_interconnect_0_cmd_mux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_mux_004,nios_td3_mm_interconnect_0_cmd_mux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_mux_005,nios_td3_mm_interconnect_0_cmd_mux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_mux_001,nios_td3_mm_interconnect_0_cmd_mux_001
nios_td3_tb.nios_td3_inst.mm_interconnect_0.cmd_mux_002,nios_td3_mm_interconnect_0_cmd_mux_001
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_demux,nios_td3_mm_interconnect_0_rsp_demux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_demux_003,nios_td3_mm_interconnect_0_rsp_demux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_demux_004,nios_td3_mm_interconnect_0_rsp_demux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_demux_005,nios_td3_mm_interconnect_0_rsp_demux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_demux_001,nios_td3_mm_interconnect_0_rsp_demux_001
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_demux_002,nios_td3_mm_interconnect_0_rsp_demux_001
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_mux,nios_td3_mm_interconnect_0_rsp_mux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_mux_001,nios_td3_mm_interconnect_0_rsp_mux
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_mux_002,nios_td3_mm_interconnect_0_rsp_mux_002
nios_td3_tb.nios_td3_inst.mm_interconnect_0.rsp_mux_003,nios_td3_mm_interconnect_0_rsp_mux_002
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter,nios_td3_mm_interconnect_0_avalon_st_adapter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_001,nios_td3_mm_interconnect_0_avalon_st_adapter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_002,nios_td3_mm_interconnect_0_avalon_st_adapter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_003,nios_td3_mm_interconnect_0_avalon_st_adapter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_004,nios_td3_mm_interconnect_0_avalon_st_adapter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_005,nios_td3_mm_interconnect_0_avalon_st_adapter
nios_td3_tb.nios_td3_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nios_td3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_td3_tb.nios_td3_inst.irq_mapper,nios_td3_irq_mapper
nios_td3_tb.nios_td3_inst.rst_controller,altera_reset_controller
nios_td3_tb.nios_td3_inst_clk_bfm,altera_avalon_clock_source
nios_td3_tb.nios_td3_inst_reset_bfm,altera_avalon_reset_source
