// Seed: 3481045301
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3
);
  wire  id_5;
  logic id_6;
  assign id_6 = !id_0 < -1;
  assign id_6 = 1;
  wire  id_7;
  logic id_8;
  ;
  assign id_8[1+1] = id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd65,
    parameter id_15 = 32'd29
) (
    output supply0 id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply1 id_6,
    output wor id_7,
    input wand id_8,
    output supply0 id_9,
    input tri1 id_10,
    input supply0 _id_11,
    output tri1 id_12,
    output wor id_13
);
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9
  );
  assign modCall_1.id_2 = 0;
  wire [{  1  } : id_15] id_16;
  assign id_6 = id_3;
  wire [-1 : id_15] id_17;
  wire [-1 : id_11] id_18, id_19, id_20, id_21;
  assign id_12 = 1 < !id_19;
endmodule
