#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: E:\tools\Iscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-5IM9OFQR

# Wed Jun  2 15:11:00 2021

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"E:\tools\Iscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\tools\Iscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\tools\Iscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\tools\Iscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\programs\fpga\C200_FPGA\C200_FPGA.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\C200_FPGA\C200_PLL\C200_PLL.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\C200_FPGA\multiplier\multiplier.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\rotating_module.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\opto_switch_filter.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\motor_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\encoder_generate.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\laser_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\dist_measure.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\tdc_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\dist_calculate.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\sram_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\spi flash\spi_master.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_top.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_cmd.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\flash_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v" (library work)
@I:"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":"D:\programs\fpga\C200_FPGA\eth\datagram_cmd_defines.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v" (library work)
@I:"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":"D:\programs\fpga\C200_FPGA\eth\w5500_reg_defines.v" (library work)
@I:"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":"D:\programs\fpga\C200_FPGA\eth\w5500_cmd_defines.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\w5500_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\parameter_init.v" (library work)
@I:"D:\programs\fpga\C200_FPGA\parameter_init.v":"D:\programs\fpga\C200_FPGA\datagram_cmd_defines.v" (library work)
@I:"D:\programs\fpga\C200_FPGA\parameter_init.v":"D:\programs\fpga\C200_FPGA\parameter_ident_define.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\data_packet.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\tla2024_cmd_defines.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\tla2024_top.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\i2c_master.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\self_inspection.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\test.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\adc_to_dac.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\adc_to_temp.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\encoder_generate_2.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\division.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\TDC_SPI_ms1004.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\gp22\gp22_spi.v" (library work)
@I::"D:\programs\fpga\C200_FPGA\encoder_generate_3.v" (library work)
Verilog syntax check successful!
File D:\programs\fpga\C200_FPGA\C200_FPGA.v changed - recompiling
File D:\programs\fpga\C200_FPGA\adc_to_dac_2.v changed - recompiling
Selecting top level module C200_FPGA
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\C200_FPGA\C200_PLL\C200_PLL.v":8:7:8:14|Synthesizing module C200_PLL in library work.
Running optimization stage 1 on C200_PLL .......
@W: CL168 :"D:\programs\fpga\C200_FPGA\C200_FPGA\C200_PLL\C200_PLL.v":20:8:20:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\programs\fpga\C200_FPGA\opto_switch_filter.v":1:7:1:24|Synthesizing module opto_switch_filter in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\opto_switch_filter.v":36:17:36:26|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\opto_switch_filter.v":44:20:44:32|Removing redundant assignment.
Running optimization stage 1 on opto_switch_filter .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\motor_control.v":1:7:1:19|Synthesizing module motor_control in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":106:18:106:28|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":132:20:132:30|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":149:21:149:31|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":153:21:153:31|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":159:21:159:31|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":196:20:196:30|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":204:18:204:28|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\motor_control.v":234:20:234:32|Removing redundant assignment.
Running optimization stage 1 on motor_control .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":1:7:1:24|Synthesizing module encoder_generate_3 in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":121:16:121:24|Removing redundant assignment.
Running optimization stage 1 on encoder_generate_3 .......
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 0 of r_angle_cal_value[15:0] assign 1, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 1 of r_angle_cal_value[15:0] assign 1, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 2 of r_angle_cal_value[15:0] assign 1, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 3 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 4 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 5 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 6 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 7 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 8 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 9 of r_angle_cal_value[15:0] assign 1, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 10 of r_angle_cal_value[15:0] assign 1, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 11 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 12 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 13 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 14 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":27:1:27:6|All reachable assignments to bit 15 of r_angle_cal_value[15:0] assign 0, register removed by optimization.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":33:1:33:6|Optimizing register bit r_angle_cal_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":33:1:33:6|Optimizing register bit r_angle_cal_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":33:1:33:6|Optimizing register bit r_angle_cal_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":33:1:33:6|Optimizing register bit r_angle_cal_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":33:1:33:6|Optimizing register bit r_angle_cal_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":93:1:93:6|Optimizing register bit r_low_time_prior_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Optimizing register bit r_js_cal[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":33:1:33:6|Pruning register bits 15 to 11 of r_angle_cal_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":107:1:107:6|Pruning register bits 31 to 16 of r_js_cal[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":93:1:93:6|Pruning register bit 0 of r_low_time_prior_cnt[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\rotating_module.v":1:7:1:21|Synthesizing module rotating_module in library work.
Running optimization stage 1 on rotating_module .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\i2c_master.v":7:7:7:16|Synthesizing module i2c_master in library work.
Running optimization stage 1 on i2c_master .......
@W: CL169 :"D:\programs\fpga\C200_FPGA\i2c_master.v":43:1:43:6|Pruning unused register r_reg_ptr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":5:7:5:17|Synthesizing module tla2024_top in library work.
@W: CG360 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":18:11:18:17|Removing wire o_valid, as there is no assignment to it.
Running optimization stage 1 on tla2024_top .......
@W: CL318 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":18:11:18:17|*Output o_valid has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_cmd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Optimizing register bit r_data_in[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Pruning register bit 3 of r_cmd[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Pruning register bits 11 to 10 of r_data_in[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Pruning register bits 5 to 0 of r_data_in[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v":5:7:5:19|Synthesizing module mcp4726a0_top in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v":178:22:178:26|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v":261:24:261:30|Removing redundant assignment.
Running optimization stage 1 on mcp4726a0_top .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":119:7:119:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":1184:7:1184:16|Synthesizing module MULT18X18D in library work.
Running optimization stage 1 on MULT18X18D .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\C200_FPGA\multiplier\multiplier.v":8:7:8:16|Synthesizing module multiplier in library work.
Running optimization stage 1 on multiplier .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\division.v":1:7:1:14|Synthesizing module division in library work.
Running optimization stage 1 on division .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":1:7:1:19|Synthesizing module adc_to_temp_2 in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":170:21:170:32|Removing redundant assignment.
Running optimization stage 1 on adc_to_temp_2 .......
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Optimizing register bit r_mult1_dataB[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][0] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][1] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][3] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][4] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][5] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][6] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][7] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][8] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][9] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][10] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[0][11] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][0] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][3] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][4] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][5] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][6] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][7] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][8] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][9] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][10] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[1][11] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][0] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][3] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][4] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][5] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][6] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][7] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][8] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][9] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][10] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[2][11] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][0] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][1] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][3] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][4] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][5] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][6] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][7] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][8] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][9] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][10] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[3][11] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][0] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][3] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][4] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][5] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][6] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][7] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][8] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][9] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][10] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[4][11] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][0] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][3] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][4] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][5] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][6] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][7] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][8] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][9] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][10] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[5][11] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][0] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][3] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][4] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][5] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][6] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][7] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][8] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][9] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][10] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[6][11] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][0] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][3] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][4] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][5] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][6] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][7] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][8] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][9] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][10] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[7][11] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[8][0] is always 0.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[8][1] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[8][2] is always 1.
@N: CL189 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":34:1:34:6|Register bit tempADValue[8][3] is always 1.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log D:\programs\fpga\C200_FPGA\impl1\synlog\impl1_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Pruning register bits 15 to 11 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Pruning register bit 9 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Pruning register bits 7 to 0 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":1:7:1:18|Synthesizing module adc_to_dac_2 in library work.
Running optimization stage 1 on adc_to_dac_2 .......
@W: CL271 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":251:1:251:6|Pruning unused bits 12 to 0 of r_temp_mid1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Optimizing register bit r_temp_mid2[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":265:1:265:6|Pruning register bits 31 to 19 of r_temp_mid2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\self_inspection.v":1:7:1:21|Synthesizing module self_inspection in library work.
@W: CS263 :"D:\programs\fpga\C200_FPGA\self_inspection.v":216:20:216:32|Port-width mismatch for port i_temp_point1. The port definition is 12 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\programs\fpga\C200_FPGA\self_inspection.v":217:20:217:32|Port-width mismatch for port i_temp_point2. The port definition is 12 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG360 :"D:\programs\fpga\C200_FPGA\self_inspection.v":170:12:170:22|Removing wire w_dac_value, as there is no assignment to it.
Running optimization stage 1 on self_inspection .......
@W: CL190 :"D:\programs\fpga\C200_FPGA\self_inspection.v":127:1:127:6|Optimizing register bit r_status_code[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\self_inspection.v":127:1:127:6|Optimizing register bit r_status_code[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\self_inspection.v":127:1:127:6|Optimizing register bit r_status_code[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\self_inspection.v":127:1:127:6|Optimizing register bit r_status_code[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\self_inspection.v":127:1:127:6|Optimizing register bit r_status_code[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\programs\fpga\C200_FPGA\self_inspection.v":127:1:127:6|Pruning register bits 7 to 3 of r_status_code[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\laser_control.v":1:7:1:19|Synthesizing module laser_control in library work.
Running optimization stage 1 on laser_control .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\gp22\gp22_spi.v":1:7:1:14|Synthesizing module gp22_spi in library work.
Running optimization stage 1 on gp22_spi .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":1:7:1:18|Synthesizing module gp22_control in library work.
Running optimization stage 1 on gp22_control .......
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_tdc_wr_data[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_tdc_reset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_tdc_num[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_tdc_new_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_tdc_err_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_tdc_cmd[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_rise_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_msr_cnt[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_hit2sin[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_hit1sin[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_fall_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_cmd_tdc_wr. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_cmd_tdc_rd. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Feedback mux created for signal r_cmd_tdc_byte. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 3 of r_tdc_cmd[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 28 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 26 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 23 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bits 21 to 20 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 17 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bits 15 to 14 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bits 12 to 11 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bits 9 to 0 of r_tdc_wr_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 5 of r_tdc_num[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":1:7:1:20|Synthesizing module dist_calculate in library work.
Running optimization stage 1 on dist_calculate .......
@W: CL169 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning unused register r_pulse_value[15:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Removing unused bit 16 of r_coe_sram_addr[17:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_coe_sram_addr[17:17]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_coe_sram_addr[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_rssi_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_rise_step[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_rise_start[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_rise_remain[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_rise_index[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_rise_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_pulse_step[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_pulse_start[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_pulse_remain[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_pulse_index[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_new_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_data_l[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_data_h[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_data[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_coe_ll[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_coe_lh[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_coe_hl[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_dist_coe_hh[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Feedback mux created for signal r_delay_cnt[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 15 to 8 of r_pulse_step[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 6 to 0 of r_pulse_step[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 15 to 7 of r_rise_step[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 5 to 0 of r_rise_step[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\data_packet.v":1:7:1:17|Synthesizing module data_packet in library work.
@W: CG360 :"D:\programs\fpga\C200_FPGA\data_packet.v":26:15:26:26|Removing wire o_time_stamp, as there is no assignment to it.
Running optimization stage 1 on data_packet .......
@W: CL318 :"D:\programs\fpga\C200_FPGA\data_packet.v":26:15:26:26|*Output o_time_stamp has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Optimizing register bit r_packet_points[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\programs\fpga\C200_FPGA\data_packet.v":195:1:195:6|Pruning register bits 15 to 9 of r_packet_points[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\dist_measure.v":1:7:1:18|Synthesizing module dist_measure in library work.
Running optimization stage 1 on dist_measure .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\sram_control.v":1:7:1:18|Synthesizing module sram_control in library work.
Running optimization stage 1 on sram_control .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\spi flash\spi_master.v":3:7:3:16|Synthesizing module spi_master in library work.
Running optimization stage 1 on spi_master .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_cmd.v":15:7:15:19|Synthesizing module spi_flash_cmd in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_cmd.v":74:18:74:28|Removing redundant assignment.
@N: CG179 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_cmd.v":107:16:107:24|Removing redundant assignment.
Running optimization stage 1 on spi_flash_cmd .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_top.v":15:7:15:19|Synthesizing module spi_flash_top in library work.
Running optimization stage 1 on spi_flash_top .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\flash_control.v":1:7:1:19|Synthesizing module flash_control in library work.
@W: CG360 :"D:\programs\fpga\C200_FPGA\flash_control.v":28:12:28:21|Removing wire w_ram_data, as there is no assignment to it.
@W: CG360 :"D:\programs\fpga\C200_FPGA\flash_control.v":30:8:30:18|Removing wire w_flash_clk, as there is no assignment to it.
Running optimization stage 1 on flash_control .......
@W: CL190 :"D:\programs\fpga\C200_FPGA\flash_control.v":166:1:166:6|Optimizing register bit r_flash_cmd[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\flash_control.v":166:1:166:6|Optimizing register bit r_flash_cmd[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\programs\fpga\C200_FPGA\flash_control.v":166:1:166:6|Pruning register bit 5 of r_flash_cmd[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\flash_control.v":166:1:166:6|Pruning register bit 2 of r_flash_cmd[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":6:7:6:19|Synthesizing module spi_w5500_cmd in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":177:16:177:24|Removing redundant assignment.
Running optimization stage 1 on spi_w5500_cmd .......
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":56:1:56:6|Optimizing register bit r_cmd[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":56:1:56:6|Optimizing register bit r_cmd[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":56:1:56:6|Pruning register bits 1 to 0 of r_cmd[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":25:7:25:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":367:7:367:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":810:7:810:10|Synthesizing module XOR2 in library work.
Running optimization stage 1 on XOR2 .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":710:7:710:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":866:7:866:12|Synthesizing module DP16KD in library work.
Running optimization stage 1 on DP16KD .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":160:7:160:13|Synthesizing module FD1S3BX in library work.
Running optimization stage 1 on FD1S3BX .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":168:7:168:13|Synthesizing module FD1S3DX in library work.
Running optimization stage 1 on FD1S3DX .......
@N: CG364 :"E:\tools\Iscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":76:7:76:11|Synthesizing module CCU2C in library work.
Running optimization stage 1 on CCU2C .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v":8:7:8:19|Synthesizing module tcp_recv_fifo in library work.
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v":343:12:343:12|Input CIN on instance bdcnt_bctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v":399:12:399:12|Input CIN on instance e_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v":463:12:463:12|Input CIN on instance g_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v":527:12:527:12|Input CIN on instance w_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_recv_fifo.v":583:12:583:12|Input CIN on instance r_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on tcp_recv_fifo .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v":8:7:8:19|Synthesizing module tcp_send_fifo in library work.
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v":343:12:343:12|Input CIN on instance bdcnt_bctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v":399:12:399:12|Input CIN on instance e_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v":463:12:463:12|Input CIN on instance g_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v":527:12:527:12|Input CIN on instance w_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\tcp_send_fifo.v":583:12:583:12|Input CIN on instance r_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on tcp_send_fifo .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":6:7:6:19|Synthesizing module spi_w5500_top in library work.
@N: CG179 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":391:17:391:23|Removing redundant assignment.
@W: CS263 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":759:12:759:29|Port-width mismatch for port WCNT. The port definition is 12 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":771:12:771:29|Port-width mismatch for port WCNT. The port definition is 12 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on spi_w5500_top .......
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":158:1:158:6|Optimizing register bit r_cmd[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":158:1:158:6|Pruning register bit 7 of r_cmd[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v":8:7:8:19|Synthesizing module eth_data_fifo in library work.
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v":343:12:343:12|Input CIN on instance bdcnt_bctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v":399:12:399:12|Input CIN on instance e_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v":463:12:463:12|Input CIN on instance g_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v":527:12:527:12|Input CIN on instance w_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\eth_data_fifo\eth_data_fifo.v":583:12:583:12|Input CIN on instance r_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on eth_data_fifo .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v":8:7:8:22|Synthesizing module packet_data_fifo in library work.
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v":343:12:343:12|Input CIN on instance bdcnt_bctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v":399:12:399:12|Input CIN on instance e_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v":463:12:463:12|Input CIN on instance g_cmp_ci_a is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v":527:12:527:12|Input CIN on instance w_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\C200_FPGA\packet_data_fifo\packet_data_fifo.v":583:12:583:12|Input CIN on instance r_ctr_cia is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on packet_data_fifo .......
@N: CG364 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":14:7:14:21|Synthesizing module datagram_parser in library work.
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":1152:11:1152:11|Input Reset on instance u1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":1164:11:1164:11|Input Reset on instance u2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":1176:11:1176:11|Input Reset on instance u3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":49:16:49:25|Removing wire o_send_num, as there is no assignment to it.
Running optimization stage 1 on datagram_parser .......
@W: CL318 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":49:16:49:25|*Output o_send_num has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL113 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Feedback mux created for signal o_get_para8[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Feedback mux created for signal o_get_para7[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Sharing sequential element o_get_para7. Add a syn_preserve attribute to the element to prevent sharing.
@A: CL282 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":776:1:776:6|Feedback mux created for signal r_opt_code[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL250 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|All reachable assignments to o_get_para8[31:0] assign 0, register removed by optimization
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para3[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Optimizing register bit o_get_para4[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log D:\programs\fpga\C200_FPGA\impl1\synlog\impl1_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL279 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Pruning register bits 31 to 16 of o_get_para3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":879:1:879:6|Pruning register bits 31 to 16 of o_get_para4[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\parameter_init.v":6:7:6:20|Synthesizing module parameter_init in library work.
Running optimization stage 1 on parameter_init .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\parameter_init.v":883:1:883:6|Pruning register bits 31 to 16 of r_set_para3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\parameter_init.v":883:1:883:6|Pruning register bits 31 to 16 of r_set_para5[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\parameter_init.v":1056:1:1056:6|Pruning register bit 2 of r_config_mode[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\parameter_init.v":883:1:883:6|Pruning register bits 31 to 16 of r_set_para6[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\parameter_init.v":883:1:883:6|Pruning register bits 31 to 17 of r_set_para7[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\parameter_init.v":883:1:883:6|Pruning register bits 15 to 1 of r_set_para7[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\programs\fpga\C200_FPGA\w5500_control.v":1:7:1:19|Synthesizing module w5500_control in library work.
@W: CG360 :"D:\programs\fpga\C200_FPGA\w5500_control.v":59:10:59:21|Removing wire o_pulse_mode, as there is no assignment to it.
Running optimization stage 1 on w5500_control .......
@W: CL318 :"D:\programs\fpga\C200_FPGA\w5500_control.v":59:10:59:21|*Output o_pulse_mode has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":1:7:1:15|Synthesizing module C200_FPGA in library work.
@W: CS263 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":134:19:134:31|Port-width mismatch for port i_temp_point1. The port definition is 16 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":135:19:135:31|Port-width mismatch for port i_temp_point2. The port definition is 16 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":371:20:371:32|Port-width mismatch for port o_temp_point1. The port definition is 16 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":372:20:372:32|Port-width mismatch for port o_temp_point2. The port definition is 16 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on C200_FPGA .......
Running optimization stage 2 on C200_FPGA .......
@N: CL159 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":4:9:4:15|Input i_rst_n is unused.
@N: CL159 :"D:\programs\fpga\C200_FPGA\C200_FPGA.v":7:9:7:18|Input i_motor_fb is unused.
Running optimization stage 2 on w5500_control .......
Running optimization stage 2 on parameter_init .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\parameter_init.v":189:1:189:6|Trying to extract state machine for register r_para_state.
Extracted state machine for register r_para_state
State machine has 10 reachable states with original encodings of:
   0000000000
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\parameter_init.v":189:1:189:6|Initial value is not supported on state machine r_para_state
@W: CL246 :"D:\programs\fpga\C200_FPGA\parameter_init.v":24:14:24:24|Input port bits 31 to 16 of i_get_para3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\programs\fpga\C200_FPGA\parameter_init.v":25:14:25:24|Input port bits 31 to 16 of i_get_para4[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\programs\fpga\C200_FPGA\parameter_init.v":26:14:26:24|Input port bits 31 to 16 of i_get_para5[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\programs\fpga\C200_FPGA\parameter_init.v":27:14:27:24|Input i_get_para6 is unused.
@N: CL159 :"D:\programs\fpga\C200_FPGA\parameter_init.v":28:14:28:24|Input i_get_para7 is unused.
@N: CL159 :"D:\programs\fpga\C200_FPGA\parameter_init.v":29:14:29:24|Input i_get_para8 is unused.
Running optimization stage 2 on datagram_parser .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":1110:1:1110:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@W: CL249 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":1110:1:1110:6|Initial value is not supported on state machine r_state
@W: CL246 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":22:15:22:25|Input port bits 31 to 16 of i_set_para3[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\programs\fpga\C200_FPGA\eth\datagram_parser.v":26:15:26:25|Input i_set_para7 is unused.
Running optimization stage 2 on packet_data_fifo .......
Running optimization stage 2 on eth_data_fifo .......
Running optimization stage 2 on spi_w5500_top .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":107:1:107:6|Pruning register bits 31 to 18 of r_rst_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":158:1:158:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 31 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
@W: CL249 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_top.v":158:1:158:6|Initial value is not supported on state machine r_state
Running optimization stage 2 on tcp_send_fifo .......
Running optimization stage 2 on tcp_recv_fifo .......
Running optimization stage 2 on CCU2C .......
Running optimization stage 2 on FD1S3DX .......
Running optimization stage 2 on FD1S3BX .......
Running optimization stage 2 on DP16KD .......
Running optimization stage 2 on ROM16X1A .......
Running optimization stage 2 on XOR2 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on spi_w5500_cmd .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":245:1:245:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@W: CL249 :"D:\programs\fpga\C200_FPGA\eth\spi_w5500_cmd.v":245:1:245:6|Initial value is not supported on state machine r_state
Running optimization stage 2 on flash_control .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\flash_control.v":76:1:76:6|Trying to extract state machine for register r_flash_state.
Extracted state machine for register r_flash_state
State machine has 14 reachable states with original encodings of:
   0000000000000000
   0000000000000010
   0000000000000100
   0000000000001000
   0000000000010000
   0000000000100000
   0000000001000000
   0000000010000000
   0000000100000000
   0000001000000000
   0000010000000000
   0000100000000000
   0001000000000000
   0010000000000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\flash_control.v":76:1:76:6|Initial value is not supported on state machine r_flash_state
@W: CL260 :"D:\programs\fpga\C200_FPGA\flash_control.v":166:1:166:6|Pruning register bit 4 of r_flash_cmd[4:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\flash_control.v":166:1:166:6|Pruning register bit 7 of r_flash_cmd[7:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on spi_flash_top .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_top.v":94:1:94:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_top.v":94:1:94:6|Initial value is not supported on state machine r_state
@N: CL201 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_top.v":50:1:50:6|Trying to extract state machine for register r_cmd.
Extracted state machine for register r_cmd
State machine has 8 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000101
   00000110
   11000111
   11011000
@W: CL249 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_top.v":50:1:50:6|Initial value is not supported on state machine r_cmd
Running optimization stage 2 on spi_flash_cmd .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_cmd.v":177:1:177:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@W: CL249 :"D:\programs\fpga\C200_FPGA\spi flash\spi_flash_cmd.v":177:1:177:6|Initial value is not supported on state machine r_state
Running optimization stage 2 on spi_master .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\spi flash\spi_master.v":107:1:107:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"D:\programs\fpga\C200_FPGA\spi flash\spi_master.v":107:1:107:6|Initial value is not supported on state machine r_state
Running optimization stage 2 on sram_control .......
@N: CL159 :"D:\programs\fpga\C200_FPGA\sram_control.v":3:9:3:17|Input i_clk_50m is unused.
@N: CL159 :"D:\programs\fpga\C200_FPGA\sram_control.v":4:9:4:15|Input i_rst_n is unused.
Running optimization stage 2 on dist_measure .......
Running optimization stage 2 on data_packet .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\data_packet.v":81:1:81:6|Trying to extract state machine for register r_packet_state.
Extracted state machine for register r_packet_state
State machine has 8 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\data_packet.v":81:1:81:6|Initial value is not supported on state machine r_packet_state
@W: CL246 :"D:\programs\fpga\C200_FPGA\data_packet.v":10:14:10:24|Input port bits 7 to 0 of i_rssi_data[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on dist_calculate .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 15 to 10 of r_rise_index[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 15 to 8 of r_pulse_index[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Pruning register bits 15 to 5 of r_delay_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Trying to extract state machine for register r_cal_state.
Extracted state machine for register r_cal_state
State machine has 13 reachable states with original encodings of:
   0000000000000000
   0000000000000010
   0000000000000100
   0000000000001000
   0000000000010000
   0000000000100000
   0000000001000000
   0000000010000000
   0000000100000000
   0000001000000000
   0000010000000000
   0000100000000000
   0001000000000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\dist_calculate.v":101:1:101:6|Initial value is not supported on state machine r_cal_state
Running optimization stage 2 on gp22_control .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bits 31 to 17 of r_msr_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Trying to extract state machine for register r_msr_state.
Extracted state machine for register r_msr_state
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000010
   00000000000000000000000000000100
   00000000000000000000000000001000
   00000000000000000000000000010000
   00000000000000000000000000100000
   00000000000000000000000001000000
   00000000000000000000000010000000
   00000000000000000000000100000000
   00000000000000000000001000000000
   00000000000000000000010000000000
   00000000000000000000100000000000
   00000000000000000001000000000000
   00000000000000000010000000000000
   00000000000000000100000000000000
   00000000000000001000000000000000
   00000000000000010000000000000000
   00000000000000100000000000000000
   00000000000001000000000000000000
   00000000000010000000000000000000
   00000000000100000000000000000000
   00000000001000000000000000000000
   00000000010000000000000000000000
   00000000100000000000000000000000
   00000001000000000000000000000000
   00000010000000000000000000000000
   00000100000000000000000000000000
   00001000000000000000000000000000
   00010000000000000000000000000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Initial value is not supported on state machine r_msr_state
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bit 4 of r_tdc_num[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\gp22\gp22_control.v":118:1:118:6|Pruning register bits 2 to 1 of r_tdc_num[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on gp22_spi .......
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_spi.v":64:0:64:5|Pruning register bit 2 of SPI_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\gp22\gp22_spi.v":64:0:64:5|Trying to extract state machine for register TDCspi_state.
@W: CL260 :"D:\programs\fpga\C200_FPGA\gp22\gp22_spi.v":64:0:64:5|Pruning register bit 0 of TDCspi_state[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"D:\programs\fpga\C200_FPGA\gp22\gp22_spi.v":27:11:27:17|Input TDC_Num is unused.
Running optimization stage 2 on laser_control .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\laser_control.v":47:1:47:6|Trying to extract state machine for register r_laser_state.
Extracted state machine for register r_laser_state
State machine has 5 reachable states with original encodings of:
   00000000
   00000010
   00010000
   00100000
   01000000
Running optimization stage 2 on self_inspection .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\self_inspection.v":64:1:64:6|Trying to extract state machine for register r_check_state.
Extracted state machine for register r_check_state
State machine has 4 reachable states with original encodings of:
   0000000000
   0000000010
   0000000100
   0000001000
@W: CL249 :"D:\programs\fpga\C200_FPGA\self_inspection.v":64:1:64:6|Initial value is not supported on state machine r_check_state
@W: CL246 :"D:\programs\fpga\C200_FPGA\self_inspection.v":12:14:12:26|Input port bits 15 to 12 of i_temp_point1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\programs\fpga\C200_FPGA\self_inspection.v":13:14:13:26|Input port bits 15 to 12 of i_temp_point2[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on adc_to_dac_2 .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":67:1:67:6|Trying to extract state machine for register r_dac_state.
Extracted state machine for register r_dac_state
State machine has 13 reachable states with original encodings of:
   000000000000
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":67:1:67:6|Initial value is not supported on state machine r_dac_state
@N: CL159 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":10:14:10:24|Input i_pulse_set is unused.
@N: CL159 :"D:\programs\fpga\C200_FPGA\adc_to_dac_2.v":11:14:11:24|Input i_pulse_get is unused.
Running optimization stage 2 on adc_to_temp_2 .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Pruning register bits 7 to 4 of r_dealy_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Trying to extract state machine for register r_temp_state.
Extracted state machine for register r_temp_state
State machine has 10 reachable states with original encodings of:
   0000000000
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Initial value is not supported on state machine r_temp_state
@W: CL279 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Pruning register bits 15 to 13 of r_divisor[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\adc_to_temp_2.v":70:1:70:6|Pruning register bits 15 to 13 of r_mult1_dataA[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on division .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\division.v":26:1:26:6|Trying to extract state machine for register r_cal_state.
Extracted state machine for register r_cal_state
State machine has 4 reachable states with original encodings of:
   0000
   0010
   0100
   1000
@W: CL249 :"D:\programs\fpga\C200_FPGA\division.v":26:1:26:6|Initial value is not supported on state machine r_cal_state
Running optimization stage 2 on multiplier .......
Running optimization stage 2 on MULT18X18D .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on mcp4726a0_top .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v":61:1:61:6|Pruning register bits 15 to 10 of r_clk_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v":196:1:196:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@W: CL249 :"D:\programs\fpga\C200_FPGA\mcp4726a0_top.v":196:1:196:6|Initial value is not supported on state machine r_state
Running optimization stage 2 on tla2024_top .......
@N: CL201 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@W: CL249 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Initial value is not supported on state machine r_state
@W: CL260 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Pruning register bit 15 of r_data_in[15:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\tla2024_top.v":47:1:47:6|Pruning register bits 9 to 7 of r_data_in[9:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on i2c_master .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\i2c_master.v":88:1:88:6|Pruning register bits 15 to 10 of r_clk_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\i2c_master.v":266:1:266:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"D:\programs\fpga\C200_FPGA\i2c_master.v":266:1:266:6|Initial value is not supported on state machine r_state
@W: CL260 :"D:\programs\fpga\C200_FPGA\i2c_master.v":43:1:43:6|Pruning register bit 5 of r_bit_size[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\programs\fpga\C200_FPGA\i2c_master.v":43:1:43:6|Pruning register bit 3 of r_bit_size[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on rotating_module .......
@W: CL247 :"D:\programs\fpga\C200_FPGA\rotating_module.v":7:13:7:25|Input port bit 7 of i_config_mode[7:0] is unused

Running optimization stage 2 on encoder_generate_3 .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":169:1:169:6|Pruning register bits 7 to 6 of r_pss_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":169:1:169:6|Pruning register bits 7 to 3 of r_delay_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":169:1:169:6|Trying to extract state machine for register fs_state.
Extracted state machine for register fs_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":169:1:169:6|Initial value is not supported on state machine fs_state
@W: CL279 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":260:1:260:6|Pruning register bits 15 to 13 of r_angle_zero[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\programs\fpga\C200_FPGA\encoder_generate_3.v":10:13:10:23|Input i_freq_mode is unused.
Running optimization stage 2 on motor_control .......
@W: CL279 :"D:\programs\fpga\C200_FPGA\motor_control.v":124:1:124:6|Pruning register bits 31 to 30 of r_delay_40s[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on opto_switch_filter .......
Running optimization stage 2 on C200_PLL .......
Running optimization stage 2 on EHXPLLL .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\programs\fpga\C200_FPGA\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 171MB peak: 171MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Wed Jun  2 15:11:09 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File D:\programs\fpga\C200_FPGA\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun  2 15:11:10 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\programs\fpga\C200_FPGA\impl1\synwork\impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime

Process completed successfully.
# Wed Jun  2 15:11:10 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File D:\programs\fpga\C200_FPGA\impl1\synwork\impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 108MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun  2 15:11:11 2021

###########################################################]
# Wed Jun  2 15:11:12 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@A: MF827 |No constraint file specified.
@L: D:\programs\fpga\C200_FPGA\impl1\impl1_scck.rpt 
See clock summary report "D:\programs\fpga\C200_FPGA\impl1\impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 158MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 160MB)

@N: FX493 |Applying initial value "0" on instance r_opto_switch.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_motor_err_sig.
@A: FX681 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Initial value on register r_pwm_cnt[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Register r_pwm_cnt[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\programs\fpga\c200_fpga\motor_control.v":134:1:134:6|Initial value on register r_pwm_value[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\programs\fpga\c200_fpga\motor_control.v":134:1:134:6|Register r_pwm_value[15:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "1" on instance r_opto_switch1.
@N: FX493 |Applying initial value "1" on instance r_opto_switch2.
@N: FX493 |Applying initial value "00000000" on instance r_fs_cnt[7:0].
@N: FX493 |Applying initial value "0" on instance r_angle_sync.
@A: FX681 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Initial value on register r_fs_factor[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0000000000000000" on instance r_fs_factor[15:0].
@N: FX493 |Applying initial value "0" on instance r_opto_rise.
@N: FX493 |Applying initial value "0" on instance r_angle_sync_out.
@N: FX493 |Applying initial value "0" on instance r_angle_sync_cal.
@N: FX493 |Applying initial value "00000000000000000000000" on instance r_low_time_prior_cnt[23:1].
@N: FX493 |Applying initial value "0" on instance r_zero_sign.
@N: FX493 |Applying initial value "0" on instance o_end.
@N: FX493 |Applying initial value "0" on instance r_rw.
@N: FX493 |Applying initial value "0" on instance r_en.
@N: FX493 |Applying initial value "000" on instance r_bit_size[2:0].
@N: FX493 |Applying initial value "0" on instance o_error.
@N: FX493 |Applying initial value "0" on instance r_bit_size[4].
@N: FX493 |Applying initial value "1" on instance o_scl.
@N: FX493 |Applying initial value "1" on instance r_sda.
@N: FX493 |Applying initial value "0" on instance r_data_in[6].
@N: FX493 |Applying initial value "000" on instance r_data_in[14:12].
@N: FX493 |Applying initial value "0" on instance r_start.
@N: FX493 |Applying initial value "000" on instance r_cmd[2:0].
@N: FX493 |Applying initial value "000000000000" on instance o_adc0[11:0].
@N: FX493 |Applying initial value "000000000000" on instance o_adc1[11:0].
@N: FX493 |Applying initial value "000000000000" on instance o_adc2[11:0].
@N: FX493 |Applying initial value "000000000000" on instance o_adc3[11:0].
@N: FX493 |Applying initial value "0" on instance r_en.
@N: FX493 |Applying initial value "0" on instance o_error.
@N: FX493 |Applying initial value "1" on instance o_scl.
@N: FX493 |Applying initial value "1" on instance r_sda.
@N: FX493 |Applying initial value "0000000000000000" on instance r_divisor[15:0].
@N: FX493 |Applying initial value "0" on instance r_cal_done.
@N: FX493 |Applying initial value "0000000000000000" on instance r_quotient[15:0].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[8].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[10].
@N: FX493 |Applying initial value "0" on instance r_cal_sig.
@N: FX493 |Applying initial value "0" on instance r_temp_done.
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_dividend[31:0].
@N: FX493 |Applying initial value "000000000000" on instance r_adc_value[11:0].
@N: FX493 |Applying initial value "0" on instance r_mult_en.
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_temp_value_coe[31:0].
@N: FX493 |Applying initial value "0" on instance r_dac_start.
@N: FX493 |Applying initial value "0000000000000000" on instance r_temp_point2[15:0].
@N: FX493 |Applying initial value "0" on instance r_mult_en.
@N: FX493 |Applying initial value "0" on instance r_adc_start.
@N: FX493 |Applying initial value "000000000000" on instance r_adc_value[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_mult1_dataA[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance r_temp_mid2[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_mult2_dataA[15:0].
@N: FX493 |Applying initial value "00" on instance r_temp_flags[1:0].
@N: FX493 |Applying initial value "0" on instance r_dac_start.
@N: FX493 |Applying initial value "0" on instance r_hv_en.
@N: FX493 |Applying initial value "000000000000" on instance r_adc_hv_value[11:0].
@N: FX493 |Applying initial value "000000000000" on instance r_adc_temp_value[11:0].
@N: FX493 |Applying initial value "0" on instance r_temp_valid.
@N: FX493 |Applying initial value "0" on instance r_measure_en.
@N: FX493 |Applying initial value "000" on instance r_status_code[2:0].
@N: FX493 |Applying initial value "0" on instance TDC_CMDdone.
@N: FX493 |Applying initial value "00000000" on instance SPI_OPcode[7:0].
@N: FX493 |Applying initial value "0" on instance TDC_CMDack.
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance TDC_Tdata[31:0].
@N: FX493 |Applying initial value "1" on instance SPI_SSN.
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance TDC_RDdata[31:0].
@N: FX493 |Applying initial value "0" on instance SPI_SI.
@N: FX493 |Applying initial value "00000" on instance TDCspi_state[5:1].
@N: FX493 |Applying initial value "0" on instance SPI_SCK.
@N: FX493 |Applying initial value "1" on instance r_gp22_init1.
@N: FX493 |Applying initial value "1" on instance r_gp22_init2.
@N: FX493 |Applying initial value "000" on instance r_hit1sin[2:0].
@N: FX493 |Applying initial value "000" on instance r_hit2sin[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_angle_end[15:0].
@N: FX493 |Applying initial value "0" on instance r_tdc_num[0].
@N: FX493 |Applying initial value "0" on instance r_tdc_num[3].
@N: FX493 |Applying initial value "0" on instance r_tdc_wr_data[10].
@N: FX493 |Applying initial value "0" on instance r_tdc_wr_data[13].
@N: FX493 |Applying initial value "0" on instance r_tdc_wr_data[16].
@N: FX493 |Applying initial value "00" on instance r_tdc_wr_data[19:18].
@N: FX493 |Applying initial value "0" on instance r_tdc_wr_data[22].
@N: FX493 |Applying initial value "00" on instance r_tdc_wr_data[25:24].
@N: FX493 |Applying initial value "0" on instance r_tdc_wr_data[27].
@N: FX493 |Applying initial value "0" on instance r_cmd_tdc_byte.
@N: FX493 |Applying initial value "0" on instance r_cmd_tdc_rd.
@N: FX493 |Applying initial value "0000" on instance r_tdc_cmd[7:4].
@N: FX493 |Applying initial value "0" on instance r_cmd_tdc_wr.
@N: FX493 |Applying initial value "000" on instance r_tdc_wr_data[31:29].
@N: FX493 |Applying initial value "000" on instance r_tdc_cmd[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_rise_data[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_pulse_rise[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_pulse_fall[15:0].
@N: FX493 |Applying initial value "1" on instance r_tdc_err_sig.
@N: FX493 |Applying initial value "1" on instance r_tdc_reset.
@N: FX493 |Applying initial value "0" on instance r_tdc_new_sig.
@W: BN287 :"d:\programs\fpga\c200_fpga\dist_calculate.v":77:1:77:6|Register r_distance_max[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\dist_calculate.v":77:1:77:6|Register r_distance_min[15:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "0000000000000000" on instance r_angle_end[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_angle_begin[15:0].
@N: FX493 |Applying initial value "0" on instance r_dist_new_sig.
@N: FX493 |Applying initial value "0" on instance r_data_valid.
@N: FX493 |Applying initial value "0" on instance r_pingorpang.
@N: FX493 |Applying initial value "0" on instance r_packet_make.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log D:\programs\fpga\C200_FPGA\impl1\synlog\impl1_premap.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@W: BN287 :"d:\programs\fpga\c200_fpga\data_packet.v":48:1:48:6|Register r_angle_end[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\data_packet.v":60:1:60:6|Register r_angle_begin[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\flash_control.v":217:1:217:6|Register r_page_num[10:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\programs\fpga\c200_fpga\flash_control.v":194:1:194:6|Initial value on register r_flash_addr[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\programs\fpga\c200_fpga\flash_control.v":194:1:194:6|Register r_flash_addr[23:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Register r_sock_num[2:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN288 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":1101:1:1101:6|Register o_get_cmd_code[7:0] with set has an initial value of 0. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":634:1:634:6|Register r_scan_freqence[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":732:1:732:6|Register r_pwm_value_0[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":714:1:714:6|Register r_apd_hv_base[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":775:1:775:6|Register r_temp_point1[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":784:1:784:6|Register r_temp_point2[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":802:1:802:6|Register r_temp_coe2[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":811:1:811:6|Register r_temp_coe3[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":820:1:820:6|Register r_distance_min[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":829:1:829:6|Register r_distance_max[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":641:1:641:6|Register r_angle_reso[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":705:1:705:6|Register r_tdc_window[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":555:1:555:6|Register r_password_user[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":566:1:566:6|Register r_device_name[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":577:1:577:6|Register r_ip_addr[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":588:1:588:6|Register r_gate_way[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":599:1:599:6|Register r_sub_mask[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":610:1:610:6|Register r_mac_addr[47:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":623:1:623:6|Register r_serial_number[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":650:1:650:6|Register r_start_angle[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":661:1:661:6|Register r_stop_angle[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\programs\fpga\c200_fpga\parameter_init.v":679:1:679:6|Register r_device_mode[7:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Removing sequential instance U2.U3.r_fs_factor[11] because it is equivalent to instance U2.U3.r_fs_factor[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":136:1:136:6|Removing sequential instance U2.U3.r_fs_cnt[4] because it is equivalent to instance U2.U3.r_fs_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":136:1:136:6|Removing sequential instance U2.U3.r_fs_cnt[3] because it is equivalent to instance U2.U3.r_fs_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Removing sequential instance U2.U3.r_fs_factor[6] because it is equivalent to instance U2.U3.r_fs_factor[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":136:1:136:6|Removing sequential instance U2.U3.r_fs_cnt[5] because it is equivalent to instance U2.U3.r_fs_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Removing sequential instance U2.U3.r_fs_factor[15] because it is equivalent to instance U2.U3.r_fs_factor[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Removing sequential instance U2.U3.r_fs_factor[14] because it is equivalent to instance U2.U3.r_fs_factor[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Removing sequential instance U2.U3.r_fs_factor[13] because it is equivalent to instance U2.U3.r_fs_factor[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":136:1:136:6|Removing sequential instance U2.U3.r_fs_cnt[7] because it is equivalent to instance U2.U3.r_fs_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\i2c_master.v":43:1:43:6|Removing sequential instance U3.u1.u1.r_rw because it is equivalent to instance U3.u1.u1.r_bit_size[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\tla2024_top.v":47:1:47:6|Removing sequential instance U3.u1.r_data_in[6] because it is equivalent to instance U3.u1.r_data_in[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\adc_to_temp_2.v":70:1:70:6|Removing sequential instance U3.u3.U1.r_mult1_dataB[8] because it is equivalent to instance U3.u3.U1.r_mult1_dataB[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\laser_control.v":111:1:111:6|Removing sequential instance U4.r_tdc_stop2 because it is equivalent to instance U4.r_tdc_start. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":118:1:118:6|Removing sequential instance U5.U1.r_tdc_wr_data[18] because it is equivalent to instance U5.U1.r_tdc_wr_data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":118:1:118:6|Removing sequential instance U5.U1.r_tdc_wr_data[13] because it is equivalent to instance U5.U1.r_tdc_wr_data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":57:1:57:6|Removing sequential instance U5.U1.r_angle_end[15] because it is equivalent to instance U5.U1.r_angle_end[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":57:1:57:6|Removing sequential instance U5.U1.r_angle_end[14] because it is equivalent to instance U5.U1.r_angle_end[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":57:1:57:6|Removing sequential instance U5.U1.r_angle_end[13] because it is equivalent to instance U5.U1.r_angle_end[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":57:1:57:6|Removing sequential instance U5.U1.r_angle_end[12] because it is equivalent to instance U5.U1.r_angle_end[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":118:1:118:6|Removing sequential instance U5.U1.r_tdc_wr_data[22] because it is equivalent to instance U5.U1.r_tdc_wr_data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":118:1:118:6|Removing sequential instance U5.U1.r_tdc_wr_data[19] because it is equivalent to instance U5.U1.r_tdc_wr_data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":101:1:101:6|Removing sequential instance U5.U2.r_rise_step[6] because it is equivalent to instance U5.U2.r_pulse_step[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[15] because it is equivalent to instance U5.U2.r_angle_begin[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[14] because it is equivalent to instance U5.U2.r_angle_begin[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[13] because it is equivalent to instance U5.U2.r_angle_begin[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[12] because it is equivalent to instance U5.U2.r_angle_begin[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[11] because it is equivalent to instance U5.U2.r_angle_begin[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[9] because it is equivalent to instance U5.U2.r_angle_begin[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Removing sequential instance U5.U2.r_angle_begin[8] because it is equivalent to instance U5.U2.r_angle_begin[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":53:1:53:6|Removing sequential instance U5.U2.r_angle_end[15] because it is equivalent to instance U5.U2.r_angle_end[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":53:1:53:6|Removing sequential instance U5.U2.r_angle_end[14] because it is equivalent to instance U5.U2.r_angle_end[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":53:1:53:6|Removing sequential instance U5.U2.r_angle_end[13] because it is equivalent to instance U5.U2.r_angle_end[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\dist_calculate.v":53:1:53:6|Removing sequential instance U5.U2.r_angle_end[12] because it is equivalent to instance U5.U2.r_angle_end[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\flash_control.v":166:1:166:6|Removing sequential instance U7.r_flash_cmd[6] because it is equivalent to instance U7.r_flash_cmd[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\parameter_init.v":838:1:838:6|Removing sequential instance U8.u3.r_samples_per_scan[15] because it is equivalent to instance U8.u3.r_samples_per_scan[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\parameter_init.v":838:1:838:6|Removing sequential instance U8.u3.r_samples_per_scan[14] because it is equivalent to instance U8.u3.r_samples_per_scan[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\parameter_init.v":838:1:838:6|Removing sequential instance U8.u3.r_samples_per_scan[13] because it is equivalent to instance U8.u3.r_samples_per_scan[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\parameter_init.v":838:1:838:6|Removing sequential instance U8.u3.r_samples_per_scan[12] because it is equivalent to instance U8.u3.r_samples_per_scan[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\parameter_init.v":838:1:838:6|Removing sequential instance U8.u3.r_samples_per_scan[7] because it is equivalent to instance U8.u3.r_samples_per_scan[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\parameter_init.v":883:1:883:6|Removing sequential instance U8.u3.r_set_para7[16] because it is equivalent to instance U8.u3.r_set_para7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":136:1:136:6|Sequential instance U2.U3.r_fs_cnt[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":149:1:149:6|Sequential instance U2.U3.r_fs_factor[12] is reduced to a combinational gate by constant propagation.
@N: MO111 :"d:\programs\fpga\c200_fpga\tla2024_top.v":18:11:18:17|Tristate driver o_valid (in view: work.tla2024_top(verilog)) on net o_valid (in view: work.tla2024_top(verilog)) has its enable tied to GND.
@W: MO129 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":57:1:57:6|Sequential instance U5.U1.r_angle_end[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Sequential instance U5.U2.r_angle_begin[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\programs\fpga\c200_fpga\dist_calculate.v":53:1:53:6|Sequential instance U5.U2.r_angle_end[11] is reduced to a combinational gate by constant propagation.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_1 (in view: work.data_packet(verilog)) on net o_time_stamp_1 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_2 (in view: work.data_packet(verilog)) on net o_time_stamp_2 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_3 (in view: work.data_packet(verilog)) on net o_time_stamp_3 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_4 (in view: work.data_packet(verilog)) on net o_time_stamp_4 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_5 (in view: work.data_packet(verilog)) on net o_time_stamp_5 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_6 (in view: work.data_packet(verilog)) on net o_time_stamp_6 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_7 (in view: work.data_packet(verilog)) on net o_time_stamp_7 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_8 (in view: work.data_packet(verilog)) on net o_time_stamp_8 (in view: work.data_packet(verilog)) has its enable tied to GND.
@N: MO111 :"d:\programs\fpga\c200_fpga\data_packet.v":26:15:26:26|Tristate driver o_time_stamp_9 (in view: work.data_packet(verilog)) on net o_time_stamp_9 (in view: work.data_packet(verilog)) has its enable tied to GND.
@W: MO129 :"d:\programs\fpga\c200_fpga\parameter_init.v":838:1:838:6|Sequential instance U8.u3.r_samples_per_scan[11] is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":118:1:118:6|Removing sequential instance r_tdc_num[0] (in view: work.gp22_control(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_control.v":118:1:118:6|Removing sequential instance r_tdc_num[3] (in view: work.gp22_control(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[0] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[1] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[2] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[3] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[4] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[5] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[6] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[7] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[8] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[9] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[10] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc2[11] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[0] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[1] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[2] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[3] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[4] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[5] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[6] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[7] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[8] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[9] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[10] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance o_adc3[11] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":883:1:883:6|Removing sequential instance r_set_para7[0] (in view: work.parameter_init(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":1056:1:1056:6|Removing sequential instance r_config_mode[7] (in view: work.parameter_init(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[31] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[30] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[29] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[28] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[27] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[26] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[25] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[24] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[23] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[22] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[21] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[20] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[19] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[18] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[17] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[16] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[15] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[14] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[13] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[12] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[11] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[10] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[9] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[8] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[7] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[6] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[5] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[4] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[3] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[2] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[1] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para6[0] (in view: work.datagram_parser(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_CMDack (in view: work.gp22_spi(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance r_adc3_value[15:0] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Removing sequential instance r_adc2_value[15:0] (in view: work.tla2024_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine fs_state[6:0] (in view: work.encoder_generate_3(verilog))
original code -> new code
   00000000 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   01000000 -> 1000000
Encoding state machine r_state[6:0] (in view: work.i2c_master(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine r_state[8:0] (in view: work.tla2024_top(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0101 -> 000100000
   0110 -> 001000000
   0111 -> 010000000
   1000 -> 100000000
Encoding state machine r_cal_state[3:0] (in view: work.division(verilog))
original code -> new code
   0000 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"d:\programs\fpga\c200_fpga\division.v":26:1:26:6|There are no possible illegal states for state machine r_cal_state[3:0] (in view: work.division(verilog)); safe FSM implementation is not required.
Encoding state machine r_temp_state[9:0] (in view: work.adc_to_temp_2(verilog))
original code -> new code
   0000000000 -> 0000000001
   0000000001 -> 0000000010
   0000000010 -> 0000000100
   0000000100 -> 0000001000
   0000001000 -> 0000010000
   0000010000 -> 0000100000
   0000100000 -> 0001000000
   0001000000 -> 0010000000
   0010000000 -> 0100000000
   0100000000 -> 1000000000
Encoding state machine r_dac_state[12:0] (in view: work.adc_to_dac_2(verilog))
original code -> new code
   000000000000 -> 0000000000001
   000000000001 -> 0000000000010
   000000000010 -> 0000000000100
   000000000100 -> 0000000001000
   000000001000 -> 0000000010000
   000000010000 -> 0000000100000
   000000100000 -> 0000001000000
   000001000000 -> 0000010000000
   000010000000 -> 0000100000000
   000100000000 -> 0001000000000
   001000000000 -> 0010000000000
   010000000000 -> 0100000000000
   100000000000 -> 1000000000000
Encoding state machine r_state[8:0] (in view: work.mcp4726a0_top(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0101 -> 000100000
   0110 -> 001000000
   0111 -> 010000000
   1000 -> 100000000
Encoding state machine r_check_state[3:0] (in view: work.self_inspection(verilog))
original code -> new code
   0000000000 -> 00
   0000000010 -> 01
   0000000100 -> 10
   0000001000 -> 11
@N: MO225 :"d:\programs\fpga\c200_fpga\self_inspection.v":64:1:64:6|There are no possible illegal states for state machine r_check_state[3:0] (in view: work.self_inspection(verilog)); safe FSM implementation is not required.
Encoding state machine r_laser_state[4:0] (in view: work.laser_control(verilog))
original code -> new code
   00000000 -> 00001
   00000010 -> 00010
   00010000 -> 00100
   00100000 -> 01000
   01000000 -> 10000
Encoding state machine r_msr_state[28:0] (in view: work.gp22_control(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00000000000000000000000000001
   00000000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000000100000000000000 -> 00000000000000100000000000000
   00000000000000001000000000000000 -> 00000000000001000000000000000
   00000000000000010000000000000000 -> 00000000000010000000000000000
   00000000000000100000000000000000 -> 00000000000100000000000000000
   00000000000001000000000000000000 -> 00000000001000000000000000000
   00000000000010000000000000000000 -> 00000000010000000000000000000
   00000000000100000000000000000000 -> 00000000100000000000000000000
   00000000001000000000000000000000 -> 00000001000000000000000000000
   00000000010000000000000000000000 -> 00000010000000000000000000000
   00000000100000000000000000000000 -> 00000100000000000000000000000
   00000001000000000000000000000000 -> 00001000000000000000000000000
   00000010000000000000000000000000 -> 00010000000000000000000000000
   00000100000000000000000000000000 -> 00100000000000000000000000000
   00001000000000000000000000000000 -> 01000000000000000000000000000
   00010000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine r_cal_state[12:0] (in view: work.dist_calculate(verilog))
original code -> new code
   0000000000000000 -> 0000000000001
   0000000000000010 -> 0000000000010
   0000000000000100 -> 0000000000100
   0000000000001000 -> 0000000001000
   0000000000010000 -> 0000000010000
   0000000000100000 -> 0000000100000
   0000000001000000 -> 0000001000000
   0000000010000000 -> 0000010000000
   0000000100000000 -> 0000100000000
   0000001000000000 -> 0001000000000
   0000010000000000 -> 0010000000000
   0000100000000000 -> 0100000000000
   0001000000000000 -> 1000000000000
Encoding state machine r_packet_state[7:0] (in view: work.data_packet(verilog))
original code -> new code
   00000000 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine r_state[4:0] (in view: work.spi_master_0(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine r_state[8:0] (in view: work.spi_flash_cmd(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
Encoding state machine r_cmd[7:0] (in view: work.spi_flash_top(verilog))
original code -> new code
   00000000 -> 000
   00000001 -> 001
   00000010 -> 010
   00000011 -> 011
   00000101 -> 100
   00000110 -> 101
   11000111 -> 110
   11011000 -> 111
@N: MO225 :"d:\programs\fpga\c200_fpga\spi flash\spi_flash_top.v":50:1:50:6|There are no possible illegal states for state machine r_cmd[7:0] (in view: work.spi_flash_top(verilog)); safe FSM implementation is not required.
Encoding state machine r_state[3:0] (in view: work.spi_flash_top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\programs\fpga\c200_fpga\spi flash\spi_flash_top.v":94:1:94:6|There are no possible illegal states for state machine r_state[3:0] (in view: work.spi_flash_top(verilog)); safe FSM implementation is not required.
Encoding state machine r_flash_state[13:0] (in view: work.flash_control(verilog))
original code -> new code
   0000000000000000 -> 0000
   0000000000000010 -> 0001
   0000000000000100 -> 0010
   0000000000001000 -> 0011
   0000000000010000 -> 0100
   0000000000100000 -> 0101
   0000000001000000 -> 0110
   0000000010000000 -> 0111
   0000000100000000 -> 1000
   0000001000000000 -> 1001
   0000010000000000 -> 1010
   0000100000000000 -> 1011
   0001000000000000 -> 1100
   0010000000000000 -> 1101
Encoding state machine r_state[4:0] (in view: work.spi_master_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine r_state[8:0] (in view: work.spi_w5500_cmd(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0101 -> 000100000
   0110 -> 001000000
   0111 -> 010000000
   1000 -> 100000000
Encoding state machine r_state[30:0] (in view: work.spi_w5500_top(verilog))
original code -> new code
   000000 -> 0000000000000000000000000000001
   000001 -> 0000000000000000000000000000010
   000010 -> 0000000000000000000000000000100
   000011 -> 0000000000000000000000000001000
   000100 -> 0000000000000000000000000010000
   000101 -> 0000000000000000000000000100000
   000110 -> 0000000000000000000000001000000
   000111 -> 0000000000000000000000010000000
   001000 -> 0000000000000000000000100000000
   001001 -> 0000000000000000000001000000000
   001010 -> 0000000000000000000010000000000
   001011 -> 0000000000000000000100000000000
   001100 -> 0000000000000000001000000000000
   001101 -> 0000000000000000010000000000000
   001110 -> 0000000000000000100000000000000
   001111 -> 0000000000000001000000000000000
   010000 -> 0000000000000010000000000000000
   010001 -> 0000000000000100000000000000000
   010010 -> 0000000000001000000000000000000
   010011 -> 0000000000010000000000000000000
   010100 -> 0000000000100000000000000000000
   010101 -> 0000000001000000000000000000000
   010110 -> 0000000010000000000000000000000
   010111 -> 0000000100000000000000000000000
   011000 -> 0000001000000000000000000000000
   011001 -> 0000010000000000000000000000000
   011010 -> 0000100000000000000000000000000
   011011 -> 0001000000000000000000000000000
   011100 -> 0010000000000000000000000000000
   011101 -> 0100000000000000000000000000000
   011110 -> 1000000000000000000000000000000
Encoding state machine r_state[8:0] (in view: work.datagram_parser(verilog))
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0100 -> 000010000
   0101 -> 000100000
   0110 -> 001000000
   0111 -> 010000000
   1000 -> 100000000
Encoding state machine r_para_state[9:0] (in view: work.parameter_init(verilog))
original code -> new code
   0000000000 -> 0000
   0000000010 -> 0001
   0000000100 -> 0010
   0000001000 -> 0011
   0000010000 -> 0100
   0000100000 -> 0101
   0001000000 -> 0110
   0010000000 -> 0111
   0100000000 -> 1000
   1000000000 -> 1001

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 215MB peak: 215MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 216MB peak: 216MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 216MB peak: 217MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 216MB peak: 217MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=56 on top level netlist C200_FPGA 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 216MB peak: 217MB)



Clock Summary
******************

          Start                             Requested      Requested     Clock        Clock                     Clock
Level     Clock                             Frequency      Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------
0 -       System                            4892.4 MHz     0.204         system       system_clkgroup           0    
                                                                                                                     
0 -       C200_PLL|CLKOP_inferred_clock     4.1 MHz        242.853       inferred     Autoconstr_clkgroup_0     4108 
                                                                                                                     
0 -       C200_PLL|CLKOS_inferred_clock     588.2 MHz      1.700         inferred     Autoconstr_clkgroup_1     50   
=====================================================================================================================



Clock Load Summary
***********************

                                  Clock     Source                          Clock Pin                         Non-clock Pin     Non-clock Pin          
Clock                             Load      Pin                             Seq Example                       Seq Example       Comb Example           
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                            0         -                               -                                 -                 -                      
                                                                                                                                                       
C200_PLL|CLKOP_inferred_clock     4108      U1.PLLInst_0.CLKOP(EHXPLLL)     U8.u3.r_scan_freqence[15:0].C     -                 U8.u2.un1_clk.I[0](inv)
                                                                                                                                                       
C200_PLL|CLKOS_inferred_clock     50        U1.PLLInst_0.CLKOS(EHXPLLL)     U4.r_stop1_window[7:0].C          -                 -                      
=======================================================================================================================================================

@W: MT529 :"d:\programs\fpga\c200_fpga\opto_switch_filter.v":38:1:38:6|Found inferred clock C200_PLL|CLKOP_inferred_clock which controls 4108 sequential elements including U2.U1.r_opto_switch. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\programs\fpga\c200_fpga\laser_control.v":47:1:47:6|Found inferred clock C200_PLL|CLKOS_inferred_clock which controls 50 sequential elements including U4.r_laser_state[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 4158 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@KP:ckid0_0       U1.PLLInst_0.CLKOP     EHXPLLL                4108       U7.r_flash_state[3]
@KP:ckid0_1       U1.PLLInst_0.CLKOS     EHXPLLL                50         U4.r_laser_state[4]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 212MB peak: 217MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 213MB peak: 217MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 217MB peak: 217MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 116MB peak: 217MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Jun  2 15:11:15 2021

###########################################################]
# Wed Jun  2 15:11:15 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

@N: MO111 :|Tristate driver w_time_stamp_t[0] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[0] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[1] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[1] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[2] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[2] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[3] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[3] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[4] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[4] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[5] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[5] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[6] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[6] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[7] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[7] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[8] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[8] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver w_time_stamp_t[9] (in view: work.C200_FPGA(verilog)) on net w_time_stamp[9] (in view: work.C200_FPGA(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"d:\programs\fpga\c200_fpga\adc_to_temp_2.v":161:46:161:69|ROM un35_r_divisor[11:0] (in view: work.adc_to_temp_2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\programs\fpga\c200_fpga\adc_to_temp_2.v":161:46:161:69|ROM un35_r_divisor[11:0] (in view: work.adc_to_temp_2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\programs\fpga\c200_fpga\adc_to_temp_2.v":161:46:161:69|Found ROM un35_r_divisor[11:0] (in view: work.adc_to_temp_2(verilog)) with 22 words by 12 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)

@N: MO231 :"d:\programs\fpga\c200_fpga\opto_switch_filter.v":28:1:28:6|Found counter in view:work.opto_switch_filter(verilog) instance r_opto_cnt[15:0] 
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[8] because it is equivalent to instance U2.U2.r_cnt_state_high[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[7] because it is equivalent to instance U2.U2.r_cnt_state_high[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[4] because it is equivalent to instance U2.U2.r_cnt_state_high[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[19] because it is equivalent to instance U2.U2.r_cnt_high[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[16] because it is equivalent to instance U2.U2.r_cnt_high[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[13] because it is equivalent to instance U2.U2.r_cnt_high[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[3] because it is equivalent to instance U2.U2.r_cnt_high[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[20] because it is equivalent to instance U2.U2.r_cnt_higher[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[14] because it is equivalent to instance U2.U2.r_cnt_higher[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[13] because it is equivalent to instance U2.U2.r_cnt_higher[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[9] because it is equivalent to instance U2.U2.r_cnt_higher[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[6] because it is equivalent to instance U2.U2.r_cnt_higher[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[19] because it is equivalent to instance U2.U2.r_cnt_low[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[16] because it is equivalent to instance U2.U2.r_cnt_low[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[9] because it is equivalent to instance U2.U2.r_cnt_low[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[6] because it is equivalent to instance U2.U2.r_cnt_low[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[19] because it is equivalent to instance U2.U2.r_cnt_lower[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[16] because it is equivalent to instance U2.U2.r_cnt_lower[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[8] because it is equivalent to instance U2.U2.r_cnt_lower[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[4] because it is equivalent to instance U2.U2.r_cnt_lower[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[20] because it is equivalent to instance U2.U2.r_cnt_max[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[17] because it is equivalent to instance U2.U2.r_cnt_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[7] because it is equivalent to instance U2.U2.r_cnt_max[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[18] because it is equivalent to instance U2.U2.r_cnt_state_low[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[15] because it is equivalent to instance U2.U2.r_cnt_state_low[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[9] because it is equivalent to instance U2.U2.r_cnt_state_low[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[8] because it is equivalent to instance U2.U2.r_cnt_state_low[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[5] because it is equivalent to instance U2.U2.r_cnt_state_low[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[19] because it is equivalent to instance U2.U2.r_cnt_state_high[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[17] because it is equivalent to instance U2.U2.r_cnt_state_high[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[15] because it is equivalent to instance U2.U2.r_cnt_state_high[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[13] because it is equivalent to instance U2.U2.r_cnt_state_high[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[9] because it is equivalent to instance U2.U2.r_cnt_state_high[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[6] because it is equivalent to instance U2.U2.r_cnt_state_high[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[5] because it is equivalent to instance U2.U2.r_cnt_state_high[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[20] because it is equivalent to instance U2.U2.r_cnt_high[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[15] because it is equivalent to instance U2.U2.r_cnt_high[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[9] because it is equivalent to instance U2.U2.r_cnt_high[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[5] because it is equivalent to instance U2.U2.r_cnt_high[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[4] because it is equivalent to instance U2.U2.r_cnt_high[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[19] because it is equivalent to instance U2.U2.r_cnt_higher[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[17] because it is equivalent to instance U2.U2.r_cnt_higher[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[16] because it is equivalent to instance U2.U2.r_cnt_higher[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[8] because it is equivalent to instance U2.U2.r_cnt_higher[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[20] because it is equivalent to instance U2.U2.r_cnt_low[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[13] because it is equivalent to instance U2.U2.r_cnt_low[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[11] because it is equivalent to instance U2.U2.r_cnt_low[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[5] because it is equivalent to instance U2.U2.r_cnt_low[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[3] because it is equivalent to instance U2.U2.r_cnt_low[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[1] because it is equivalent to instance U2.U2.r_cnt_low[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[20] because it is equivalent to instance U2.U2.r_cnt_lower[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[13] because it is equivalent to instance U2.U2.r_cnt_lower[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[6] because it is equivalent to instance U2.U2.r_cnt_lower[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[19] because it is equivalent to instance U2.U2.r_cnt_max[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[18] because it is equivalent to instance U2.U2.r_cnt_max[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[20] because it is equivalent to instance U2.U2.r_cnt_state_low[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[17] because it is equivalent to instance U2.U2.r_cnt_state_low[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[6] because it is equivalent to instance U2.U2.r_cnt_state_low[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Removing sequential instance U2.U2.r_pwm_cnt[15] because it is equivalent to instance U2.U2.r_pwm_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Removing sequential instance U2.U2.r_pwm_cnt[14] because it is equivalent to instance U2.U2.r_pwm_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Removing sequential instance U2.U2.r_pwm_cnt[13] because it is equivalent to instance U2.U2.r_pwm_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Removing sequential instance U2.U2.r_pwm_cnt[12] because it is equivalent to instance U2.U2.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[18] because it is equivalent to instance U2.U2.r_cnt_high[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[17] because it is equivalent to instance U2.U2.r_cnt_high[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[7] because it is equivalent to instance U2.U2.r_cnt_high[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_higher[7] because it is equivalent to instance U2.U2.r_cnt_higher[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_low[18] because it is equivalent to instance U2.U2.r_cnt_low[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[18] because it is equivalent to instance U2.U2.r_cnt_lower[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[17] because it is equivalent to instance U2.U2.r_cnt_lower[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[9] because it is equivalent to instance U2.U2.r_cnt_lower[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_lower[5] because it is equivalent to instance U2.U2.r_cnt_lower[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[14] because it is equivalent to instance U2.U2.r_cnt_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[9] because it is equivalent to instance U2.U2.r_cnt_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_max[8] because it is equivalent to instance U2.U2.r_cnt_max[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[19] because it is equivalent to instance U2.U2.r_cnt_state_low[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[16] because it is equivalent to instance U2.U2.r_cnt_state_low[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[12] because it is equivalent to instance U2.U2.r_cnt_state_low[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_low[7] because it is equivalent to instance U2.U2.r_cnt_state_low[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[29] because it is equivalent to instance U2.U2.r_cnt_state_high[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[28] because it is equivalent to instance U2.U2.r_cnt_state_high[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[27] because it is equivalent to instance U2.U2.r_cnt_state_high[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[26] because it is equivalent to instance U2.U2.r_cnt_state_high[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[25] because it is equivalent to instance U2.U2.r_cnt_state_high[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[24] because it is equivalent to instance U2.U2.r_cnt_state_high[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[23] because it is equivalent to instance U2.U2.r_cnt_state_high[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[22] because it is equivalent to instance U2.U2.r_cnt_state_high[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[21] because it is equivalent to instance U2.U2.r_cnt_state_high[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[18] because it is equivalent to instance U2.U2.r_cnt_state_high[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[16] because it is equivalent to instance U2.U2.r_cnt_state_high[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[14] because it is equivalent to instance U2.U2.r_cnt_state_high[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[3] because it is equivalent to instance U2.U2.r_cnt_state_high[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[2] because it is equivalent to instance U2.U2.r_cnt_state_high[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[1] because it is equivalent to instance U2.U2.r_cnt_state_high[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_state_high[11] because it is equivalent to instance U2.U2.r_cnt_state_high[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[29] because it is equivalent to instance U2.U2.r_cnt_high[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[28] because it is equivalent to instance U2.U2.r_cnt_high[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[27] because it is equivalent to instance U2.U2.r_cnt_high[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[26] because it is equivalent to instance U2.U2.r_cnt_high[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[25] because it is equivalent to instance U2.U2.r_cnt_high[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing instance U2.U2.r_cnt_high[24] because it is equivalent to instance U2.U2.r_cnt_high[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\programs\fpga\C200_FPGA\impl1\synlog\impl1_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@W: MO129 :"d:\programs\fpga\c200_fpga\motor_control.v":162:1:162:6|Sequential instance U2.U2.r_pwm_cnt[11] is reduced to a combinational gate by constant propagation.
@N: MO231 :"d:\programs\fpga\c200_fpga\motor_control.v":206:1:206:6|Found counter in view:work.motor_control(verilog) instance r_motor_err_cnt[7:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\motor_control.v":124:1:124:6|Found counter in view:work.motor_control(verilog) instance r_delay_40s[29:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\motor_control.v":188:1:188:6|Found counter in view:work.motor_control(verilog) instance r_state_cnt[3:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\motor_control.v":108:1:108:6|Found counter in view:work.motor_control(verilog) instance r_opto_cnt1[29:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\motor_control.v":96:1:96:6|Found counter in view:work.motor_control(verilog) instance r_opto_cnt0[7:0] 
@N: FX493 |Applying initial value "0" on instance r_state_cnt[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_state_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_state_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_state_cnt[3].
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_state_high[20] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_state_high[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_high[11] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_high[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_higher[12] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_higher[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_low[14] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_low[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_lower[11] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_lower[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_max[10] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_max[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_state_low[13] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\motor_control.v":42:1:42:6|Removing sequential instance r_cnt_state_low[0] (in view: work.motor_control(verilog)) because it does not drive other instances.
@N: MO231 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":169:1:169:6|Found counter in view:work.encoder_generate_3(verilog) instance r_inrv_cnt[15:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":107:1:107:6|Found counter in view:work.encoder_generate_3(verilog) instance r_cyc_cnt[23:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":169:1:169:6|Found counter in view:work.encoder_generate_3(verilog) instance r_pss_cnt[5:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":83:1:83:6|Found counter in view:work.encoder_generate_3(verilog) instance r_low_time_current_cnt[23:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":169:1:169:6|Found counter in view:work.encoder_generate_3(verilog) instance r_angle_cnt[7:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\self_inspection.v":88:1:88:6|Found counter in view:work.self_inspection(verilog) instance r_sample_cnt[7:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\tla2024_top.v":47:1:47:6|Found counter in view:work.tla2024_top(verilog) instance r_adc_time[4:0] 
@N: FX493 |Applying initial value "0" on instance r_adc_channel[0].
@N: FX493 |Applying initial value "0" on instance r_adc_channel[1].
@N: MO231 :"d:\programs\fpga\c200_fpga\i2c_master.v":101:1:101:6|Found counter in view:work.i2c_master(verilog) instance r_bit_cnt[5:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\i2c_master.v":88:1:88:6|Found counter in view:work.i2c_master(verilog) instance r_clk_cnt[9:0] 
@N: BN362 :"d:\programs\fpga\c200_fpga\i2c_master.v":150:1:150:6|Removing sequential instance o_data_out[3] (in view: work.i2c_master(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\i2c_master.v":150:1:150:6|Removing sequential instance o_data_out[2] (in view: work.i2c_master(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\i2c_master.v":150:1:150:6|Removing sequential instance o_data_out[1] (in view: work.i2c_master(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\i2c_master.v":150:1:150:6|Removing sequential instance o_data_out[0] (in view: work.i2c_master(verilog)) because it does not drive other instances.
@N: MO231 :"d:\programs\fpga\c200_fpga\adc_to_dac_2.v":138:1:138:6|Found counter in view:work.adc_to_dac_2(verilog) instance r_dac_cnt[15:0] 
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[0].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[1].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[2].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[3].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[4].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[5].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[6].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[7].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[8].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[9].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[10].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[11].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[12].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[13].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[14].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataB[15].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[0].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[1].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[2].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[3].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[4].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[5].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[6].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[7].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[8].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[9].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[10].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[11].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[12].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[13].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[14].
@N: FX493 |Applying initial value "0" on instance r_mult2_dataB[15].
@N: MO231 :"d:\programs\fpga\c200_fpga\adc_to_temp_2.v":70:1:70:6|Found counter in view:work.adc_to_temp_2(verilog) instance r_temp_num[4:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\adc_to_temp_2.v":70:1:70:6|Found counter in view:work.adc_to_temp_2(verilog) instance r_dealy_cnt[3:0] 
@N: FX493 |Applying initial value "0" on instance r_dealy_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_dealy_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_dealy_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_dealy_cnt[3].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[0].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[1].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[2].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[3].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[4].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[5].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[6].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[7].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[8].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[9].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[10].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[11].
@N: FX493 |Applying initial value "0" on instance r_mult1_dataA[12].
@N: FX493 |Applying initial value "0" on instance r_divisor[0].
@N: FX493 |Applying initial value "0" on instance r_divisor[1].
@N: FX493 |Applying initial value "0" on instance r_divisor[2].
@N: FX493 |Applying initial value "0" on instance r_divisor[3].
@N: FX493 |Applying initial value "0" on instance r_divisor[4].
@N: FX493 |Applying initial value "0" on instance r_divisor[5].
@N: FX493 |Applying initial value "0" on instance r_divisor[6].
@N: FX493 |Applying initial value "0" on instance r_divisor[7].
@N: FX493 |Applying initial value "0" on instance r_divisor[8].
@N: FX493 |Applying initial value "0" on instance r_divisor[9].
@N: FX493 |Applying initial value "0" on instance r_divisor[10].
@N: FX493 |Applying initial value "0" on instance r_divisor[11].
@N: FX493 |Applying initial value "0" on instance r_divisor[12].
@N: MO231 :"d:\programs\fpga\c200_fpga\division.v":26:1:26:6|Found counter in view:work.division(verilog) instance r_cal_cnt[15:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\mcp4726a0_top.v":50:1:50:6|Found counter in view:work.mcp4726a0_top(verilog) instance r_bit_cnt[7:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\mcp4726a0_top.v":61:1:61:6|Found counter in view:work.mcp4726a0_top(verilog) instance r_clk_cnt[9:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\laser_control.v":86:1:86:6|Found counter in view:work.laser_control(verilog) instance r_window_cnt[15:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\laser_control.v":70:1:70:6|Found counter in view:work.laser_control(verilog) instance r_emit_cnt[7:0] 
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_RDdata[0] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_RDdata[17] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_RDdata[18] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance SPI_OPcode[3] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[0] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[1] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[2] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[3] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[4] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[5] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[6] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[7] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[8] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[9] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[11] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[12] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[14] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[15] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[17] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[20] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[21] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[23] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[26] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\gp22\gp22_spi.v":64:0:64:5|Removing sequential instance TDC_Tdata[28] (in view: work.gp22_spi(verilog)) because it does not drive other instances.
@W: MO129 :"d:\programs\fpga\c200_fpga\data_packet.v":48:1:48:6|Sequential instance U5.U3.r_angle_end[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\programs\fpga\c200_fpga\data_packet.v":48:1:48:6|Sequential instance U5.U3.r_angle_end[11] is reduced to a combinational gate by constant propagation.
@N: MO231 :"d:\programs\fpga\c200_fpga\data_packet.v":179:1:179:6|Found counter in view:work.data_packet(verilog) instance r_telegram_no[7:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\data_packet.v":172:1:172:6|Found counter in view:work.data_packet(verilog) instance r_scan_counter[15:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\data_packet.v":156:1:156:6|Found counter in view:work.data_packet(verilog) instance r_packet_num[8:0] 
@N: FX493 |Applying initial value "0" on instance r_shift_num[0].
@N: FX493 |Applying initial value "0" on instance r_shift_num[1].
@N: FX493 |Applying initial value "0" on instance r_shift_num[2].
@N: MF179 :"d:\programs\fpga\c200_fpga\data_packet.v":86:62:86:91|Found 16 by 16 bit equality operator ('==') un1_i_code_angle_1 (in view: work.data_packet(verilog))
@N: MO231 :"d:\programs\fpga\c200_fpga\flash_control.v":246:1:246:6|Found counter in view:work.flash_control(verilog) instance r_delay_cnt[31:0] 
@N: BN362 :"d:\programs\fpga\c200_fpga\flash_control.v":217:1:217:6|Removing sequential instance r_page_num[9] (in view: work.flash_control(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\flash_control.v":217:1:217:6|Removing sequential instance r_page_num[0] (in view: work.flash_control(verilog)) because it does not drive other instances.
@N: MO231 :"d:\programs\fpga\c200_fpga\spi flash\spi_flash_cmd.v":140:1:140:6|Found counter in view:work.spi_flash_cmd(verilog) instance r_byte_cnt[8:0] 
@N: BN362 :"d:\programs\fpga\c200_fpga\spi flash\spi_flash_cmd.v":58:1:58:6|Removing sequential instance r_byte_size[2] (in view: work.spi_flash_cmd(verilog)) because it does not drive other instances.
@N: MO231 :"d:\programs\fpga\c200_fpga\spi flash\spi_master.v":57:1:57:6|Found counter in view:work.spi_master_0(verilog) instance r_bit_cnt[3:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\spi flash\spi_master.v":35:1:35:6|Found counter in view:work.spi_master_0(verilog) instance r_clk_cnt[15:0] 
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[3].
@N: MO231 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":107:1:107:6|Found counter in view:work.spi_w5500_top(verilog) instance r_rst_cnt[17:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":118:1:118:6|Found counter in view:work.spi_w5500_top(verilog) instance r_byte_cnt[15:0] 
@N: FX493 |Applying initial value "0" on instance r_data_in[0].
@N: FX493 |Applying initial value "0" on instance r_data_in[1].
@N: FX493 |Applying initial value "0" on instance r_data_in[2].
@N: FX493 |Applying initial value "0" on instance r_data_in[3].
@N: FX493 |Applying initial value "0" on instance r_data_in[4].
@N: FX493 |Applying initial value "0" on instance r_data_in[5].
@N: FX493 |Applying initial value "0" on instance r_data_in[6].
@N: FX493 |Applying initial value "0" on instance r_data_in[7].
@N: MF179 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":526:15:526:42|Found 16 by 16 bit equality operator ('==') un1_r_recv_num2 (in view: work.spi_w5500_top(verilog))
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[0] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[1] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[2] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[3] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[4] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[5] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[6] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[7] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[8] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_send_fsize[9] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance r_sock_num[1] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: MO231 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_cmd.v":208:1:208:6|Found counter in view:work.spi_w5500_cmd(verilog) instance r_byte_cnt[15:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\spi flash\spi_master.v":57:1:57:6|Found counter in view:work.spi_master_1(verilog) instance r_bit_cnt[3:0] 
@N: MO231 :"d:\programs\fpga\c200_fpga\spi flash\spi_master.v":35:1:35:6|Found counter in view:work.spi_master_1(verilog) instance r_clk_cnt[15:0] 
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[3].
@N: MO231 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Found counter in view:work.datagram_parser(verilog) instance r_byte_cnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un1_r_byte_size_28 (in view: work.datagram_parser(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un1_r_byte_cnt_23 (in view: work.datagram_parser(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un1_r_byte_size_29 (in view: work.datagram_parser(verilog))
@N: MF179 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":731:15:731:47|Found 16 by 16 bit equality operator ('==') un1_r_byte_size_24 (in view: work.datagram_parser(verilog))
@N: MF179 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":735:15:735:47|Found 16 by 16 bit equality operator ('==') un1_r_byte_size_25 (in view: work.datagram_parser(verilog))
@N: MF179 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":787:8:787:38|Found 8 by 8 bit equality operator ('==') un1_i_data_in_3 (in view: work.datagram_parser(verilog))
@N: MF179 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":791:8:791:37|Found 8 by 8 bit equality operator ('==') un1_i_data_in_4 (in view: work.datagram_parser(verilog))
@N: MF179 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":1106:31:1106:56|Found 8 by 8 bit equality operator ('==') un1_i_data_in_5 (in view: work.datagram_parser(verilog))
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[16] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[17] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[18] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[19] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[20] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[21] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[22] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[23] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[24] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[25] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[26] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[27] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[28] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[29] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[30] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Removing sequential instance o_get_para5[31] (in view: work.datagram_parser(verilog)) because it does not drive other instances.
@N: MO231 :"d:\programs\fpga\c200_fpga\parameter_init.v":272:1:272:6|Found counter in view:work.parameter_init(verilog) instance r_write_cnt[9:0] 
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[0].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[1].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[2].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[3].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[4].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[5].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[6].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[7].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[8].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[9].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[10].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[11].
@N: FX493 |Applying initial value "0" on instance r_sram_addr_base[12].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log D:\programs\fpga\C200_FPGA\impl1\synlog\impl1_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF179 :"d:\programs\fpga\c200_fpga\parameter_init.v":529:43:529:73|Found 32 by 32 bit equality operator ('==') un1_i_get_para1_1 (in view: work.parameter_init(verilog))

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 241MB peak: 241MB)

@N: BN362 :"d:\programs\fpga\c200_fpga\adc_to_dac_2.v":67:1:67:6|Removing sequential instance r_dac_state[3] (in view: work.adc_to_dac_2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_cmd.v":56:1:56:6|Removing sequential instance u1.r_cmd[6] (in view: work.spi_w5500_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":883:1:883:6|Removing sequential instance r_set_para8[0] (in view: work.parameter_init(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 279MB peak: 279MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 287MB peak: 331MB)

@N: FA113 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":264:3:264:6|Pipelining module un1_i_angle_offset_3[12:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":757:1:757:6|Pushed in register r_angle_offset[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":1056:1:1056:6|Pushed in register r_config_mode[7:3].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":775:1:775:6|Pushed in register r_temp_point1[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":577:1:577:6|Pushed in register r_ip_addr[31:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\data_packet.v":48:1:48:6|Pushed in register r_angle_end[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":136:1:136:6|Pushed in register r_fs_cnt[7:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\dist_calculate.v":65:1:65:6|Pushed in register r_angle_begin[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\self_inspection.v":111:1:111:6|Pushed in register r_adc_temp_value[11:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\adc_to_dac_2.v":67:1:67:6|Pushed in register r_dac_state[12:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":732:1:732:6|Pushed in register r_pwm_value_0[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\tla2024_top.v":139:1:139:6|Pushed in register o_adc0[11:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":829:1:829:6|Pushed in register r_distance_max[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\motor_control.v":134:1:134:6|Pushed in register r_pwm_value[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":566:1:566:6|Pushed in register r_device_name[31:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":610:1:610:6|Pushed in register r_mac_addr[47:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":784:1:784:6|Pushed in register r_temp_point2[15:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":650:1:650:6|Pushed in register r_start_angle[31:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Pushed in register o_get_para0[31:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\parameter_init.v":588:1:588:6|Pushed in register r_gate_way[31:0].
@N: MF169 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":879:1:879:6|Pushed in register o_get_para2[31:0].
@N: BN362 :|Removing sequential instance U5.U2.r_pulse_remain_dummy[16] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance U5.U2.r_rise_remain_dummy[16] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[0] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[7] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[6] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[5] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[4] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[3] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[2] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[1] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\parameter_init.v":244:1:244:6|Removing sequential instance U8.u3.r_sram_addr_base[8] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 292MB peak: 331MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 315MB peak: 331MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 317MB peak: 331MB)

@N: MO106 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_cmd.v":63:3:63:6|Found ROM U8.u1.u1.r_byte_size_cnst[9:0] (in view: work.C200_FPGA(verilog)) with 17 words by 10 bits.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":88:1:88:6|Removing sequential instance U8.u2.r_byte_size[12] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":260:1:260:6|Removing sequential instance U2.U3.r_angle_zero[12] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:35s; Memory used current: 317MB peak: 331MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 361MB peak: 385MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:39s		    -3.11ns		6630 /      3489
   2		0h:00m:40s		    -3.01ns		6591 /      3489
   3		0h:00m:40s		    -3.23ns		6596 /      3489
   4		0h:00m:40s		    -3.09ns		6597 /      3489
   5		0h:00m:40s		    -2.83ns		6597 /      3489
   6		0h:00m:40s		    -3.09ns		6599 /      3489
   7		0h:00m:40s		    -3.01ns		6599 /      3489
@N: FX271 :"d:\programs\fpga\c200_fpga\dist_calculate.v":102:2:102:3|Replicating instance U5.U2.un1_r_rise_remain_0_sqmuxa_3_0_0_a2 (in view: work.C200_FPGA(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[1] (in view: work.C200_FPGA(verilog)) with 95 loads 3 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[2] (in view: work.C200_FPGA(verilog)) with 78 loads 3 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[3] (in view: work.C200_FPGA(verilog)) with 54 loads 3 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[4] (in view: work.C200_FPGA(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[5] (in view: work.C200_FPGA(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[6] (in view: work.C200_FPGA(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[7] (in view: work.C200_FPGA(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[0] (in view: work.C200_FPGA(verilog)) with 107 loads 3 times to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":149:1:149:6|Replicating instance U8.u2.r_byte_cnt[13] (in view: work.C200_FPGA(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":88:1:88:6|Replicating instance U8.u2.r_byte_size[0] (in view: work.C200_FPGA(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":88:1:88:6|Replicating instance U8.u2.r_byte_size[2] (in view: work.C200_FPGA(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":88:1:88:6|Replicating instance U8.u2.r_byte_size[3] (in view: work.C200_FPGA(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\programs\fpga\c200_fpga\eth\datagram_parser.v":88:1:88:6|Replicating instance U8.u2.r_byte_size[4] (in view: work.C200_FPGA(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 24 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:44s		    -2.83ns		6619 /      3514


   9		0h:00m:44s		    -2.83ns		6617 /      3514
Net buffering Report for view:work.C200_FPGA(verilog):
Added 0 Buffers
Added 13 Registers via replication
Added 8 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 361MB peak: 385MB)

@N: BN362 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":272:1:272:6|Removing sequential instance U2.U3.r_code_angle[12] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":272:1:272:6|Removing sequential instance U2.U3.r_code_angle[13] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":272:1:272:6|Removing sequential instance U2.U3.r_code_angle[14] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\encoder_generate_3.v":272:1:272:6|Removing sequential instance U2.U3.r_code_angle[15] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\eth\spi_w5500_top.v":158:1:158:6|Removing sequential instance U8.u1.r_sock_num[0] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\data_packet.v":188:1:188:6|Removing sequential instance U5.U3.r_first_angle[15] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\data_packet.v":188:1:188:6|Removing sequential instance U5.U3.r_first_angle[14] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\data_packet.v":188:1:188:6|Removing sequential instance U5.U3.r_first_angle[13] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"d:\programs\fpga\c200_fpga\data_packet.v":188:1:188:6|Removing sequential instance U5.U3.r_first_angle[12] (in view: work.C200_FPGA(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
Replicating U8.u3.r_set_cmd_code_1[4], loads=126, segments=14
Replicating U8.u3.r_set_cmd_code_1[2], loads=116, segments=15
Replicating U8.u3.r_sram_csen_eth, loads=532, segments=34
replication done = 3

Finished restoring hierarchy (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 363MB peak: 385MB)


Start Writing Netlists (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 291MB peak: 385MB)

Writing Analyst data base D:\programs\fpga\C200_FPGA\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:54s; Memory used current: 354MB peak: 385MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\programs\fpga\C200_FPGA\impl1\impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:56s; Memory used current: 362MB peak: 385MB)


Start final timing analysis (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:56s; Memory used current: 342MB peak: 385MB)

@W: MT246 :"d:\programs\fpga\c200_fpga\c200_fpga\c200_pll\c200_pll.v":56:12:56:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock C200_PLL|CLKOP_inferred_clock with period 7.63ns. Please declare a user-defined clock on net U1.w_pll_25m.
@W: MT420 |Found inferred clock C200_PLL|CLKOS_inferred_clock with period 3.13ns. Please declare a user-defined clock on net U1.w_pll_200m.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun  2 15:12:14 2021
#


Top view:               C200_FPGA
Requested Frequency:    131.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.998

                                  Requested      Estimated      Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency      Frequency      Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
C200_PLL|CLKOP_inferred_clock     131.0 MHz      86.0 MHz       7.631         11.628        -1.998     inferred     Autoconstr_clkgroup_0
C200_PLL|CLKOS_inferred_clock     319.9 MHz      272.0 MHz      3.126         3.677         -0.551     inferred     Autoconstr_clkgroup_1
System                            2761.7 MHz     2347.4 MHz     0.362         0.426         -0.064     system       system_clkgroup      
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------
System                         System                         |  0.362       -0.064  |  No paths    -      |  No paths    -      |  No paths    -     
System                         C200_PLL|CLKOP_inferred_clock  |  7.631       6.581   |  No paths    -      |  7.631       4.948  |  No paths    -     
C200_PLL|CLKOP_inferred_clock  System                         |  7.631       4.104   |  No paths    -      |  No paths    -      |  7.631       6.298 
C200_PLL|CLKOP_inferred_clock  C200_PLL|CLKOP_inferred_clock  |  7.631       -1.347  |  7.631       4.084  |  3.816       1.131  |  3.816       -1.998
C200_PLL|CLKOP_inferred_clock  C200_PLL|CLKOS_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -     
C200_PLL|CLKOS_inferred_clock  C200_PLL|CLKOS_inferred_clock  |  3.126       -0.551  |  No paths    -      |  No paths    -      |  No paths    -     
======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C200_PLL|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                      Arrival           
Instance                   Reference                         Type       Pin      Net                     Time        Slack 
                           Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------
U8.u2.u3.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB2     w_packet_rddata2[2]     2.585       -1.998
U8.u2.u2.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB2     w_packet_rddata1[2]     2.585       -1.998
U8.u2.u2.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB3     w_packet_rddata1[3]     2.585       -1.998
U8.u2.u3.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB3     w_packet_rddata2[3]     2.585       -1.998
U8.u2.u2.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB4     w_packet_rddata1[4]     2.585       -1.998
U8.u2.u3.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB4     w_packet_rddata2[4]     2.585       -1.998
U8.u2.u2.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB5     w_packet_rddata1[5]     2.585       -1.998
U8.u2.u3.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB5     w_packet_rddata2[5]     2.585       -1.998
U8.u2.u3.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB7     w_packet_rddata2[7]     2.585       -1.998
U8.u2.u2.pdp_ram_0_0_0     C200_PLL|CLKOP_inferred_clock     DP16KD     DOB7     w_packet_rddata1[7]     2.585       -1.998
===========================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                       Required           
Instance                 Reference                         Type        Pin     Net                      Time         Slack 
                         Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------
U8.u2.o_data_out[2]      C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       o_data_out_222[2]        3.762        -1.998
U8.u2.o_data_out[3]      C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       o_data_out_222[3]        3.762        -1.998
U8.u2.o_data_out[4]      C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       o_data_out_222[4]        3.762        -1.998
U8.u2.o_data_out[5]      C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       o_data_out_222[5]        3.762        -1.998
U8.u2.o_data_out[7]      C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       o_data_out_222[7]        3.762        -1.998
U8.u2.r_check_sum[7]     C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       r_check_sum_4[7]         3.762        -1.654
U8.u2.r_cmd_valid        C200_PLL|CLKOP_inferred_clock     FD1P3BX     SP      un1_r_cmd_valid125_i     3.622        -1.617
U8.u2.r_check_sum[5]     C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       r_check_sum_4[5]         3.762        -1.593
U8.u2.r_check_sum[6]     C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       r_check_sum_4[6]         3.762        -1.593
U8.u2.r_check_sum[3]     C200_PLL|CLKOP_inferred_clock     FD1P3DX     D       r_check_sum_4[3]         3.762        -1.532
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.816
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.762

    - Propagation time:                      5.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.998

    Number of logic level(s):                6
    Starting point:                          U8.u2.u3.pdp_ram_0_0_0 / DOB2
    Ending point:                            U8.u2.o_data_out[2] / D
    The start point is clocked by            C200_PLL|CLKOP_inferred_clock [falling] (rise=0.000 fall=3.816 period=7.631) on pin CLKB
    The end   point is clocked by            C200_PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=3.816 period=7.631) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U8.u2.u3.pdp_ram_0_0_0            DP16KD       DOB2     Out     2.585     2.585 r     -         
w_packet_rddata2[2]               Net          -        -       -         -           1         
U8.u2.w_packet_rddata_1[2]        ORCALUT4     B        In      0.000     2.585 r     -         
U8.u2.w_packet_rddata_1[2]        ORCALUT4     Z        Out     0.606     3.191 r     -         
w_packet_rddata_1[2]              Net          -        -       -         -           1         
U8.u2.o_data_out_222_9[2]         ORCALUT4     B        In      0.000     3.191 r     -         
U8.u2.o_data_out_222_9[2]         ORCALUT4     Z        Out     0.606     3.797 r     -         
N_328                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_27_bm[2]     ORCALUT4     B        In      0.000     3.797 r     -         
U8.u2.o_data_out_222_27_bm[2]     ORCALUT4     Z        Out     0.606     4.403 r     -         
o_data_out_222_27_bm[2]           Net          -        -       -         -           1         
U8.u2.o_data_out_222_27[2]        PFUMX        ALUT     In      0.000     4.403 r     -         
U8.u2.o_data_out_222_27[2]        PFUMX        Z        Out     0.403     4.806 r     -         
N_485                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_36[2]        L6MUX21      D1       In      0.000     4.806 r     -         
U8.u2.o_data_out_222_36[2]        L6MUX21      Z        Out     0.564     5.370 r     -         
N_571                             Net          -        -       -         -           1         
U8.u2.o_data_out_RNO[2]           ORCALUT4     A        In      0.000     5.370 r     -         
U8.u2.o_data_out_RNO[2]           ORCALUT4     Z        Out     0.390     5.760 r     -         
o_data_out_222[2]                 Net          -        -       -         -           1         
U8.u2.o_data_out[2]               FD1P3DX      D        In      0.000     5.760 r     -         
================================================================================================


Path information for path number 2: 
      Requested Period:                      3.816
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.762

    - Propagation time:                      5.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.998

    Number of logic level(s):                6
    Starting point:                          U8.u2.u2.pdp_ram_0_0_0 / DOB2
    Ending point:                            U8.u2.o_data_out[2] / D
    The start point is clocked by            C200_PLL|CLKOP_inferred_clock [falling] (rise=0.000 fall=3.816 period=7.631) on pin CLKB
    The end   point is clocked by            C200_PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=3.816 period=7.631) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U8.u2.u2.pdp_ram_0_0_0            DP16KD       DOB2     Out     2.585     2.585 r     -         
w_packet_rddata1[2]               Net          -        -       -         -           1         
U8.u2.w_packet_rddata_1[2]        ORCALUT4     A        In      0.000     2.585 r     -         
U8.u2.w_packet_rddata_1[2]        ORCALUT4     Z        Out     0.606     3.191 r     -         
w_packet_rddata_1[2]              Net          -        -       -         -           1         
U8.u2.o_data_out_222_9[2]         ORCALUT4     B        In      0.000     3.191 r     -         
U8.u2.o_data_out_222_9[2]         ORCALUT4     Z        Out     0.606     3.797 r     -         
N_328                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_27_bm[2]     ORCALUT4     B        In      0.000     3.797 r     -         
U8.u2.o_data_out_222_27_bm[2]     ORCALUT4     Z        Out     0.606     4.403 r     -         
o_data_out_222_27_bm[2]           Net          -        -       -         -           1         
U8.u2.o_data_out_222_27[2]        PFUMX        ALUT     In      0.000     4.403 r     -         
U8.u2.o_data_out_222_27[2]        PFUMX        Z        Out     0.403     4.806 r     -         
N_485                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_36[2]        L6MUX21      D1       In      0.000     4.806 r     -         
U8.u2.o_data_out_222_36[2]        L6MUX21      Z        Out     0.564     5.370 r     -         
N_571                             Net          -        -       -         -           1         
U8.u2.o_data_out_RNO[2]           ORCALUT4     A        In      0.000     5.370 r     -         
U8.u2.o_data_out_RNO[2]           ORCALUT4     Z        Out     0.390     5.760 r     -         
o_data_out_222[2]                 Net          -        -       -         -           1         
U8.u2.o_data_out[2]               FD1P3DX      D        In      0.000     5.760 r     -         
================================================================================================


Path information for path number 3: 
      Requested Period:                      3.816
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.762

    - Propagation time:                      5.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.998

    Number of logic level(s):                6
    Starting point:                          U8.u2.u2.pdp_ram_0_0_0 / DOB3
    Ending point:                            U8.u2.o_data_out[3] / D
    The start point is clocked by            C200_PLL|CLKOP_inferred_clock [falling] (rise=0.000 fall=3.816 period=7.631) on pin CLKB
    The end   point is clocked by            C200_PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=3.816 period=7.631) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U8.u2.u2.pdp_ram_0_0_0            DP16KD       DOB3     Out     2.585     2.585 r     -         
w_packet_rddata1[3]               Net          -        -       -         -           1         
U8.u2.w_packet_rddata_1[3]        ORCALUT4     A        In      0.000     2.585 r     -         
U8.u2.w_packet_rddata_1[3]        ORCALUT4     Z        Out     0.606     3.191 r     -         
w_packet_rddata_1[3]              Net          -        -       -         -           1         
U8.u2.o_data_out_222_9[3]         ORCALUT4     B        In      0.000     3.191 r     -         
U8.u2.o_data_out_222_9[3]         ORCALUT4     Z        Out     0.606     3.797 r     -         
N_329                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_27_bm[3]     ORCALUT4     B        In      0.000     3.797 r     -         
U8.u2.o_data_out_222_27_bm[3]     ORCALUT4     Z        Out     0.606     4.403 r     -         
o_data_out_222_27_bm[3]           Net          -        -       -         -           1         
U8.u2.o_data_out_222_27[3]        PFUMX        ALUT     In      0.000     4.403 r     -         
U8.u2.o_data_out_222_27[3]        PFUMX        Z        Out     0.403     4.806 r     -         
N_486                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_36[3]        L6MUX21      D1       In      0.000     4.806 r     -         
U8.u2.o_data_out_222_36[3]        L6MUX21      Z        Out     0.564     5.370 r     -         
N_572                             Net          -        -       -         -           1         
U8.u2.o_data_out_RNO[3]           ORCALUT4     A        In      0.000     5.370 r     -         
U8.u2.o_data_out_RNO[3]           ORCALUT4     Z        Out     0.390     5.760 r     -         
o_data_out_222[3]                 Net          -        -       -         -           1         
U8.u2.o_data_out[3]               FD1P3DX      D        In      0.000     5.760 r     -         
================================================================================================


Path information for path number 4: 
      Requested Period:                      3.816
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.762

    - Propagation time:                      5.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.998

    Number of logic level(s):                6
    Starting point:                          U8.u2.u3.pdp_ram_0_0_0 / DOB3
    Ending point:                            U8.u2.o_data_out[3] / D
    The start point is clocked by            C200_PLL|CLKOP_inferred_clock [falling] (rise=0.000 fall=3.816 period=7.631) on pin CLKB
    The end   point is clocked by            C200_PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=3.816 period=7.631) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U8.u2.u3.pdp_ram_0_0_0            DP16KD       DOB3     Out     2.585     2.585 r     -         
w_packet_rddata2[3]               Net          -        -       -         -           1         
U8.u2.w_packet_rddata_1[3]        ORCALUT4     B        In      0.000     2.585 r     -         
U8.u2.w_packet_rddata_1[3]        ORCALUT4     Z        Out     0.606     3.191 r     -         
w_packet_rddata_1[3]              Net          -        -       -         -           1         
U8.u2.o_data_out_222_9[3]         ORCALUT4     B        In      0.000     3.191 r     -         
U8.u2.o_data_out_222_9[3]         ORCALUT4     Z        Out     0.606     3.797 r     -         
N_329                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_27_bm[3]     ORCALUT4     B        In      0.000     3.797 r     -         
U8.u2.o_data_out_222_27_bm[3]     ORCALUT4     Z        Out     0.606     4.403 r     -         
o_data_out_222_27_bm[3]           Net          -        -       -         -           1         
U8.u2.o_data_out_222_27[3]        PFUMX        ALUT     In      0.000     4.403 r     -         
U8.u2.o_data_out_222_27[3]        PFUMX        Z        Out     0.403     4.806 r     -         
N_486                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_36[3]        L6MUX21      D1       In      0.000     4.806 r     -         
U8.u2.o_data_out_222_36[3]        L6MUX21      Z        Out     0.564     5.370 r     -         
N_572                             Net          -        -       -         -           1         
U8.u2.o_data_out_RNO[3]           ORCALUT4     A        In      0.000     5.370 r     -         
U8.u2.o_data_out_RNO[3]           ORCALUT4     Z        Out     0.390     5.760 r     -         
o_data_out_222[3]                 Net          -        -       -         -           1         
U8.u2.o_data_out[3]               FD1P3DX      D        In      0.000     5.760 r     -         
================================================================================================


Path information for path number 5: 
      Requested Period:                      3.816
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.762

    - Propagation time:                      5.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.998

    Number of logic level(s):                6
    Starting point:                          U8.u2.u2.pdp_ram_0_0_0 / DOB4
    Ending point:                            U8.u2.o_data_out[4] / D
    The start point is clocked by            C200_PLL|CLKOP_inferred_clock [falling] (rise=0.000 fall=3.816 period=7.631) on pin CLKB
    The end   point is clocked by            C200_PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=3.816 period=7.631) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U8.u2.u2.pdp_ram_0_0_0            DP16KD       DOB4     Out     2.585     2.585 r     -         
w_packet_rddata1[4]               Net          -        -       -         -           1         
U8.u2.w_packet_rddata_1[4]        ORCALUT4     A        In      0.000     2.585 r     -         
U8.u2.w_packet_rddata_1[4]        ORCALUT4     Z        Out     0.606     3.191 r     -         
w_packet_rddata_1[4]              Net          -        -       -         -           1         
U8.u2.o_data_out_222_9[4]         ORCALUT4     B        In      0.000     3.191 r     -         
U8.u2.o_data_out_222_9[4]         ORCALUT4     Z        Out     0.606     3.797 r     -         
N_330                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_27_bm[4]     ORCALUT4     A        In      0.000     3.797 r     -         
U8.u2.o_data_out_222_27_bm[4]     ORCALUT4     Z        Out     0.606     4.403 r     -         
o_data_out_222_27_bm[4]           Net          -        -       -         -           1         
U8.u2.o_data_out_222_27[4]        PFUMX        ALUT     In      0.000     4.403 r     -         
U8.u2.o_data_out_222_27[4]        PFUMX        Z        Out     0.403     4.806 r     -         
N_487                             Net          -        -       -         -           1         
U8.u2.o_data_out_222_36[4]        L6MUX21      D1       In      0.000     4.806 r     -         
U8.u2.o_data_out_222_36[4]        L6MUX21      Z        Out     0.564     5.370 r     -         
N_573                             Net          -        -       -         -           1         
U8.u2.o_data_out_RNO[4]           ORCALUT4     A        In      0.000     5.370 r     -         
U8.u2.o_data_out_RNO[4]           ORCALUT4     Z        Out     0.390     5.760 r     -         
o_data_out_222[4]                 Net          -        -       -         -           1         
U8.u2.o_data_out[4]               FD1P3DX      D        In      0.000     5.760 r     -         
================================================================================================




====================================
Detailed Report for Clock: C200_PLL|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                                    Arrival           
Instance                 Reference                         Type        Pin     Net                   Time        Slack 
                         Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------
U4.r_window_cnt[0]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[0]       1.015       -0.551
U4.r_window_cnt[1]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[1]       1.015       -0.490
U4.r_window_cnt[2]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[2]       1.015       -0.490
U4.r_window_cnt[3]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[3]       1.015       -0.429
U4.r_window_cnt[4]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[4]       1.015       -0.429
U4.r_stop2_window[0]     C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_stop2_window[0]     0.853       -0.390
U4.r_window_cnt[5]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[5]       1.009       -0.362
U4.r_window_cnt[6]       C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_window_cnt[6]       1.009       -0.362
U4.r_stop2_window[1]     C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_stop2_window[1]     0.853       -0.329
U4.r_stop2_window[2]     C200_PLL|CLKOS_inferred_clock     FD1S3DX     Q       r_stop2_window[2]     0.853       -0.329
=======================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                                Required           
Instance                Reference                         Type         Pin     Net                              Time         Slack 
                        Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------
U4.r_tdc_start          C200_PLL|CLKOS_inferred_clock     FD1P3DX      SP      un1_r_laser_state_0_sqmuxa       2.932        -0.551
U4.r_tdc_start          C200_PLL|CLKOS_inferred_clock     FD1P3DX      D       r_tdc_start6_i                   3.071        -0.412
U4_r_tdc_stop1io        C200_PLL|CLKOS_inferred_clock     OFS1P3DX     SP      un1_r_laser_state_0_sqmuxa_1     2.932        -0.342
U4_r_tdc_stop1io        C200_PLL|CLKOS_inferred_clock     OFS1P3DX     D       U4.r_tdc_stop15_i                3.071        -0.202
U4.r_window_cnt[15]     C200_PLL|CLKOS_inferred_clock     FD1S3DX      D       r_window_cnt_s[15]               3.071        -0.051
U4.r_window_cnt[13]     C200_PLL|CLKOS_inferred_clock     FD1S3DX      D       r_window_cnt_s[13]               3.071        0.010 
U4.r_window_cnt[14]     C200_PLL|CLKOS_inferred_clock     FD1S3DX      D       r_window_cnt_s[14]               3.071        0.010 
U4.r_window_cnt[11]     C200_PLL|CLKOS_inferred_clock     FD1S3DX      D       r_window_cnt_s[11]               3.071        0.071 
U4.r_window_cnt[12]     C200_PLL|CLKOS_inferred_clock     FD1S3DX      D       r_window_cnt_s[12]               3.071        0.071 
U4.r_window_cnt[9]      C200_PLL|CLKOS_inferred_clock     FD1S3DX      D       r_window_cnt_s[9]                3.071        0.132 
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.126
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.932

    - Propagation time:                      3.483
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.551

    Number of logic level(s):                10
    Starting point:                          U4.r_window_cnt[0] / Q
    Ending point:                            U4.r_tdc_start / SP
    The start point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK
    The end   point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U4.r_window_cnt[0]                 FD1S3DX      Q        Out     1.015     1.015 r     -         
r_window_cnt[0]                    Net          -        -       -         -           6         
U4.un1_r_window_cnt_2_cry_0_0      CCU2C        B1       In      0.000     1.015 r     -         
U4.un1_r_window_cnt_2_cry_0_0      CCU2C        COUT     Out     0.900     1.915 r     -         
un1_r_window_cnt_2_cry_0           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_1_0      CCU2C        CIN      In      0.000     1.915 r     -         
U4.un1_r_window_cnt_2_cry_1_0      CCU2C        COUT     Out     0.061     1.976 r     -         
un1_r_window_cnt_2_cry_2           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        CIN      In      0.000     1.976 r     -         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        COUT     Out     0.061     2.037 r     -         
un1_r_window_cnt_2_cry_4           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        CIN      In      0.000     2.037 r     -         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        COUT     Out     0.061     2.098 r     -         
un1_r_window_cnt_2_cry_6           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        CIN      In      0.000     2.098 r     -         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        COUT     Out     0.061     2.159 r     -         
un1_r_window_cnt_2_cry_8           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        CIN      In      0.000     2.159 r     -         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        COUT     Out     0.061     2.220 r     -         
un1_r_window_cnt_2_cry_10          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        CIN      In      0.000     2.220 r     -         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        COUT     Out     0.061     2.281 r     -         
un1_r_window_cnt_2_cry_12          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        CIN      In      0.000     2.281 r     -         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        COUT     Out     0.061     2.342 r     -         
un1_r_window_cnt_2_cry_14          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        CIN      In      0.000     2.342 r     -         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        S1       Out     0.751     3.094 r     -         
un1_r_window_cnt_2_cry_15_i        Net          -        -       -         -           2         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     C        In      0.000     3.094 r     -         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     Z        Out     0.390     3.483 r     -         
un1_r_laser_state_0_sqmuxa         Net          -        -       -         -           1         
U4.r_tdc_start                     FD1P3DX      SP       In      0.000     3.483 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      3.126
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.932

    - Propagation time:                      3.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.490

    Number of logic level(s):                9
    Starting point:                          U4.r_window_cnt[1] / Q
    Ending point:                            U4.r_tdc_start / SP
    The start point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK
    The end   point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U4.r_window_cnt[1]                 FD1S3DX      Q        Out     1.015     1.015 r     -         
r_window_cnt[1]                    Net          -        -       -         -           6         
U4.un1_r_window_cnt_2_cry_1_0      CCU2C        B0       In      0.000     1.015 r     -         
U4.un1_r_window_cnt_2_cry_1_0      CCU2C        COUT     Out     0.900     1.915 r     -         
un1_r_window_cnt_2_cry_2           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        CIN      In      0.000     1.915 r     -         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        COUT     Out     0.061     1.976 r     -         
un1_r_window_cnt_2_cry_4           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        CIN      In      0.000     1.976 r     -         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        COUT     Out     0.061     2.037 r     -         
un1_r_window_cnt_2_cry_6           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        CIN      In      0.000     2.037 r     -         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        COUT     Out     0.061     2.098 r     -         
un1_r_window_cnt_2_cry_8           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        CIN      In      0.000     2.098 r     -         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        COUT     Out     0.061     2.159 r     -         
un1_r_window_cnt_2_cry_10          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        CIN      In      0.000     2.159 r     -         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        COUT     Out     0.061     2.220 r     -         
un1_r_window_cnt_2_cry_12          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        CIN      In      0.000     2.220 r     -         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        COUT     Out     0.061     2.281 r     -         
un1_r_window_cnt_2_cry_14          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        CIN      In      0.000     2.281 r     -         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        S1       Out     0.751     3.033 r     -         
un1_r_window_cnt_2_cry_15_i        Net          -        -       -         -           2         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     C        In      0.000     3.033 r     -         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     Z        Out     0.390     3.422 r     -         
un1_r_laser_state_0_sqmuxa         Net          -        -       -         -           1         
U4.r_tdc_start                     FD1P3DX      SP       In      0.000     3.422 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      3.126
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.932

    - Propagation time:                      3.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.490

    Number of logic level(s):                9
    Starting point:                          U4.r_window_cnt[2] / Q
    Ending point:                            U4.r_tdc_start / SP
    The start point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK
    The end   point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U4.r_window_cnt[2]                 FD1S3DX      Q        Out     1.015     1.015 r     -         
r_window_cnt[2]                    Net          -        -       -         -           6         
U4.un1_r_window_cnt_2_cry_1_0      CCU2C        B1       In      0.000     1.015 r     -         
U4.un1_r_window_cnt_2_cry_1_0      CCU2C        COUT     Out     0.900     1.915 r     -         
un1_r_window_cnt_2_cry_2           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        CIN      In      0.000     1.915 r     -         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        COUT     Out     0.061     1.976 r     -         
un1_r_window_cnt_2_cry_4           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        CIN      In      0.000     1.976 r     -         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        COUT     Out     0.061     2.037 r     -         
un1_r_window_cnt_2_cry_6           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        CIN      In      0.000     2.037 r     -         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        COUT     Out     0.061     2.098 r     -         
un1_r_window_cnt_2_cry_8           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        CIN      In      0.000     2.098 r     -         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        COUT     Out     0.061     2.159 r     -         
un1_r_window_cnt_2_cry_10          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        CIN      In      0.000     2.159 r     -         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        COUT     Out     0.061     2.220 r     -         
un1_r_window_cnt_2_cry_12          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        CIN      In      0.000     2.220 r     -         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        COUT     Out     0.061     2.281 r     -         
un1_r_window_cnt_2_cry_14          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        CIN      In      0.000     2.281 r     -         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        S1       Out     0.751     3.033 r     -         
un1_r_window_cnt_2_cry_15_i        Net          -        -       -         -           2         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     C        In      0.000     3.033 r     -         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     Z        Out     0.390     3.422 r     -         
un1_r_laser_state_0_sqmuxa         Net          -        -       -         -           1         
U4.r_tdc_start                     FD1P3DX      SP       In      0.000     3.422 r     -         
=================================================================================================


Path information for path number 4: 
      Requested Period:                      3.126
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.932

    - Propagation time:                      3.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.429

    Number of logic level(s):                8
    Starting point:                          U4.r_window_cnt[3] / Q
    Ending point:                            U4.r_tdc_start / SP
    The start point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK
    The end   point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U4.r_window_cnt[3]                 FD1S3DX      Q        Out     1.015     1.015 r     -         
r_window_cnt[3]                    Net          -        -       -         -           6         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        B0       In      0.000     1.015 r     -         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        COUT     Out     0.900     1.915 r     -         
un1_r_window_cnt_2_cry_4           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        CIN      In      0.000     1.915 r     -         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        COUT     Out     0.061     1.976 r     -         
un1_r_window_cnt_2_cry_6           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        CIN      In      0.000     1.976 r     -         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        COUT     Out     0.061     2.037 r     -         
un1_r_window_cnt_2_cry_8           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        CIN      In      0.000     2.037 r     -         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        COUT     Out     0.061     2.098 r     -         
un1_r_window_cnt_2_cry_10          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        CIN      In      0.000     2.098 r     -         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        COUT     Out     0.061     2.159 r     -         
un1_r_window_cnt_2_cry_12          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        CIN      In      0.000     2.159 r     -         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        COUT     Out     0.061     2.220 r     -         
un1_r_window_cnt_2_cry_14          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        CIN      In      0.000     2.220 r     -         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        S1       Out     0.751     2.971 r     -         
un1_r_window_cnt_2_cry_15_i        Net          -        -       -         -           2         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     C        In      0.000     2.971 r     -         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     Z        Out     0.390     3.361 r     -         
un1_r_laser_state_0_sqmuxa         Net          -        -       -         -           1         
U4.r_tdc_start                     FD1P3DX      SP       In      0.000     3.361 r     -         
=================================================================================================


Path information for path number 5: 
      Requested Period:                      3.126
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.932

    - Propagation time:                      3.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.429

    Number of logic level(s):                8
    Starting point:                          U4.r_window_cnt[4] / Q
    Ending point:                            U4.r_tdc_start / SP
    The start point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK
    The end   point is clocked by            C200_PLL|CLKOS_inferred_clock [rising] (rise=0.000 fall=1.563 period=3.126) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U4.r_window_cnt[4]                 FD1S3DX      Q        Out     1.015     1.015 r     -         
r_window_cnt[4]                    Net          -        -       -         -           6         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        B1       In      0.000     1.015 r     -         
U4.un1_r_window_cnt_2_cry_3_0      CCU2C        COUT     Out     0.900     1.915 r     -         
un1_r_window_cnt_2_cry_4           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        CIN      In      0.000     1.915 r     -         
U4.un1_r_window_cnt_2_cry_5_0      CCU2C        COUT     Out     0.061     1.976 r     -         
un1_r_window_cnt_2_cry_6           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        CIN      In      0.000     1.976 r     -         
U4.un1_r_window_cnt_2_cry_7_0      CCU2C        COUT     Out     0.061     2.037 r     -         
un1_r_window_cnt_2_cry_8           Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        CIN      In      0.000     2.037 r     -         
U4.un1_r_window_cnt_2_cry_9_0      CCU2C        COUT     Out     0.061     2.098 r     -         
un1_r_window_cnt_2_cry_10          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        CIN      In      0.000     2.098 r     -         
U4.un1_r_window_cnt_2_cry_11_0     CCU2C        COUT     Out     0.061     2.159 r     -         
un1_r_window_cnt_2_cry_12          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        CIN      In      0.000     2.159 r     -         
U4.un1_r_window_cnt_2_cry_13_0     CCU2C        COUT     Out     0.061     2.220 r     -         
un1_r_window_cnt_2_cry_14          Net          -        -       -         -           1         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        CIN      In      0.000     2.220 r     -         
U4.un1_r_window_cnt_2_cry_15_0     CCU2C        S1       Out     0.751     2.971 r     -         
un1_r_window_cnt_2_cry_15_i        Net          -        -       -         -           2         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     C        In      0.000     2.971 r     -         
U4.un1_r_laser_state_0_sqmuxa      ORCALUT4     Z        Out     0.390     3.361 r     -         
un1_r_laser_state_0_sqmuxa         Net          -        -       -         -           1         
U4.r_tdc_start                     FD1P3DX      SP       In      0.000     3.361 r     -         
=================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                  Arrival           
Instance             Reference     Type     Pin     Net        Time        Slack 
                     Clock                                                       
---------------------------------------------------------------------------------
U8.u1.u3.AND2_t2     System        AND2     Z       rden_i     0.000       -0.064
U8.u2.u3.AND2_t2     System        AND2     Z       rden_i     0.000       -0.064
U8.u1.u2.AND2_t2     System        AND2     Z       rden_i     0.000       -0.064
U8.u2.u2.AND2_t2     System        AND2     Z       rden_i     0.000       -0.064
U8.u2.u1.AND2_t2     System        AND2     Z       rden_i     0.000       -0.064
U8.u1.u2.AND2_t3     System        AND2     Z       wren_i     0.000       0.362 
U8.u2.u1.AND2_t3     System        AND2     Z       wren_i     0.000       0.362 
U8.u1.u3.AND2_t3     System        AND2     Z       wren_i     0.000       0.362 
U8.u2.u3.AND2_t3     System        AND2     Z       wren_i     0.000       0.362 
U8.u2.u2.AND2_t3     System        AND2     Z       wren_i     0.000       0.362 
=================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                      Required           
Instance             Reference     Type     Pin     Net            Time         Slack 
                     Clock                                                            
--------------------------------------------------------------------------------------
U8.u1.u3.AND2_t1     System        AND2     B       rden_i_inv     0.362        -0.064
U8.u2.u3.AND2_t1     System        AND2     B       rden_i_inv     0.362        -0.064
U8.u1.u2.AND2_t1     System        AND2     B       rden_i_inv     0.362        -0.064
U8.u2.u2.AND2_t1     System        AND2     B       rden_i_inv     0.362        -0.064
U8.u2.u1.AND2_t1     System        AND2     B       rden_i_inv     0.362        -0.064
U8.u1.u2.AND2_t1     System        AND2     A       wren_i         0.362        0.362 
U8.u2.u1.AND2_t1     System        AND2     A       wren_i         0.362        0.362 
U8.u1.u3.AND2_t1     System        AND2     A       wren_i         0.362        0.362 
U8.u2.u3.AND2_t1     System        AND2     A       wren_i         0.362        0.362 
U8.u2.u2.AND2_t1     System        AND2     A       wren_i         0.362        0.362 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.362
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.362

    - Propagation time:                      0.426
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                1
    Starting point:                          U8.u1.u3.AND2_t2 / Z
    Ending point:                            U8.u1.u3.AND2_t1 / B
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
U8.u1.u3.AND2_t2     AND2     Z        Out     0.000     0.000 r     -         
rden_i               Net      -        -       -         -           18        
U8.u1.u3.INV_1       INV      A        In      0.000     0.000 r     -         
U8.u1.u3.INV_1       INV      Z        Out     0.426     0.426 f     -         
rden_i_inv           Net      -        -       -         -           1         
U8.u1.u3.AND2_t1     AND2     B        In      0.000     0.426 f     -         
===============================================================================


Path information for path number 2: 
      Requested Period:                      0.362
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.362

    - Propagation time:                      0.426
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                1
    Starting point:                          U8.u2.u3.AND2_t2 / Z
    Ending point:                            U8.u2.u3.AND2_t1 / B
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
U8.u2.u3.AND2_t2     AND2     Z        Out     0.000     0.000 r     -         
rden_i               Net      -        -       -         -           18        
U8.u2.u3.INV_1       INV      A        In      0.000     0.000 r     -         
U8.u2.u3.INV_1       INV      Z        Out     0.426     0.426 f     -         
rden_i_inv           Net      -        -       -         -           1         
U8.u2.u3.AND2_t1     AND2     B        In      0.000     0.426 f     -         
===============================================================================


Path information for path number 3: 
      Requested Period:                      0.362
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.362

    - Propagation time:                      0.426
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                1
    Starting point:                          U8.u1.u2.AND2_t2 / Z
    Ending point:                            U8.u1.u2.AND2_t1 / B
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
U8.u1.u2.AND2_t2     AND2     Z        Out     0.000     0.000 r     -         
rden_i               Net      -        -       -         -           18        
U8.u1.u2.INV_1       INV      A        In      0.000     0.000 r     -         
U8.u1.u2.INV_1       INV      Z        Out     0.426     0.426 f     -         
rden_i_inv           Net      -        -       -         -           1         
U8.u1.u2.AND2_t1     AND2     B        In      0.000     0.426 f     -         
===============================================================================


Path information for path number 4: 
      Requested Period:                      0.362
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.362

    - Propagation time:                      0.426
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                1
    Starting point:                          U8.u2.u2.AND2_t2 / Z
    Ending point:                            U8.u2.u2.AND2_t1 / B
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
U8.u2.u2.AND2_t2     AND2     Z        Out     0.000     0.000 r     -         
rden_i               Net      -        -       -         -           18        
U8.u2.u2.INV_1       INV      A        In      0.000     0.000 r     -         
U8.u2.u2.INV_1       INV      Z        Out     0.426     0.426 f     -         
rden_i_inv           Net      -        -       -         -           1         
U8.u2.u2.AND2_t1     AND2     B        In      0.000     0.426 f     -         
===============================================================================


Path information for path number 5: 
      Requested Period:                      0.362
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.362

    - Propagation time:                      0.426
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                1
    Starting point:                          U8.u2.u1.AND2_t2 / Z
    Ending point:                            U8.u2.u1.AND2_t1 / B
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
U8.u2.u1.AND2_t2     AND2     Z        Out     0.000     0.000 r     -         
rden_i               Net      -        -       -         -           18        
U8.u2.u1.INV_1       INV      A        In      0.000     0.000 r     -         
U8.u2.u1.INV_1       INV      Z        Out     0.426     0.426 f     -         
rden_i_inv           Net      -        -       -         -           1         
U8.u2.u1.AND2_t1     AND2     B        In      0.000     0.426 f     -         
===============================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:56s; Memory used current: 343MB peak: 385MB)


Finished timing report (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:56s; Memory used current: 343MB peak: 385MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_25f-6

Register bits: 3960 of 24288 (16%)
PIC Latch:       0
I/O cells:       72
Block Rams : 5 of 56 (8%)

DSP primitives:       11 of 42 (26%)

Details:
ALU54B:         2
AND2:           15
BB:             18
CCU2C:          1409
DP16KD:         5
EHXPLLL:        1
FD1P3AX:        1246
FD1P3AY:        6
FD1P3BX:        10
FD1P3DX:        1934
FD1P3IX:        10
FD1S3AX:        92
FD1S3AY:        2
FD1S3BX:        89
FD1S3DX:        464
FD1S3IX:        86
FD1S3JX:        1
GSR:            1
IB:             6
IFS1P3BX:       2
IFS1P3DX:       2
INV:            36
L6MUX21:        124
MULT18X18D:     9
OB:             48
OFS1P3BX:       5
OFS1P3DX:       11
ORCALUT4:       6580
PFUMX:          349
PUR:            1
ROM16X1A:       10
VHI:            35
VLO:            13
XOR2:           5
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 144MB peak: 385MB)

Process took 0h:00m:58s realtime, 0h:00m:57s cputime
# Wed Jun  2 15:12:14 2021

###########################################################]
