; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/home/tompko/Dev/mooneye-gb/tests/build/emulator-only/mbc1/rom_16Mb.gb".

[labels]
01:4c02 print_load_font
01:4c0f print_string
01:4c19 print_a
01:4c23 print_newline
01:4c2e print_digit
01:4c3b print_regs
01:4c44 _print_sl_data0
01:4c4a _print_sl_out0
01:4c57 _print_sl_data1
01:4c5d _print_sl_out1
01:4c6f _print_sl_data2
01:4c75 _print_sl_out2
01:4c82 _print_sl_data3
01:4c88 _print_sl_out3
01:4c9a _print_sl_data4
01:4ca0 _print_sl_out4
01:4cad _print_sl_data5
01:4cb3 _print_sl_out5
01:4cc5 _print_sl_data6
01:4ccb _print_sl_out6
01:4cd8 _print_sl_data7
01:4cde _print_sl_out7
01:4001 font
00:c000 regs_save
00:c000 regs_save.f
00:c001 regs_save.a
00:c002 regs_save.c
00:c003 regs_save.b
00:c004 regs_save.e
00:c005 regs_save.d
00:c006 regs_save.l
00:c007 regs_save.h
00:c008 regs_flags
00:c009 regs_assert
00:c009 regs_assert.f
00:c00a regs_assert.a
00:c00b regs_assert.c
00:c00c regs_assert.b
00:c00d regs_assert.e
00:c00e regs_assert.d
00:c00f regs_assert.l
00:c010 regs_assert.h
00:c011 memdump_len
00:c012 memdump_addr
01:47f1 memcpy
01:47fa memset
01:4803 memcmp
01:4811 clear_vram
01:481b clear_oam
01:4825 disable_lcd_safe
01:482b _wait_ly_0
01:4831 _wait_ly_1
01:483a reset_screen
01:484e process_results
01:4862 _wait_ly_2
01:4868 _wait_ly_3
01:487e _print_results_halt_0
01:4882 _process_results_cb
01:488d _print_sl_data8
01:4897 _print_sl_out8
01:48b1 _print_sl_data9
01:48bc _print_sl_out9
01:48d4 _print_sl_data10
01:48e0 _print_sl_out10
01:48e1 dump_mem
01:4900 _dump_mem_line
01:492b _check_asserts
01:4939 _print_sl_data11
01:493c _print_sl_out11
01:4948 _print_sl_data12
01:494a _print_sl_out12
01:4952 _print_sl_data13
01:4955 _print_sl_out13
01:495f __check_assert_fail0
01:496a _print_sl_data14
01:496d _print_sl_out14
01:4970 __check_assert_ok0
01:4978 _print_sl_data15
01:497d _print_sl_out15
01:497f __check_assert_skip0
01:4987 _print_sl_data16
01:498f _print_sl_out16
01:498f __check_assert_out0
01:499b _print_sl_data17
01:499d _print_sl_out17
01:49a5 _print_sl_data18
01:49a8 _print_sl_out18
01:49b2 __check_assert_fail1
01:49bd _print_sl_data19
01:49c0 _print_sl_out19
01:49c3 __check_assert_ok1
01:49cb _print_sl_data20
01:49d0 _print_sl_out20
01:49d2 __check_assert_skip1
01:49da _print_sl_data21
01:49e2 _print_sl_out21
01:49e2 __check_assert_out1
01:49ed _print_sl_data22
01:49f0 _print_sl_out22
01:49fc _print_sl_data23
01:49fe _print_sl_out23
01:4a06 _print_sl_data24
01:4a09 _print_sl_out24
01:4a13 __check_assert_fail2
01:4a1e _print_sl_data25
01:4a21 _print_sl_out25
01:4a24 __check_assert_ok2
01:4a2c _print_sl_data26
01:4a31 _print_sl_out26
01:4a33 __check_assert_skip2
01:4a3b _print_sl_data27
01:4a43 _print_sl_out27
01:4a43 __check_assert_out2
01:4a4f _print_sl_data28
01:4a51 _print_sl_out28
01:4a59 _print_sl_data29
01:4a5c _print_sl_out29
01:4a66 __check_assert_fail3
01:4a71 _print_sl_data30
01:4a74 _print_sl_out30
01:4a77 __check_assert_ok3
01:4a7f _print_sl_data31
01:4a84 _print_sl_out31
01:4a86 __check_assert_skip3
01:4a8e _print_sl_data32
01:4a96 _print_sl_out32
01:4a96 __check_assert_out3
01:4aa1 _print_sl_data33
01:4aa4 _print_sl_out33
01:4ab0 _print_sl_data34
01:4ab2 _print_sl_out34
01:4aba _print_sl_data35
01:4abd _print_sl_out35
01:4ac7 __check_assert_fail4
01:4ad2 _print_sl_data36
01:4ad5 _print_sl_out36
01:4ad8 __check_assert_ok4
01:4ae0 _print_sl_data37
01:4ae5 _print_sl_out37
01:4ae7 __check_assert_skip4
01:4aef _print_sl_data38
01:4af7 _print_sl_out38
01:4af7 __check_assert_out4
01:4b03 _print_sl_data39
01:4b05 _print_sl_out39
01:4b0d _print_sl_data40
01:4b10 _print_sl_out40
01:4b1a __check_assert_fail5
01:4b25 _print_sl_data41
01:4b28 _print_sl_out41
01:4b2b __check_assert_ok5
01:4b33 _print_sl_data42
01:4b38 _print_sl_out42
01:4b3a __check_assert_skip5
01:4b42 _print_sl_data43
01:4b4a _print_sl_out43
01:4b4a __check_assert_out5
01:4b55 _print_sl_data44
01:4b58 _print_sl_out44
01:4b64 _print_sl_data45
01:4b66 _print_sl_out45
01:4b6e _print_sl_data46
01:4b71 _print_sl_out46
01:4b7b __check_assert_fail6
01:4b86 _print_sl_data47
01:4b89 _print_sl_out47
01:4b8c __check_assert_ok6
01:4b94 _print_sl_data48
01:4b99 _print_sl_out48
01:4b9b __check_assert_skip6
01:4ba3 _print_sl_data49
01:4bab _print_sl_out49
01:4bab __check_assert_out6
01:4bb7 _print_sl_data50
01:4bb9 _print_sl_out50
01:4bc1 _print_sl_data51
01:4bc4 _print_sl_out51
01:4bce __check_assert_fail7
01:4bd9 _print_sl_data52
01:4bdc _print_sl_out52
01:4bdf __check_assert_ok7
01:4be7 _print_sl_data53
01:4bec _print_sl_out53
01:4bee __check_assert_skip7
01:4bf6 _print_sl_data54
01:4bfe _print_sl_out54
01:4bfe __check_assert_out7
00:016b fail
00:017f _wait_ly_4
00:0185 _wait_ly_5
00:019b _print_results_halt_1
00:019f _fail_cb
00:01a7 _print_sl_data55
00:01b3 _print_sl_out55
00:01c3 _print_sl_data56
00:01cf _print_sl_out56
00:01d9 _print_sl_data57
00:01e5 _print_sl_out57
00:01f0 _print_sl_data58
00:01f6 _print_sl_out58
00:0209 _print_sl_data59
00:0216 _print_sl_out59
00:0226 _print_sl_data60
00:0233 _print_sl_out60
00:0243 _print_sl_data61
00:0250 _print_sl_out61
00:025b c000_functions_start
00:025b run_test_suite
00:0285 _wait_ly_6
00:028b _wait_ly_7
00:02a1 _print_results_halt_2
00:02a5 _test_ok_cb_0
00:02ad _print_sl_data62
00:02b5 _print_sl_out62
00:02b8 run_tests
00:02c6 run_test_cases
00:02d4 test_case
00:02f1 restore_mbc1
00:02fa switch_bank
00:030b fetch_expected_value
00:032a c000_functions_end
00:032a expected_banks
