
---------- Begin Simulation Statistics ----------
final_tick                               2541671578500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196932                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   196931                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.29                       # Real time elapsed on the host
host_tick_rate                              547770144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4192548                       # Number of instructions simulated
sim_ops                                       4192548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011662                       # Number of seconds simulated
sim_ticks                                 11661733500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.365895                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  327785                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               542997                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2642                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             56899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            864339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46829                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          179033                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           132204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1036182                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       643444                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       144818                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1651                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          644                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       120099                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        16780                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        14384                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        33560                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        16886                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        13069                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         3636                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         4308                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1216                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          505                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          183                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          250                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         3733                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4358                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2067                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       553925                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7166                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        48582                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        36640                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        32966                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        30101                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        37458                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        13229                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         8428                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        13929                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2334                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          706                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          234                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          269                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       207867                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1747                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11209                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25417                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4192548                       # Number of instructions committed
system.cpu.committedOps                       4192548                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.559843                       # CPI: cycles per instruction
system.cpu.discardedOps                        186620                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605806                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1449003                       # DTB hits
system.cpu.dtb.data_misses                       7562                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404877                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       847272                       # DTB read hits
system.cpu.dtb.read_misses                       6756                       # DTB read misses
system.cpu.dtb.write_accesses                  200929                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      601731                       # DTB write hits
system.cpu.dtb.write_misses                       806                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18066                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3384171                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1022161                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           653445                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16641709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179861                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  891195                       # ITB accesses
system.cpu.itb.fetch_acv                          639                       # ITB acv
system.cpu.itb.fetch_hits                      885224                       # ITB hits
system.cpu.itb.fetch_misses                      5971                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.40%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10758301500     92.22%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9315000      0.08%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18221500      0.16%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               880451000      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11666289000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902019                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7921590000     67.90%     67.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3744699000     32.10%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23309909                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85374      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539468     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838508     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592075     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4192548                       # Class of committed instruction
system.cpu.quiesceCycles                        13558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6668200                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22864455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22864455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22864455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22864455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117253.615385                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117253.615385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117253.615385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117253.615385                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13101489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13101489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13101489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13101489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67187.123077                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67187.123077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67187.123077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67187.123077                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22514958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22514958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117265.406250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117265.406250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12901992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12901992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67197.875000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67197.875000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292888                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539270452000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292888                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205805                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205805                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127291                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85755                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34131                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28987                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40841                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11010432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11010432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17709617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156588                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002778                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052634                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156153     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156588                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           815812537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375600750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          457757750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5522112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9990720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5522112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5522112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473524112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         383185570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856709682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473524112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473524112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191236063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191236063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191236063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473524112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        383185570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047945745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000140206250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7278                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7278                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120386                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2209                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1996172000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4728872000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13696.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32446.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.865394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.479887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.512585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34115     42.19%     42.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24139     29.86%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10011     12.38%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4524      5.60%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2309      2.86%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1429      1.77%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          957      1.18%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          546      0.68%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2821      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80851                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.024595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.412501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.561464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1302     17.89%     17.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5486     75.38%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           298      4.09%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.20%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.63%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      0.23%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.21%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6520     89.59%     89.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.46%     91.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              431      5.92%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      2.02%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.98%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7278                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9327616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7561984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9990720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7704704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       648.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    660.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11661728500                       # Total gap between requests
system.mem_ctrls.avgGap                      42177.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4889024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7561984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419236471.147278368473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380611681.788132071495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648444247.161024570465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120386                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2479429250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249442750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286865148750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28736.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32216.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2382877.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313653060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166683990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557776800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308475900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     920116080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5096294190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186489600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7549489620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.372847                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    434994750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10837518750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263708760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140145555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           482835360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308298420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     920116080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5054990280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        221271840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7391366295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.813686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    523782500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10748731000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1004455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11654533500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1534843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1534843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1534843                       # number of overall hits
system.cpu.icache.overall_hits::total         1534843                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86346                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86346                       # number of overall misses
system.cpu.icache.overall_misses::total         86346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5305287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5305287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5305287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5305287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1621189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1621189                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1621189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1621189                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61442.191879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61442.191879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61442.191879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61442.191879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85755                       # number of writebacks
system.cpu.icache.writebacks::total             85755                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86346                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5218942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5218942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5218942500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5218942500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60442.203460                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60442.203460                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60442.203460                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60442.203460                       # average overall mshr miss latency
system.cpu.icache.replacements                  85755                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1534843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1534843                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86346                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5305287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5305287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1621189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1621189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61442.191879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61442.191879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5218942500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5218942500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60442.203460                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60442.203460                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.806095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1562201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.200471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.806095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3328723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3328723                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1310009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1310009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310009                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105688                       # number of overall misses
system.cpu.dcache.overall_misses::total        105688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783941500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783941500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783941500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783941500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1415697                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1415697                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1415697                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1415697                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64188.379949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64188.379949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64188.379949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64188.379949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34670                       # number of writebacks
system.cpu.dcache.writebacks::total             34670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397553000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397553000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63776.093861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63776.093861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63776.093861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63776.093861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68798                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       779634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          779634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3302381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3302381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       828850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       828850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67099.743986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67099.743986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9264                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9264                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672813000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672813000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66900.605727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66900.605727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530375                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530375                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481560500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481560500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61651.092577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61651.092577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724740000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724740000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59471.742354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59471.742354                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62628000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62628000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079420                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079420                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70527.027027                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70527.027027                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079420                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079420                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69527.027027                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69527.027027                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541671578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.340642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.006265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.340642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2945806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2945806                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551267044500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 567005                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752964                       # Number of bytes of host memory used
host_op_rate                                   567001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.63                       # Real time elapsed on the host
host_tick_rate                              542081863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7727862                       # Number of instructions simulated
sim_ops                                       7727862                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007388                       # Number of seconds simulated
sim_ticks                                  7388240000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.087138                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  161107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               277354                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12375                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             38263                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            468384                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26969                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           81764                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            54795                       # Number of indirect misses.
system.cpu.branchPred.lookups                  621837                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       349293                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        88543                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          645                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          264                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        72031                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1         8992                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         4332                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3         7694                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         5350                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5         4027                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         3780                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1877                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          577                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         1244                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          292                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          616                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1116                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1104                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          543                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       324040                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2075                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        28976                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        21030                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        19640                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        13779                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5         8096                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         5886                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         4331                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         5226                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1360                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1465                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          376                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          647                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       106171                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          543                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         2982                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   76482                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14851                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2795881                       # Number of instructions committed
system.cpu.committedOps                       2795881                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.233372                       # CPI: cycles per instruction
system.cpu.discardedOps                        201983                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350456                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866596                       # DTB hits
system.cpu.dtb.data_misses                       1870                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233585                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535124                       # DTB read hits
system.cpu.dtb.read_misses                       1452                       # DTB read misses
system.cpu.dtb.write_accesses                  116871                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331472                       # DTB write hits
system.cpu.dtb.write_misses                       418                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204833                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2249752                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            654757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           368977                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10364474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.191081                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  552754                       # ITB accesses
system.cpu.itb.fetch_acv                          210                       # ITB acv
system.cpu.itb.fetch_hits                      551187                       # ITB hits
system.cpu.itb.fetch_misses                      1567                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.54%      3.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4352     82.38%     86.13% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      3.62%     89.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.78% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.81%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5283                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7342                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1830     38.88%     38.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2829     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4707                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1827     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1827     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3702                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               4972536500     67.28%     67.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71357000      0.97%     68.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8643000      0.12%     68.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2338326500     31.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7390863000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998361                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645811                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   264                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               488                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 264                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.547131                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704485                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5839358000     79.01%     79.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1437323000     19.45%     98.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            114182000      1.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14631884                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108401      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1702364     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4425      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470893     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295925     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40220      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2795881                       # Class of committed instruction
system.cpu.quiesceCycles                       144596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4267410                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2979455388                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2979455388                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2979455388                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2979455388                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118147.965263                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118147.965263                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118147.965263                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118147.965263                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           262                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    43.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1717095955                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1717095955                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1717095955                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1717095955                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68090.092593                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68090.092593                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68090.092593                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68090.092593                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7819468                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7819468                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118476.787879                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118476.787879                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4519468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4519468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68476.787879                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68476.787879                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971635920                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971635920                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118147.102417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118147.102417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1712576487                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1712576487                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68089.077886                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68089.077886                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79986                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38784                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66824                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10328                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10328                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12431                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       200462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       200462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8552768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8552768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2324800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2327392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12489888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116210                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001480                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116038     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116210                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2532000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           661931093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124721500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          355266750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4276032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1452352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5728384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4276032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4276032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2482176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2482176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         578761924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196576181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             775338105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    578761924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578761924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335963098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335963098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335963098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        578761924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196576181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1111301203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000387228500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6440                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6440                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105540                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3473                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   947                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5449                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1319818750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  430165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2932937500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15340.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34090.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        91                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    250                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.633326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.074857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.632771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22359     40.25%     40.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16789     30.22%     70.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7084     12.75%     83.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3163      5.69%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1793      3.23%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          939      1.69%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          567      1.02%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          385      0.69%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2469      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.358540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.947228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1578     24.50%     24.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              47      0.73%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            136      2.11%     27.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           604      9.38%     36.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3416     53.04%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           407      6.32%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           114      1.77%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            65      1.01%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            30      0.47%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      0.33%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             4      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5639     87.56%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              358      5.56%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              306      4.75%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      1.27%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.39%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.11%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6440                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5506112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  222272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6693632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5728384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6754560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       745.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       905.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    775.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    914.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7388240000                       # Total gap between requests
system.mem_ctrls.avgGap                      37879.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4060032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1446080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6693632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 549526274.187086462975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195727263.867984801531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 905984645.869652271271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105540                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2131316750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    801620750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186269590000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31899.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35324.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1764919.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223739040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118908735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           331353120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287794260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     583293360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3013214940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        300125280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4858428735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.589458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    753676750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    246740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6389087250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172937940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91911105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283065300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          258238620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     583293360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3125580750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        205539360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4720566435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.929763                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    506705000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6636157250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               213000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131385388                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1471000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              736000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9518666000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       944435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           944435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       944435                       # number of overall hits
system.cpu.icache.overall_hits::total          944435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66825                       # number of overall misses
system.cpu.icache.overall_misses::total         66825                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4381751500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4381751500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4381751500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4381751500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1011260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1011260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1011260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1011260                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65570.542462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65570.542462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65570.542462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65570.542462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66824                       # number of writebacks
system.cpu.icache.writebacks::total             66824                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66825                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4314926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4314926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4314926500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4314926500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64570.542462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64570.542462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64570.542462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64570.542462                       # average overall mshr miss latency
system.cpu.icache.replacements                  66824                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       944435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          944435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66825                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4381751500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4381751500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1011260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1011260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65570.542462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65570.542462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4314926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4314926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64570.542462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64570.542462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1064825                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.934769                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2089345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2089345                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804928                       # number of overall hits
system.cpu.dcache.overall_hits::total          804928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33522                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33522                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33522                       # number of overall misses
system.cpu.dcache.overall_misses::total         33522                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2216993000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2216993000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2216993000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2216993000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838450                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838450                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039981                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039981                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66135.463278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66135.463278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66135.463278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66135.463278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13632                       # number of writebacks
system.cpu.dcache.writebacks::total             13632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1491946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1491946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1491946000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1491946000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138652000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66948.440655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66948.440655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66948.440655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66948.440655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94967.123288                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94967.123288                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22690                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1002051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1002051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72622.916365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72622.916365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    872381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    872381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73033.151946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73033.151946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189934.246575                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189934.246575                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       302041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         302041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1214942000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1214942000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61597.140539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61597.140539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9384                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9384                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    619565000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    619565000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59919.245648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59919.245648                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6628                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6628                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          423                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          423                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32816000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32816000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059991                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059991                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77579.196217                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77579.196217                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059850                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059850                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76718.009479                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76718.009479                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6917                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6917                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9595466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896413                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              809503                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.671925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896413                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727529                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727529                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3090840121500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 388320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761156                       # Number of bytes of host memory used
host_op_rate                                   388320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1758.86                       # Real time elapsed on the host
host_tick_rate                              306775136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   682997946                       # Number of instructions simulated
sim_ops                                     682997946                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.539573                       # Number of seconds simulated
sim_ticks                                539573077000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.257522                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15114530                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             16746006                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2096                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1634970                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          19041266                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             724532                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1255922                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           531390                       # Number of indirect misses.
system.cpu.branchPred.lookups                27385516                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     13558539                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      4342380                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        51485                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        31322                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      4461825                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1      1876673                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1892997                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3      1646111                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      1236415                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5       785200                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       344501                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       122163                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        48637                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        52008                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10        51425                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        24727                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       447688                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       304647                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       213907                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      4018691                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong        39191                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1      2330295                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      2149921                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3      2350453                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      1750558                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5      1622545                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1289293                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       514256                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       194270                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       104513                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       110737                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        84074                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        41767                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     10872407                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       144457                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong      1008680                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 3336516                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       234559                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   675270084                       # Number of instructions committed
system.cpu.committedOps                     675270084                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.597166                       # CPI: cycles per instruction
system.cpu.discardedOps                       5639356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                149780955                       # DTB accesses
system.cpu.dtb.data_acv                             3                       # DTB access violations
system.cpu.dtb.data_hits                    151187407                       # DTB hits
system.cpu.dtb.data_misses                       3408                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                105915583                       # DTB read accesses
system.cpu.dtb.read_acv                             3                       # DTB read access violations
system.cpu.dtb.read_hits                    106546359                       # DTB read hits
system.cpu.dtb.read_misses                       2813                       # DTB read misses
system.cpu.dtb.write_accesses                43865372                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44641048                       # DTB write hits
system.cpu.dtb.write_misses                       595                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              434719                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          497187805                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         109449532                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         45476279                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       510004297                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626109                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                92134622                       # ITB accesses
system.cpu.itb.fetch_acv                          197                       # ITB acv
system.cpu.itb.fetch_hits                    92118075                       # ITB hits
system.cpu.itb.fetch_misses                     16547                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    59      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12063     82.19%     82.59% # number of callpals executed
system.cpu.kern.callpal::rdps                    1246      8.49%     91.08% # number of callpals executed
system.cpu.kern.callpal::rti                     1085      7.39%     98.47% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.15%     98.62% # number of callpals executed
system.cpu.kern.callpal::rdunique                 202      1.38%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14677                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      33346                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3900     28.43%     28.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     553      4.03%     32.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9248     67.42%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13716                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3861     46.57%     46.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      553      6.67%     53.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3861     46.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8290                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             529822712500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28231500      0.01%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               742633000      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8975897000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         539569474000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990000                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.417496                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.604404                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1017                      
system.cpu.kern.mode_good::user                  1015                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1140                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1015                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.892105                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.942103                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18154693500      3.36%      3.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         521335031500     96.62%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79646000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       59                       # number of times the context was actually changed
system.cpu.numCycles                       1078518420                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            43221213      6.40%      6.40% # Class of committed instruction
system.cpu.op_class_0::IntAlu               477104559     70.65%     77.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                4322811      0.64%     77.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                432463      0.06%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::MemRead              105398627     15.61%     93.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44600423      6.60%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             10374      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7673      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               171589      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                675270084                       # Class of committed instruction
system.cpu.quiesceCycles                       627734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       568514123                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         5311                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4653222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9306350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2038975742                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2038975742                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2038975742                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2038975742                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118167.240916                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118167.240916                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118167.240916                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118167.240916                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           297                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1175265439                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1175265439                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1175265439                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1175265439                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68111.587308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68111.587308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68111.587308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68111.587308                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4756485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4756485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121961.153846                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121961.153846                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2806485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2806485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71961.153846                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71961.153846                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2034219257                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2034219257                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118158.646434                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118158.646434                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1172458954                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1172458954                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68102.866752                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68102.866752                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4518314                       # Transaction distribution
system.membus.trans_dist::WriteReq               1103                       # Transaction distribution
system.membus.trans_dist::WriteResp              1103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       194175                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4295000                       # Transaction distribution
system.membus.trans_dist::CleanEvict           163960                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118050                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118050                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4295001                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12881129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12881129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1022644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1025740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13941381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    549512192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    549512192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     33141696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     33147545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               583761689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3909                       # Total snoops (count)
system.membus.snoopTraffic                     250176                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4654688                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001143                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4649369     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    5319      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4654688                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3187500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27584082712                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1843081750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22678600000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      274632192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21816320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          296448640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    274632192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     274632192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12427200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12427200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4291128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          340880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4632010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       194175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             194175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         508980532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40432558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549413328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    508980532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        508980532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23031542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23031542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23031542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        508980532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40432558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            572444870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4459427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4183573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    338634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000646227750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       275698                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       275698                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13354775                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4187246                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4632011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4484057                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4632011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4484057                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24630                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            742242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            128715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             89562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            442073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            184339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            232575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            180556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            252030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           181435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           241155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           330245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           399023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           228715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           646715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            722176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            154474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             80534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            447161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            180350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            179661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            267996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           171522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           239427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           396736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           221136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           642282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47526932750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22611045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            132318351500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10509.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29259.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        75                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3863468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3651618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4632011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4484057                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4385222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  132694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 265751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 275896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 277250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 275745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 275644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 277713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 275772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 275884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 276159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 276528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 275990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 275926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 275855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 275655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 275852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 275870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    240                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1466548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    391.956949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.738632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.748421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       335973     22.91%     22.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       332165     22.65%     45.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       199600     13.61%     59.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       130388      8.89%     68.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94651      6.45%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76285      5.20%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51109      3.48%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40700      2.78%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205677     14.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1466548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       275698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.402763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.122544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.200297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1886      0.68%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          20759      7.53%      8.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        249806     90.61%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2215      0.80%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           505      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           189      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           102      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            67      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            39      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            32      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            17      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        275698                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       275698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.625988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        254881     92.45%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         19616      7.12%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1157      0.42%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            35      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        275698                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              289421376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7027328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               285403456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               296448704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            286979648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       536.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       528.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    531.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  539573074000                       # Total gap between requests
system.mem_ctrls.avgGap                      59189.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    267748672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21672576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    285403456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 496223187.206948041916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40166155.287988916039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 237.224586355705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 528943099.953817725182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4291129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       340880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4484057                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 120354020750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11964097750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       233000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13104127093750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28047.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35097.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    116500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2922381.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5233877040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2781871620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16866493560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12140738640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42593322720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     192603615600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45003543360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       317223462540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.915662                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 115101525000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18017480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 406454072000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5237304240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2783678040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15422078700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11137480740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42593322720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     188771594520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48230508480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       314175967440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.267687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 123650098500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18017480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 397905498500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18319                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18319                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5849                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1107985                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1466000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1993000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89901742                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              684000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969879.518072                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    130363.715930                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       385000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    539251077000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     89004447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         89004447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     89004447                       # number of overall hits
system.cpu.icache.overall_hits::total        89004447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4295000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4295000                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4295000                       # number of overall misses
system.cpu.icache.overall_misses::total       4295000                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 268316206500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 268316206500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 268316206500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 268316206500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     93299447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     93299447                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     93299447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     93299447                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.046035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.046035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046035                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62471.759371                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62471.759371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62471.759371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62471.759371                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4295000                       # number of writebacks
system.cpu.icache.writebacks::total           4295000                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4295000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4295000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4295000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4295000                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 264021206500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 264021206500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 264021206500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 264021206500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046035                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61471.759371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61471.759371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61471.759371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61471.759371                       # average overall mshr miss latency
system.cpu.icache.replacements                4295000                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     89004447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        89004447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4295000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4295000                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 268316206500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 268316206500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     93299447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     93299447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.046035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62471.759371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62471.759371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4295000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4295000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 264021206500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 264021206500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61471.759371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61471.759371                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            93306102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4295512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.721765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         190893894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        190893894                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    146404210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        146404210                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    146404210                       # number of overall hits
system.cpu.dcache.overall_hits::total       146404210                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464034                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       464034                       # number of overall misses
system.cpu.dcache.overall_misses::total        464034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30920836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30920836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30920836000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30920836000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    146868244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    146868244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    146868244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    146868244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66634.850033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66634.850033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66634.850033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66634.850033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176959                       # number of writebacks
system.cpu.dcache.writebacks::total            176959                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124408                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124408                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       339626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       339626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       339626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       339626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1548                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1548                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22715147500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22715147500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22715147500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22715147500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87625000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87625000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66882.828464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66882.828464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66882.828464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66882.828464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 56605.297158                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 56605.297158                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 340880                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    102025214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       102025214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       250774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17329653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17329653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    102275988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    102275988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69104.665954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69104.665954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        29202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       221572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       221572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15159282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15159282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87625000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87625000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68416.957016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68416.957016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196910.112360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196910.112360                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44378996                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44378996                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       213260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       213260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13591182500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13591182500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44592256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44592256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004782                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004782                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63730.575354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63730.575354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        95206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118054                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       118054                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1103                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1103                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7555865500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7555865500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64003.468752                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64003.468752                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10024                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10024                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1259                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1259                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     92777500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     92777500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73691.421763                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73691.421763                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1258                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1258                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     91457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     91457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111495                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111495                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72700.715421                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72700.715421                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11259                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11259                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11259                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11259                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539573077000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           146821130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            341904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            429.422089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         294122452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        294122452                       # Number of data accesses

---------- End Simulation Statistics   ----------
