                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.3.1 #8898 (Nov 27 2013) (Linux)
                                      4 ; This file was generated Wed Nov 27 12:27:53 2013
                                      5 ;--------------------------------------------------------
                                      6 	.module _divulong
                                      7 	.optsdcc -mmcs51 --model-medium
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl __divulong_PARM_2
                                     13 	.globl __divulong
                                     14 ;--------------------------------------------------------
                                     15 ; special function registers
                                     16 ;--------------------------------------------------------
                                     17 	.area RSEG    (ABS,DATA)
      000000                         18 	.org 0x0000
                                     19 ;--------------------------------------------------------
                                     20 ; special function bits
                                     21 ;--------------------------------------------------------
                                     22 	.area RSEG    (ABS,DATA)
      000000                         23 	.org 0x0000
                                     24 ;--------------------------------------------------------
                                     25 ; overlayable register banks
                                     26 ;--------------------------------------------------------
                                     27 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         28 	.ds 8
                                     29 ;--------------------------------------------------------
                                     30 ; internal ram data
                                     31 ;--------------------------------------------------------
                                     32 	.area DSEG    (DATA)
                                     33 ;--------------------------------------------------------
                                     34 ; overlayable items in internal ram 
                                     35 ;--------------------------------------------------------
                                     36 ;--------------------------------------------------------
                                     37 ; indirectly addressable internal ram data
                                     38 ;--------------------------------------------------------
                                     39 	.area ISEG    (DATA)
                                     40 ;--------------------------------------------------------
                                     41 ; absolute internal ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area IABS    (ABS,DATA)
                                     44 	.area IABS    (ABS,DATA)
                                     45 ;--------------------------------------------------------
                                     46 ; bit data
                                     47 ;--------------------------------------------------------
                                     48 	.area BSEG    (BIT)
      000000                         49 __divulong_c_1_2:
      000000                         50 	.ds 1
                                     51 ;--------------------------------------------------------
                                     52 ; paged external ram data
                                     53 ;--------------------------------------------------------
                                     54 	.area PSEG    (PAG,XDATA)
      000000                         55 __divulong_PARM_2:
      000000                         56 	.ds 4
      000004                         57 __divulong_x_1_1:
      000004                         58 	.ds 4
                                     59 ;--------------------------------------------------------
                                     60 ; external ram data
                                     61 ;--------------------------------------------------------
                                     62 	.area XSEG    (XDATA)
                                     63 ;--------------------------------------------------------
                                     64 ; absolute external ram data
                                     65 ;--------------------------------------------------------
                                     66 	.area XABS    (ABS,XDATA)
                                     67 ;--------------------------------------------------------
                                     68 ; external initialized ram data
                                     69 ;--------------------------------------------------------
                                     70 	.area XISEG   (XDATA)
                                     71 	.area HOME    (CODE)
                                     72 	.area GSINIT0 (CODE)
                                     73 	.area GSINIT1 (CODE)
                                     74 	.area GSINIT2 (CODE)
                                     75 	.area GSINIT3 (CODE)
                                     76 	.area GSINIT4 (CODE)
                                     77 	.area GSINIT5 (CODE)
                                     78 	.area GSINIT  (CODE)
                                     79 	.area GSFINAL (CODE)
                                     80 	.area CSEG    (CODE)
                                     81 ;--------------------------------------------------------
                                     82 ; global & static initialisations
                                     83 ;--------------------------------------------------------
                                     84 	.area HOME    (CODE)
                                     85 	.area GSINIT  (CODE)
                                     86 	.area GSFINAL (CODE)
                                     87 	.area GSINIT  (CODE)
                                     88 ;--------------------------------------------------------
                                     89 ; Home
                                     90 ;--------------------------------------------------------
                                     91 	.area HOME    (CODE)
                                     92 	.area HOME    (CODE)
                                     93 ;--------------------------------------------------------
                                     94 ; code
                                     95 ;--------------------------------------------------------
                                     96 	.area CSEG    (CODE)
                                     97 ;------------------------------------------------------------
                                     98 ;Allocation info for local variables in function '_divulong'
                                     99 ;------------------------------------------------------------
                                    100 ;	_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                                    101 ;	-----------------------------------------
                                    102 ;	 function _divulong
                                    103 ;	-----------------------------------------
      000000                        104 __divulong:
                           000007   105 	ar7 = 0x07
                           000006   106 	ar6 = 0x06
                           000005   107 	ar5 = 0x05
                           000004   108 	ar4 = 0x04
                           000003   109 	ar3 = 0x03
                           000002   110 	ar2 = 0x02
                           000001   111 	ar1 = 0x01
                           000000   112 	ar0 = 0x00
      000000 AF 82            [24]  113 	mov	r7,dpl
      000002 AE 83            [24]  114 	mov	r6,dph
      000004 AD F0            [24]  115 	mov	r5,b
      000006 FC               [12]  116 	mov	r4,a
      000007 78r04            [12]  117 	mov	r0,#__divulong_x_1_1
      000009 EF               [12]  118 	mov	a,r7
      00000A F2               [24]  119 	movx	@r0,a
      00000B 08               [12]  120 	inc	r0
      00000C EE               [12]  121 	mov	a,r6
      00000D F2               [24]  122 	movx	@r0,a
      00000E 08               [12]  123 	inc	r0
      00000F ED               [12]  124 	mov	a,r5
      000010 F2               [24]  125 	movx	@r0,a
      000011 08               [12]  126 	inc	r0
      000012 EC               [12]  127 	mov	a,r4
      000013 F2               [24]  128 	movx	@r0,a
                                    129 ;	_divulong.c:333: unsigned long reste = 0L;
      000014 7A 00            [12]  130 	mov	r2,#0x00
      000016 7B 00            [12]  131 	mov	r3,#0x00
      000018 7E 00            [12]  132 	mov	r6,#0x00
      00001A 7F 00            [12]  133 	mov	r7,#0x00
                                    134 ;	_divulong.c:337: do
      00001C 7D 20            [12]  135 	mov	r5,#0x20
      00001E                        136 00105$:
                                    137 ;	_divulong.c:340: c = MSB_SET(x);
      00001E 78r07            [12]  138 	mov	r0,#(__divulong_x_1_1 + 3)
      000020 E2               [24]  139 	movx	a,@r0
      000021 33               [12]  140 	rlc	a
      000022 92*00            [24]  141 	mov	__divulong_c_1_2,c
                                    142 ;	_divulong.c:341: x <<= 1;
      000024 78r04            [12]  143 	mov	r0,#__divulong_x_1_1
      000026 E2               [24]  144 	movx	a,@r0
      000027 25 E0            [12]  145 	add	a,acc
      000029 F2               [24]  146 	movx	@r0,a
      00002A 08               [12]  147 	inc	r0
      00002B E2               [24]  148 	movx	a,@r0
      00002C 33               [12]  149 	rlc	a
      00002D F2               [24]  150 	movx	@r0,a
      00002E 08               [12]  151 	inc	r0
      00002F E2               [24]  152 	movx	a,@r0
      000030 33               [12]  153 	rlc	a
      000031 F2               [24]  154 	movx	@r0,a
      000032 08               [12]  155 	inc	r0
      000033 E2               [24]  156 	movx	a,@r0
      000034 33               [12]  157 	rlc	a
      000035 F2               [24]  158 	movx	@r0,a
                                    159 ;	_divulong.c:342: reste <<= 1;
      000036 EA               [12]  160 	mov	a,r2
      000037 2A               [12]  161 	add	a,r2
      000038 FA               [12]  162 	mov	r2,a
      000039 EB               [12]  163 	mov	a,r3
      00003A 33               [12]  164 	rlc	a
      00003B FB               [12]  165 	mov	r3,a
      00003C EE               [12]  166 	mov	a,r6
      00003D 33               [12]  167 	rlc	a
      00003E FE               [12]  168 	mov	r6,a
      00003F EF               [12]  169 	mov	a,r7
      000040 33               [12]  170 	rlc	a
      000041 FF               [12]  171 	mov	r7,a
                                    172 ;	_divulong.c:343: if (c)
      000042 30*00 03         [24]  173 	jnb	__divulong_c_1_2,00102$
                                    174 ;	_divulong.c:344: reste |= 1L;
      000045 43 02 01         [24]  175 	orl	ar2,#0x01
      000048                        176 00102$:
                                    177 ;	_divulong.c:346: if (reste >= y)
      000048 78r00            [12]  178 	mov	r0,#__divulong_PARM_2
      00004A C3               [12]  179 	clr	c
      00004B E2               [24]  180 	movx	a,@r0
      00004C F5 F0            [12]  181 	mov	b,a
      00004E EA               [12]  182 	mov	a,r2
      00004F 95 F0            [12]  183 	subb	a,b
      000051 08               [12]  184 	inc	r0
      000052 E2               [24]  185 	movx	a,@r0
      000053 F5 F0            [12]  186 	mov	b,a
      000055 EB               [12]  187 	mov	a,r3
      000056 95 F0            [12]  188 	subb	a,b
      000058 08               [12]  189 	inc	r0
      000059 E2               [24]  190 	movx	a,@r0
      00005A F5 F0            [12]  191 	mov	b,a
      00005C EE               [12]  192 	mov	a,r6
      00005D 95 F0            [12]  193 	subb	a,b
      00005F 08               [12]  194 	inc	r0
      000060 E2               [24]  195 	movx	a,@r0
      000061 F5 F0            [12]  196 	mov	b,a
      000063 EF               [12]  197 	mov	a,r7
      000064 95 F0            [12]  198 	subb	a,b
      000066 40 22            [24]  199 	jc	00106$
                                    200 ;	_divulong.c:348: reste -= y;
      000068 78r00            [12]  201 	mov	r0,#__divulong_PARM_2
      00006A D3               [12]  202 	setb	c
      00006B E2               [24]  203 	movx	a,@r0
      00006C 9A               [12]  204 	subb	a,r2
      00006D F4               [12]  205 	cpl	a
      00006E B3               [12]  206 	cpl	c
      00006F FA               [12]  207 	mov	r2,a
      000070 B3               [12]  208 	cpl	c
      000071 08               [12]  209 	inc	r0
      000072 E2               [24]  210 	movx	a,@r0
      000073 9B               [12]  211 	subb	a,r3
      000074 F4               [12]  212 	cpl	a
      000075 B3               [12]  213 	cpl	c
      000076 FB               [12]  214 	mov	r3,a
      000077 B3               [12]  215 	cpl	c
      000078 08               [12]  216 	inc	r0
      000079 E2               [24]  217 	movx	a,@r0
      00007A 9E               [12]  218 	subb	a,r6
      00007B F4               [12]  219 	cpl	a
      00007C B3               [12]  220 	cpl	c
      00007D FE               [12]  221 	mov	r6,a
      00007E B3               [12]  222 	cpl	c
      00007F 08               [12]  223 	inc	r0
      000080 E2               [24]  224 	movx	a,@r0
      000081 9F               [12]  225 	subb	a,r7
      000082 F4               [12]  226 	cpl	a
      000083 FF               [12]  227 	mov	r7,a
                                    228 ;	_divulong.c:350: x |= 1L;
      000084 78r04            [12]  229 	mov	r0,#__divulong_x_1_1
      000086 E2               [24]  230 	movx	a,@r0
      000087 44 01            [12]  231 	orl	a,#0x01
      000089 F2               [24]  232 	movx	@r0,a
      00008A                        233 00106$:
                                    234 ;	_divulong.c:353: while (--count);
      00008A DD 92            [24]  235 	djnz	r5,00105$
                                    236 ;	_divulong.c:354: return x;
      00008C 78r04            [12]  237 	mov	r0,#__divulong_x_1_1
      00008E E2               [24]  238 	movx	a,@r0
      00008F F5 82            [12]  239 	mov	dpl,a
      000091 08               [12]  240 	inc	r0
      000092 E2               [24]  241 	movx	a,@r0
      000093 F5 83            [12]  242 	mov	dph,a
      000095 08               [12]  243 	inc	r0
      000096 E2               [24]  244 	movx	a,@r0
      000097 F5 F0            [12]  245 	mov	b,a
      000099 08               [12]  246 	inc	r0
      00009A E2               [24]  247 	movx	a,@r0
      00009B 22               [24]  248 	ret
                                    249 	.area CSEG    (CODE)
                                    250 	.area CONST   (CODE)
                                    251 	.area XINIT   (CODE)
                                    252 	.area CABS    (ABS,CODE)
