<profile>

<section name = "Vivado HLS Report for 'Threshold'" level="0">
<item name = "Date">Tue Dec  4 09:50:25 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Hough</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 7.550, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 77521, 1, 77521, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 77520, 3 ~ 323, -, -, 0 ~ 240, no</column>
<column name=" + Loop 1.1">0, 320, 2, 1, 1, 0 ~ 320, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 181</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 114</column>
<column name="Register">-, -, 197, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_132_p2">+, 0, 0, 38, 31, 1</column>
<column name="j_fu_147_p2">+, 0, 0, 38, 31, 1</column>
<column name="xs_V_1_fu_153_p2">-, 0, 0, 23, 1, 16</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="tmp_26_i_fu_142_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_28_i_fu_189_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_127_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="dst_data_stream_V_din">select, 0, 0, 2, 1, 2</column>
<column name="val1_fu_177_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="i_i_reg_101">9, 2, 31, 62</column>
<column name="j_i_reg_112">9, 2, 31, 62</column>
<column name="src_cols_V_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="src_rows_V_blk_n">9, 2, 1, 2</column>
<column name="thresh_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cols_reg_213">32, 0, 32, 0</column>
<column name="i_i_reg_101">31, 0, 31, 0</column>
<column name="i_reg_222">31, 0, 31, 0</column>
<column name="j_i_reg_112">31, 0, 31, 0</column>
<column name="rows_reg_208">32, 0, 32, 0</column>
<column name="thresh_read_reg_203">32, 0, 32, 0</column>
<column name="tmp_26_i_reg_227">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Threshold, return value</column>
<column name="src_rows_V_dout">in, 32, ap_fifo, src_rows_V, pointer</column>
<column name="src_rows_V_empty_n">in, 1, ap_fifo, src_rows_V, pointer</column>
<column name="src_rows_V_read">out, 1, ap_fifo, src_rows_V, pointer</column>
<column name="src_cols_V_dout">in, 32, ap_fifo, src_cols_V, pointer</column>
<column name="src_cols_V_empty_n">in, 1, ap_fifo, src_cols_V, pointer</column>
<column name="src_cols_V_read">out, 1, ap_fifo, src_cols_V, pointer</column>
<column name="src_data_stream_V_dout">in, 16, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="thresh_dout">in, 32, ap_fifo, thresh, pointer</column>
<column name="thresh_empty_n">in, 1, ap_fifo, thresh, pointer</column>
<column name="thresh_read">out, 1, ap_fifo, thresh, pointer</column>
</table>
</item>
</section>
</profile>
