{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 12:09:02 2014 " "Info: Processing started: Tue Jan 21 12:09:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_video -c projet_video " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_video -c projet_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_video EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"projet_video\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 4 1 -117 -3009 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of -117 degrees (-3009 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15 " "Info: Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node OSC_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u9\|oVGA_HS " "Info: Destination node VGA_Ctrl:u9\|oVGA_HS" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 145 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { OSC_27 } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC_27" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_3) " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node OSC_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info: Destination node I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { OSC_50 } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 108 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~2 " "Info: Destination node I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "../verilog/I2C_Controller.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_Controller.v" 62 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|mI2C_CTRL_CLK~2 " "Info: Destination node I2C_AV_Config:u1\|mI2C_CTRL_CLK~2" {  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/I2C_AV_Config.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/I2C_AV_Config.v" 16 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u9\|oVGA_HS  " "Info: Automatically promoted node VGA_Ctrl:u9\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u9\|oVGA_HS~2 " "Info: Destination node VGA_Ctrl:u9\|oVGA_HS~2" {  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|oVGA_HS~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS " "Info: Destination node VGA_HS" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { VGA_HS } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 146 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/VGA_Ctrl.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/VGA_Ctrl.v" 33 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u3\|oRST_0  " "Info: Automatically promoted node Reset_Delay:u3\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|always3~10 " "Info: Destination node Sdram_Control_4Port:u6\|always3~10" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|always3~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u3\|oRST_0~0 " "Info: Destination node Reset_Delay:u3\|oRST_0~0" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 4 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~89 " "Info: Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~89" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD2_ADDR[12]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~92 " "Info: Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[12\]~92" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD2_ADDR[12]~92 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[15\]~89 " "Info: Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[15\]~89" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR1_ADDR[15]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[15\]~92 " "Info: Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[15\]~92" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rWR1_ADDR[15]~92 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~89 " "Info: Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~89" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD1_ADDR[13]~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~91 " "Info: Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~91" {  } { { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 430 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|rRD1_ADDR[13]~91 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 4 -1 0 } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Reset_Delay:u3\|oRST_0" } } } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u3\|oRST_2  " "Info: Automatically promoted node Reset_Delay:u3\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "filtre_video:u_10\|module_SRAM:u_2\|synchro_curr " "Info: Destination node filtre_video:u_10\|module_SRAM:u_2\|synchro_curr" {  } { { "../vhd_mouvement/module_SRAM.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_SRAM.vhd" 31 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { filtre_video:u_10|module_SRAM:u_2|synchro_curr } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[0\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[0\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[10\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[10\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[11\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[11\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[12\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[12\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[13\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[13\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[14\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[14\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[15\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[15\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[16\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[16\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[16] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YCbCr2RGB:u8\|X_OUT\[17\] " "Info: Destination node YCbCr2RGB:u8\|X_OUT\[17\]" {  } { { "../verilog/YCbCr2RGB.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/YCbCr2RGB.v" 101 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { YCbCr2RGB:u8|X_OUT[17] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 6 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u3\|oRST_1  " "Info: Automatically promoted node Reset_Delay:u3\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u3\|oRST_1~0 " "Info: Destination node Reset_Delay:u3\|oRST_1~0" {  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 5 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/Reset_Delay.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Reset_Delay.v" 5 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u3|oRST_1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TD_Detect:u2\|TD_Stable  " "Info: Automatically promoted node TD_Detect:u2\|TD_Stable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TD_Detect:u2\|TD_Stable~3 " "Info: Destination node TD_Detect:u2\|TD_Stable~3" {  } { { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_Detect:u2|TD_Stable~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../verilog/TD_Detect.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/TD_Detect.v" 25 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_Detect:u2|TD_Stable } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_ngh.tdf" 32 8 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_ngh.tdf" 32 8 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_ngh.tdf" 32 8 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe7a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/dffpipe_ngh.tdf" 32 8 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Extra Info: Packed 16 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Embedded multiplier block " "Extra Info: Packed 2 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Extra Info: Created 2 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll clk\[1\] DRAM_CLK " "Warning: PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"DRAM_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "../verilog/Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_PLL.v" 96 0 0 } } { "../verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/Sdram_Control_4Port/Sdram_Control_4Port.v" 197 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 249 0 0 } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 128 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Info: Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register filtre_video:u_10\|module_lissage:u_4\|oY\[0\] register YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0 472 ps " "Info: Slack time is 472 ps between source register \"filtre_video:u_10\|module_lissage:u_4\|oY\[0\]\" and destination register \"YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.180 ns + Largest register register " "Info: + Largest register to register requirement is 3.180 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 destination 2.550 ns   Shortest register " "Info:   Shortest clock path from clock \"OSC_27\" to destination register is 2.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns OSC_27 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns OSC_27~clkctrl 2 COMB Unassigned 732 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 732; COMB Node = 'OSC_27~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { OSC_27 OSC_27~clkctrl } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.643 ns) 2.550 ns YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0 3 REG Unassigned 23 " "Info: 3: + IC(1.031 ns) + CELL(0.643 ns) = 2.550 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.674 ns" { OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.403 ns ( 55.02 % ) " "Info: Total cell delay = 1.403 ns ( 55.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 44.98 % ) " "Info: Total interconnect delay = 1.147 ns ( 44.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_27 destination 2.550 ns   Longest register " "Info:   Longest clock path from clock \"OSC_27\" to destination register is 2.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns OSC_27 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'OSC_27'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { OSC_27 } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns OSC_27~clkctrl 2 COMB Unassigned 732 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 732; COMB Node = 'OSC_27~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { OSC_27 OSC_27~clkctrl } "NODE_NAME" } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.643 ns) 2.550 ns YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0 3 REG Unassigned 23 " "Info: 3: + IC(1.031 ns) + CELL(0.643 ns) = 2.550 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.674 ns" { OSC_27~clkctrl YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.403 ns ( 55.02 % ) " "Info: Total cell delay = 1.403 ns ( 55.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 44.98 % ) " "Info: Total interconnect delay = 1.147 ns ( 44.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 107 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 source 2.647 ns   Shortest register " "Info:   Shortest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB Unassigned 234 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 234; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.079 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns filtre_video:u_10\|module_lissage:u_4\|oY\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[0] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 source 2.647 ns   Longest register " "Info:   Longest clock path from clock \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB Unassigned 234 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 234; COMB Node = 'Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.079 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns filtre_video:u_10\|module_lissage:u_4\|oY\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl filtre_video:u_10|module_lissage:u_4|oY[0] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/softslin/altera9_0/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns   " "Info:   Micro setup delay of destination is 0.047 ns" {  } { { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.708 ns - Longest register register " "Info: - Longest register to register delay is 2.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns filtre_video:u_10\|module_lissage:u_4\|oY\[0\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { filtre_video:u_10|module_lissage:u_4|oY[0] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.438 ns) 1.099 ns filtre_video:u_10\|Mux7~2 2 COMB Unassigned 3 " "Info: 2: + IC(0.661 ns) + CELL(0.438 ns) = 1.099 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'filtre_video:u_10\|Mux7~2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.099 ns" { filtre_video:u_10|module_lissage:u_4|oY[0] filtre_video:u_10|Mux7~2 } "NODE_NAME" } } { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.873 ns) 2.708 ns YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0 3 REG Unassigned 23 " "Info: 3: + IC(0.736 ns) + CELL(0.873 ns) = 2.708 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.609 ns" { filtre_video:u_10|Mux7~2 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 48.41 % ) " "Info: Total cell delay = 1.311 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.397 ns ( 51.59 % ) " "Info: Total interconnect delay = 1.397 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.708 ns" { filtre_video:u_10|module_lissage:u_4|oY[0] filtre_video:u_10|Mux7~2 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.708 ns" { filtre_video:u_10|module_lissage:u_4|oY[0] filtre_video:u_10|Mux7~2 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.708 ns register register " "Info: Estimated most critical path is register to register delay of 2.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns filtre_video:u_10\|module_lissage:u_4\|oY\[0\] 1 REG LAB_X40_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y25; Fanout = 1; REG Node = 'filtre_video:u_10\|module_lissage:u_4\|oY\[0\]'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { filtre_video:u_10|module_lissage:u_4|oY[0] } "NODE_NAME" } } { "../vhd_mouvement/module_lissage.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/module_lissage.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.438 ns) 1.099 ns filtre_video:u_10\|Mux7~2 2 COMB LAB_X40_Y24 3 " "Info: 2: + IC(0.661 ns) + CELL(0.438 ns) = 1.099 ns; Loc. = LAB_X40_Y24; Fanout = 3; COMB Node = 'filtre_video:u_10\|Mux7~2'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.099 ns" { filtre_video:u_10|module_lissage:u_4|oY[0] filtre_video:u_10|Mux7~2 } "NODE_NAME" } } { "../vhd_mouvement/filtre_video.vhd" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/vhd_mouvement/filtre_video.vhd" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.873 ns) 2.708 ns YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0 3 REG DSPMULT_X39_Y26_N0 23 " "Info: 3: + IC(0.736 ns) + CELL(0.873 ns) = 2.708 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 23; REG Node = 'YCbCr2RGB:u8\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9~OBSERVABLEDATAA_REGOUT0'" {  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "1.609 ns" { filtre_video:u_10|Mux7~2 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } } { "db/ded_mult_ob91.tdf" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/quartus_temp/db/ded_mult_ob91.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 48.41 % ) " "Info: Total cell delay = 1.311 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.397 ns ( 51.59 % ) " "Info: Total interconnect delay = 1.397 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "2.708 ns" { filtre_video:u_10|module_lissage:u_4|oY[0] filtre_video:u_10|Mux7~2 YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y24 X43_Y36 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "115 " "Warning: Found 115 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_CKE } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 129 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_UB_N GND " "Info: Pin SRAM_UB_N has GND driving its datain port" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_UB_N } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 134 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_LB_N GND " "Info: Pin SRAM_LB_N has GND driving its datain port" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_LB_N } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 135 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_OE_N GND " "Info: Pin SRAM_OE_N has GND driving its datain port" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_OE_N } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 138 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC VCC " "Info: Pin VGA_SYNC has VCC driving its datain port" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { VGA_SYNC } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 149 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Sdram_Control_4Port:u6\|command:command1\|OE " "Info: Following pins have the same output enable: Sdram_Control_4Port:u6\|command:command1\|OE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 118 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "filtre_video:u_10\|module_SRAM:u_2\|write_enable~1 (inverted) " "Info: Following pins have the same output enable: filtre_video:u_10\|module_SRAM:u_2\|write_enable~1 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 132 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "I2C_AV_Config:u1\|I2C_Controller:u0\|SDO " "Info: Following pins have the same output enable: I2C_AV_Config:u1\|I2C_Controller:u0\|SDO" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional I2C_SDAT 3.3-V LVTTL " "Info: Type bi-directional pin I2C_SDAT uses the 3.3-V LVTTL I/O standard" {  } { { "/softslin/altera9_0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/softslin/altera9_0/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" "" { Assignment "/softslin/altera9_0/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../verilog/de2_tv.v" "" { Text "/tp/xph3sic/xph3sic500/TP_3A_Video/verilog/de2_tv.v" 141 -1 0 } } { "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera9_0/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 12:09:28 2014 " "Info: Processing ended: Tue Jan 21 12:09:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
