;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB -3, -20
	MOV @121, 106
	ADD #12, @200
	ADD #12, @200
	MOV @-127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @121, 106
	SUB <490, @2
	MOV -1, <-20
	SPL 490, #2
	ADD 10, 30
	JMP <121, -106
	SUB 12, @10
	JMP <121, -106
	DAT #270, #0
	SUB <490, @2
	MOV -701, <-20
	SUB 270, 0
	SUB -7, <-20
	SUB -701, <-20
	ADD -701, <-20
	MOV -701, <-20
	MOV -701, <-22
	SUB 1, <1
	JMZ 900, <2
	MOV -1, <-20
	SUB 12, @10
	SPL <124, 106
	SUB -4, <-20
	SUB -4, <-20
	JMZ 0, #2
	JMZ 0, #2
	MOV -701, <-20
	ADD <0, @2
	SPL 0, <-2
	DAT #70, <2
	SUB @121, -106
	DAT #70, <2
	DAT #70, <2
	SUB @13, 0
	SPL 490, #2
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	SPL 490, #2
	MOV -1, <-20
