Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 43c5631807684ad78c8a8f35c40c24ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Add_1
Compiling module xil_defaultlib.iMEM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ALU_1
Compiling module xil_defaultlib.Equal
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.MUX_5_bit
Compiling module xil_defaultlib.MUX_2bit_in
Compiling module xil_defaultlib.ALU_2
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.DDL
Compiling module xil_defaultlib.MIPS_pipeline
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
