Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Sep 22 16:13:24 2022
| Host              : atlas running 64-bit Ubuntu 20.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -file Accumulator_MultiDMA_bd_wrapper_timing_summary_routed.rpt -pb Accumulator_MultiDMA_bd_wrapper_timing_summary_routed.pb -rpx Accumulator_MultiDMA_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Accumulator_MultiDMA_bd_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.398        0.000                      0                46757        0.013        0.000                      0                46757        3.500        0.000                       0                 15358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.398        0.000                      0                46001        0.013        0.000                      0                46001        3.500        0.000                       0                 15358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.341        0.000                      0                  756        0.208        0.000                      0                  756  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.693ns (39.492%)  route 2.594ns (60.509%))
  Logic Levels:           14  (CARRY8=9 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.576ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.518 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.546    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X12Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.569 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.597    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X12Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.742 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_2/O[5]
                         net (fo=1, routed)           0.462     6.204    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[61]
    SLICE_X13Y94         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     6.322 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[61]_i_1/O
                         net (fo=1, routed)           0.022     6.344    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[61]_i_1_n_0
    SLICE_X13Y94         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.509    11.676    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y94         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[61]/C
                         clock pessimism              0.215    11.891    
                         clock uncertainty           -0.176    11.715    
    SLICE_X13Y94         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    11.742    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[61]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.703ns (40.270%)  route 2.526ns (59.730%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 11.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.576ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.640 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.414     6.054    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[45]
    SLICE_X11Y99         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     6.228 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[45]_i_1/O
                         net (fo=1, routed)           0.058     6.286    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[45]_i_1_n_0
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.511    11.678    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[45]/C
                         clock pessimism              0.159    11.837    
                         clock uncertainty           -0.176    11.661    
    SLICE_X11Y99         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.688    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[45]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.677ns (39.711%)  route 2.546ns (60.289%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 11.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.576ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.641 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/O[7]
                         net (fo=1, routed)           0.435     6.076    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[47]
    SLICE_X11Y99         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.223 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[47]_i_1/O
                         net (fo=1, routed)           0.057     6.280    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[47]_i_1_n_0
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.515    11.682    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]/C
                         clock pessimism              0.159    11.841    
                         clock uncertainty           -0.176    11.665    
    SLICE_X11Y99         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.692    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.622ns (38.619%)  route 2.578ns (61.381%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 11.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.576ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.518 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.546    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X12Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.643 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.474     6.117    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[49]
    SLICE_X11Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     6.235 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[49]_i_1/O
                         net (fo=1, routed)           0.022     6.257    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[49]_i_1_n_0
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.511    11.678    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]/C
                         clock pessimism              0.159    11.837    
                         clock uncertainty           -0.176    11.661    
    SLICE_X11Y99         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    11.688    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.678ns (39.962%)  route 2.521ns (60.038%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 11.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.576ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.592 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.444     6.036    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[41]
    SLICE_X11Y97         LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     6.233 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[41]_i_1/O
                         net (fo=1, routed)           0.023     6.256    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[41]_i_1_n_0
    SLICE_X11Y97         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.513    11.680    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y97         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[41]/C
                         clock pessimism              0.159    11.839    
                         clock uncertainty           -0.176    11.663    
    SLICE_X11Y97         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    11.690    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[41]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.771ns (42.338%)  route 2.412ns (57.662%))
  Logic Levels:           14  (CARRY8=9 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.576ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.518 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.546    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X12Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.569 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.597    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X12Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.743 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_2/O[7]
                         net (fo=1, routed)           0.280     6.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[63]
    SLICE_X11Y98         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     6.218 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[63]_i_1/O
                         net (fo=1, routed)           0.022     6.240    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[63]_i_1_n_0
    SLICE_X11Y98         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.514    11.681    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y98         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]/C
                         clock pessimism              0.159    11.840    
                         clock uncertainty           -0.176    11.664    
    SLICE_X11Y98         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    11.691    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.725ns (41.496%)  route 2.432ns (58.504%))
  Logic Levels:           14  (CARRY8=9 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 11.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.576ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.518 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.546    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X12Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.569 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.597    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X12Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.694 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.297     5.991    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[57]
    SLICE_X11Y99         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.198     6.189 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[57]_i_1/O
                         net (fo=1, routed)           0.025     6.214    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[57]_i_1_n_0
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.515    11.682    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]/C
                         clock pessimism              0.159    11.841    
                         clock uncertainty           -0.176    11.665    
    SLICE_X11Y99         FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    11.692    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.702ns (41.191%)  route 2.430ns (58.809%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 11.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.576ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.518 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.546    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X12Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.692 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[7]
                         net (fo=1, routed)           0.290     5.982    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[55]
    SLICE_X11Y99         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.131 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[55]_i_1/O
                         net (fo=1, routed)           0.058     6.189    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[55]_i_1_n_0
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.511    11.678    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]/C
                         clock pessimism              0.159    11.837    
                         clock uncertainty           -0.176    11.661    
    SLICE_X11Y99         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.688    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.643ns (39.801%)  route 2.485ns (60.199%))
  Logic Levels:           14  (CARRY8=9 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 11.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.576ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.416 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.444    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3_n_0
    SLICE_X12Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.467 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.495    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X12Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.518 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.546    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X12Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.569 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.597    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X12Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.683 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.349     6.032    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[58]
    SLICE_X11Y99         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     6.159 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[58]_i_1/O
                         net (fo=1, routed)           0.026     6.185    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[58]_i_1_n_0
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.511    11.678    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y99         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]/C
                         clock pessimism              0.159    11.837    
                         clock uncertainty           -0.176    11.661    
    SLICE_X11Y99         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.688    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.630ns (39.525%)  route 2.494ns (60.475%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.638ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.576ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.850     2.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y20         RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     2.292 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=3, routed)           0.722     3.014    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[3]
    SLICE_X14Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.181 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23/O
                         net (fo=2, routed)           0.302     3.483    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_23_n_0
    SLICE_X14Y93         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     3.660 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30/O
                         net (fo=1, routed)           0.015     3.675    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_30_n_0
    SLICE_X14Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.873 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.901    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X14Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/O[5]
                         net (fo=2, routed)           0.428     4.474    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_10
    SLICE_X12Y94         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.145     4.619 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4/O
                         net (fo=2, routed)           0.438     5.057    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_4_n_0
    SLICE_X12Y94         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.157 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12/O
                         net (fo=1, routed)           0.009     5.166    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_12_n_0
    SLICE_X12Y94         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.314 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.342    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_2_n_0
    SLICE_X12Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.365 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.393    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_2_n_0
    SLICE_X12Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     5.538 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.438     5.976    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum0[29]
    SLICE_X11Y97         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     6.123 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[29]_i_1/O
                         net (fo=1, routed)           0.058     6.181    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[29]_i_1_n_0
    SLICE_X11Y97         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.509    11.676    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X11Y97         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[29]/C
                         clock pessimism              0.159    11.835    
                         clock uncertainty           -0.176    11.659    
    SLICE_X11Y97         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.686    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  5.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.072ns (39.779%)  route 0.109ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.528ns (routing 0.576ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.638ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.528     1.695    Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/aclk
    SLICE_X6Y103         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.767 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i_reg[1089]/Q
                         net (fo=2, routed)           0.109     1.876    Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[31]
    SLICE_X7Y104         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/aclk
    SLICE_X7Y104         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1089]/C
                         clock pessimism             -0.156     1.808    
    SLICE_X7Y104         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.863    Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer_reg[1089]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA_D1/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB_D1/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC_D1/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD_D1/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.070ns (25.362%)  route 0.206ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.560     1.727    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.797 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.206     2.003    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/ADDRH3
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.847     2.054    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/WCLK
    SLICE_X9Y2           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAME/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X9Y2           RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.989    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_10/RAME
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y26  Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y26  Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y16  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y16  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y23  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y23  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y22  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y57   Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y57   Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y57   Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y57   Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y9    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y9    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y9    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y9    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[34]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.121ns (3.708%)  route 3.142ns (96.292%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.576ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.613     5.227    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y42         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[34]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.542    11.709    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y42         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[34]/C
                         clock pessimism              0.107    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X14Y42         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.568    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[34]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.121ns (3.708%)  route 3.142ns (96.292%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.576ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.613     5.227    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y42         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.542    11.709    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y42         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]/C
                         clock pessimism              0.107    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X14Y42         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.568    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.121ns (3.708%)  route 3.142ns (96.292%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.576ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.613     5.227    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y42         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.542    11.709    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y42         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]/C
                         clock pessimism              0.107    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X14Y42         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.568    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.121ns (3.707%)  route 3.143ns (96.293%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.614     5.228    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y43         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.543    11.710    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y43         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[14]/C
                         clock pessimism              0.107    11.817    
                         clock uncertainty           -0.176    11.641    
    SLICE_X14Y43         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.569    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.121ns (3.707%)  route 3.143ns (96.293%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.614     5.228    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y43         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.543    11.710    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y43         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[22]/C
                         clock pessimism              0.107    11.817    
                         clock uncertainty           -0.176    11.641    
    SLICE_X14Y43         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.569    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.121ns (3.707%)  route 3.143ns (96.293%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.614     5.228    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y43         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.543    11.710    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y43         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[24]/C
                         clock pessimism              0.107    11.817    
                         clock uncertainty           -0.176    11.641    
    SLICE_X14Y43         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.569    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.121ns (3.707%)  route 3.143ns (96.293%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.614     5.228    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y43         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.543    11.710    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y43         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[26]/C
                         clock pessimism              0.107    11.817    
                         clock uncertainty           -0.176    11.641    
    SLICE_X14Y43         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.569    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[32]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.121ns (3.711%)  route 3.140ns (96.289%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.576ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.611     5.225    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y42         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[32]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.542    11.709    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y42         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[32]/C
                         clock pessimism              0.107    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X14Y42         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    11.568    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[32]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[42]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.121ns (3.711%)  route 3.140ns (96.289%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.576ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.611     5.225    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y42         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[42]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.542    11.709    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y42         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[42]/C
                         clock pessimism              0.107    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X14Y42         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    11.568    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[42]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.121ns (3.711%)  route 3.140ns (96.289%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.638ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.576ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.757     1.964    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X16Y103        FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.057 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.529     3.586    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.614 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.611     5.225    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X14Y42         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.542    11.709    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X14Y42         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]/C
                         clock pessimism              0.107    11.816    
                         clock uncertainty           -0.176    11.640    
    SLICE_X14Y42         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.568    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  6.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y34         FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.016    
    SLICE_X12Y34         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y34         FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.138     1.016    
    SLICE_X12Y34         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y34         FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.138     1.016    
    SLICE_X12Y34         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X12Y34         FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X12Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.138     1.016    
    SLICE_X12Y34         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X12Y34         FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X12Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.138     1.016    
    SLICE_X12Y34         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y34         FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.138     1.016    
    SLICE_X11Y34         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y34         FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.138     1.016    
    SLICE_X11Y34         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y34         FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.138     1.016    
    SLICE_X11Y34         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y34         FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.138     1.016    
    SLICE_X11Y34         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.062ns (30.244%)  route 0.143ns (69.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.888ns (routing 0.324ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       0.888     0.999    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y34         FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.039 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.047     1.086    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     1.108 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.204    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y34         FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15358, routed)       1.016     1.154    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.138     1.016    
    SLICE_X11Y34         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.208    





