Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Dec 10 14:23:01 2025
| Host         : DESKTOP-1OLKM82 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gameLogic_timing_summary_routed.rpt -pb gameLogic_timing_summary_routed.pb -rpx gameLogic_timing_summary_routed.rpx -warn_on_violation
| Design       : gameLogic
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: VGA_inst/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: VGA_inst/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.878        0.000                      0                   78        0.224        0.000                      0                   78        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.878        0.000                      0                   78        0.224        0.000                      0                   78        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell3/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.153ns  (logic 0.648ns (20.553%)  route 2.505ns (79.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 f  Turn_reg/Q
                         net (fo=20, routed)          2.505    13.114    cell3/Turn
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.124    13.238 r  cell3/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000    13.238    cell3/NS[0]
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell3/CLK
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.031    15.116    cell3/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell3/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.183ns  (logic 0.678ns (21.302%)  route 2.505ns (78.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 r  Turn_reg/Q
                         net (fo=20, routed)          2.505    13.114    cell3/Turn
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.154    13.268 r  cell3/FSM_sequential_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.268    cell3/NS[1]
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell3/CLK
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.075    15.160    cell3/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell8/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.027ns  (logic 0.648ns (21.409%)  route 2.379ns (78.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 f  Turn_reg/Q
                         net (fo=20, routed)          2.379    12.988    cell8/Turn
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.124    13.112 r  cell8/FSM_sequential_PS[0]_i_1__7/O
                         net (fo=1, routed)           0.000    13.112    cell8/NS[0]
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell8/CLK
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.029    15.114    cell8/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell8/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.055ns  (logic 0.676ns (22.129%)  route 2.379ns (77.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 r  Turn_reg/Q
                         net (fo=20, routed)          2.379    12.988    cell8/Turn
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.152    13.140 r  cell8/FSM_sequential_PS[1]_i_1__6/O
                         net (fo=1, routed)           0.000    13.140    cell8/NS[1]
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell8/CLK
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.075    15.160    cell8/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell4/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.976ns  (logic 0.648ns (21.773%)  route 2.328ns (78.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 f  Turn_reg/Q
                         net (fo=20, routed)          2.328    12.937    cell4/Turn
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.124    13.061 r  cell4/FSM_sequential_PS[0]_i_1__3/O
                         net (fo=1, routed)           0.000    13.061    cell4/NS[0]
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell4/CLK
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.029    15.114    cell4/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell1/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.970ns  (logic 0.648ns (21.817%)  route 2.322ns (78.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 f  Turn_reg/Q
                         net (fo=20, routed)          2.322    12.931    cell1/Turn
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    13.055 r  cell1/FSM_sequential_PS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.055    cell1/NS[0]
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell1/CLK
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.031    15.116    cell1/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell1/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.968ns  (logic 0.648ns (21.831%)  route 2.320ns (78.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 r  Turn_reg/Q
                         net (fo=20, routed)          2.320    12.929    cell1/Turn
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  cell1/FSM_sequential_PS[1]_i_1__2/O
                         net (fo=1, routed)           0.000    13.053    cell1/NS[1]
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell1/CLK
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.029    15.114    cell1/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell4/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.674ns (22.451%)  route 2.328ns (77.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 r  Turn_reg/Q
                         net (fo=20, routed)          2.328    12.937    cell4/Turn
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.150    13.087 r  cell4/FSM_sequential_PS[1]_i_1__3/O
                         net (fo=1, routed)           0.000    13.087    cell4/NS[1]
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell4/CLK
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.075    15.160    cell4/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell2/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.836ns  (logic 0.648ns (22.846%)  route 2.188ns (77.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 f  Turn_reg/Q
                         net (fo=20, routed)          2.188    12.798    cell2/Turn
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.124    12.922 r  cell2/FSM_sequential_PS[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.922    cell2/NS[0]
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell2/CLK
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.029    15.114    cell2/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell2/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.829ns  (logic 0.648ns (22.905%)  route 2.181ns (77.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.564    10.085    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.524    10.609 r  Turn_reg/Q
                         net (fo=20, routed)          2.181    12.790    cell2/Turn
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.914 r  cell2/FSM_sequential_PS[1]_i_1__7/O
                         net (fo=1, routed)           0.000    12.914    cell2/FSM_sequential_PS[1]_i_1__7_n_0
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    cell2/CLK
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.031    15.116    cell2/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  2.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.727%)  route 0.184ns (49.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.448    VGA_inst/vga_sync_unit/CLK
    SLICE_X13Y7          FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  VGA_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=35, routed)          0.184     1.773    VGA_inst/vga_sync_unit/hPos[3]
    SLICE_X12Y8          LUT5 (Prop_lut5_I4_O)        0.048     1.821 r  VGA_inst/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    VGA_inst/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X12Y8          FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     1.962    VGA_inst/vga_sync_unit/CLK
    SLICE_X12Y8          FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.133     1.597    VGA_inst/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 myIn_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.595%)  route 0.128ns (43.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     6.446    clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  myIn_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.167     6.613 r  myIn_reg[5]/Q
                         net (fo=3, routed)           0.128     6.741    myIn[5]
    SLICE_X8Y13          FDCE                                         r  prevIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     6.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  prevIn_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.460    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.057     6.517    prevIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.517    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 myIn_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.299ns  (logic 0.167ns (55.850%)  route 0.132ns (44.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     6.445    clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  myIn_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.167     6.612 r  myIn_reg[8]/Q
                         net (fo=3, routed)           0.132     6.744    myIn[8]
    SLICE_X10Y13         FDCE                                         r  prevIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     6.958    clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  prevIn_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.445    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.067     6.512    prevIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.512    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 myIn_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.167ns (48.110%)  route 0.180ns (51.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     6.446    clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  myIn_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.167     6.613 r  myIn_reg[1]/Q
                         net (fo=3, routed)           0.180     6.793    myIn[1]
    SLICE_X8Y13          FDCE                                         r  prevIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     6.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  prevIn_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.460    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.080     6.540    prevIn_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 myIn_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevIn_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.351ns  (logic 0.167ns (47.598%)  route 0.184ns (52.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     6.447    clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  myIn_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.167     6.614 r  myIn_reg[2]/Q
                         net (fo=3, routed)           0.184     6.798    myIn[2]
    SLICE_X8Y13          FDCE                                         r  prevIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     6.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  prevIn_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.460    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.080     6.540    prevIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.798    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.448    VGA_inst/vga_sync_unit/CLK
    SLICE_X13Y7          FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=39, routed)          0.180     1.770    VGA_inst/vga_sync_unit/hPos[2]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.042     1.812 r  VGA_inst/vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    VGA_inst/vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X13Y7          FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     1.962    VGA_inst/vga_sync_unit/CLK
    SLICE_X13Y7          FDCE                                         r  VGA_inst/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y7          FDCE (Hold_fdce_C_D)         0.105     1.553    VGA_inst/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.783%)  route 0.134ns (35.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.449    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  VGA_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=57, routed)          0.134     1.731    VGA_inst/vga_sync_unit/vPos[2]
    SLICE_X14Y3          LUT6 (Prop_lut6_I4_O)        0.098     1.829 r  VGA_inst/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    VGA_inst/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     1.963    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.121     1.570    VGA_inst/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cell7/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cell7/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.564%)  route 0.178ns (48.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.477    cell7/CLK
    SLICE_X5Y0           FDRE                                         r  cell7/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  cell7/FSM_sequential_PS_reg[0]/Q
                         net (fo=8, routed)           0.178     1.797    cell7/Q[0]
    SLICE_X5Y0           LUT5 (Prop_lut5_I0_O)        0.049     1.846 r  cell7/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    cell7/NS[1]
    SLICE_X5Y0           FDRE                                         r  cell7/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     1.992    cell7/CLK
    SLICE_X5Y0           FDRE                                         r  cell7/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.107     1.584    cell7/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.297%)  route 0.191ns (47.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.449    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  VGA_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=46, routed)          0.191     1.804    VGA_inst/vga_sync_unit/vPos[3]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  VGA_inst/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.849    VGA_inst/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X14Y4          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     1.963    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y4          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.121     1.586    VGA_inst/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Turn_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Turn_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     6.445    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.167     6.612 r  Turn_reg/Q
                         net (fo=20, routed)          0.175     6.787    Turn
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.045     6.832 r  Turn_i_1/O
                         net (fo=1, routed)           0.000     6.832    Turn_i_1_n_0
    SLICE_X8Y13          FDCE                                         r  Turn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     6.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  Turn_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.445    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.124     6.569    Turn_reg
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y13    Turn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    myIn_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    myIn_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    myIn_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y9     myIn_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    myIn_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    myIn_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y9     myIn_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y10    myIn_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    Turn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    Turn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    myIn_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    myIn_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     myIn_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     myIn_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    Turn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    Turn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    myIn_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    myIn_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    myIn_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     myIn_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     myIn_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.110ns (46.695%)  route 4.692ns (53.305%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.972     5.272    rgb_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.803 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.803    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 4.085ns (49.226%)  route 4.214ns (50.774%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.494     4.794    rgb_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     8.299 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.299    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 4.109ns (50.282%)  route 4.063ns (49.718%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.343     4.643    rgb_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.172 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.172    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.101ns (52.102%)  route 3.770ns (47.898%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.050     4.350    rgb_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     7.871 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.871    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.105ns (53.144%)  route 3.619ns (46.856%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.899     4.199    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.724 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.724    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 4.083ns (54.074%)  route 3.468ns (45.926%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.748     4.048    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     7.551 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.551    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.099ns (55.270%)  route 3.317ns (44.730%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.597     3.897    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     7.416 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.416    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 4.075ns (56.276%)  route 3.166ns (43.724%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[1]/C
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  VGA_inst/pDisp_reg[1]/Q
                         net (fo=1, routed)           0.720     1.176    VGA_inst/pDisp__0[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.446     3.746    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     7.242 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.242    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 3.980ns (55.830%)  route 3.149ns (44.170%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_3/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  VGA_inst/pDisp_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           3.149     3.605    lopt_2
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.128 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.128    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 3.975ns (56.427%)  route 3.070ns (43.573%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_4/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  VGA_inst/pDisp_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           3.070     3.526    lopt_3
    H19                  OBUF (Prop_obuf_I_O)         3.519     7.045 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.045    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 0.210ns (11.371%)  route 1.633ns (88.629%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.633     1.843    VGA_inst/AR[0]
    SLICE_X3Y0           FDCE                                         f  VGA_inst/pDisp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 0.210ns (10.550%)  route 1.776ns (89.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.776     1.986    VGA_inst/AR[0]
    SLICE_X3Y3           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_2/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 0.210ns (10.550%)  route 1.776ns (89.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.776     1.986    VGA_inst/AR[0]
    SLICE_X3Y3           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_3/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 0.210ns (10.550%)  route 1.776ns (89.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.776     1.986    VGA_inst/AR[0]
    SLICE_X3Y3           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 0.210ns (10.429%)  route 1.800ns (89.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.800     2.009    VGA_inst/AR[0]
    SLICE_X0Y2           FDCE                                         f  VGA_inst/pDisp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_4/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 0.210ns (10.429%)  route 1.800ns (89.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          1.800     2.009    VGA_inst/AR[0]
    SLICE_X0Y2           FDCE                                         f  VGA_inst/pDisp_reg[0]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.366ns (67.618%)  route 0.654ns (32.382%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_inst/pDisp_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.654     0.795    lopt
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.020 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.020    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.345ns (64.790%)  route 0.731ns (35.210%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]_lopt_replica_2/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_inst/pDisp_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.731     0.872    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.075 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.075    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.383ns (62.756%)  route 0.820ns (37.244%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_inst/pDisp_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    VGA_inst/rgb_OBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.648     1.006    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.203 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.203    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/pDisp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.406ns (61.356%)  route 0.885ns (38.644%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  VGA_inst/pDisp_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_inst/pDisp_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    VGA_inst/rgb_OBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  VGA_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.713     1.071    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.291 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.291    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.416ns  (logic 4.356ns (26.535%)  route 12.060ns (73.465%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     5.090    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.478     5.568 r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=49, routed)          3.499     9.067    VGA_inst/vga_sync_unit/vPos[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.329     9.396 f  VGA_inst/vga_sync_unit/pDisp2_carry_i_19/O
                         net (fo=5, routed)           0.971    10.367    VGA_inst/vga_sync_unit/pDisp2_carry_i_19_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.326    10.693 r  VGA_inst/vga_sync_unit/pDisp2_carry_i_7/O
                         net (fo=32, routed)          1.855    12.548    VGA_inst/vga_sync_unit/pDisp2_carry_i_7_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    12.672 r  VGA_inst/vga_sync_unit/i__carry_i_15__1/O
                         net (fo=1, routed)           0.000    12.672    VGA_inst/vga_sync_unit/i__carry_i_15__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.073 r  VGA_inst/vga_sync_unit/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.073    VGA_inst/vga_sync_unit/i__carry_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  VGA_inst/vga_sync_unit/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    VGA_inst/vga_sync_unit/i__carry_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  VGA_inst/vga_sync_unit/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.301    VGA_inst/vga_sync_unit/i__carry__0_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.415 r  VGA_inst/vga_sync_unit/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.415    VGA_inst/vga_sync_unit/i__carry__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  VGA_inst/vga_sync_unit/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.529    VGA_inst/vga_sync_unit/i__carry__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.643 r  VGA_inst/vga_sync_unit/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.643    VGA_inst/vga_sync_unit/i__carry__1_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.977 r  VGA_inst/vga_sync_unit/i__carry__1_i_4/O[1]
                         net (fo=3, routed)           0.967    14.944    VGA_inst/vga_sync_unit/i__carry__1_i_4_n_6
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.303    15.247 r  VGA_inst/vga_sync_unit/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.247    VGA_inst/vga_sync_unit_n_58
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.817 r  VGA_inst/pDisp2_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.946    16.763    VGA_inst/vga_sync_unit/pDisp[1]_i_21_0[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.313    17.076 f  VGA_inst/vga_sync_unit/pDisp[1]_i_51/O
                         net (fo=2, routed)           1.162    18.237    VGA_inst/vga_sync_unit/pDisp[1]_i_51_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.152    18.389 f  VGA_inst/vga_sync_unit/pDisp[0]_i_15/O
                         net (fo=1, routed)           0.665    19.055    VGA_inst/vga_sync_unit/pDisp[0]_i_15_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.332    19.387 r  VGA_inst/vga_sync_unit/pDisp[0]_i_5/O
                         net (fo=1, routed)           0.864    20.250    VGA_inst/vga_sync_unit/pDisp[0]_i_5_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.124    20.374 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           1.132    21.507    VGA_inst/vga_sync_unit_n_39
    SLICE_X3Y3           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.178ns  (logic 4.356ns (26.925%)  route 11.822ns (73.075%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     5.090    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.478     5.568 r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=49, routed)          3.499     9.067    VGA_inst/vga_sync_unit/vPos[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.329     9.396 f  VGA_inst/vga_sync_unit/pDisp2_carry_i_19/O
                         net (fo=5, routed)           0.971    10.367    VGA_inst/vga_sync_unit/pDisp2_carry_i_19_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.326    10.693 r  VGA_inst/vga_sync_unit/pDisp2_carry_i_7/O
                         net (fo=32, routed)          1.855    12.548    VGA_inst/vga_sync_unit/pDisp2_carry_i_7_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    12.672 r  VGA_inst/vga_sync_unit/i__carry_i_15__1/O
                         net (fo=1, routed)           0.000    12.672    VGA_inst/vga_sync_unit/i__carry_i_15__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.073 r  VGA_inst/vga_sync_unit/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.073    VGA_inst/vga_sync_unit/i__carry_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  VGA_inst/vga_sync_unit/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    VGA_inst/vga_sync_unit/i__carry_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  VGA_inst/vga_sync_unit/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.301    VGA_inst/vga_sync_unit/i__carry__0_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.415 r  VGA_inst/vga_sync_unit/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.415    VGA_inst/vga_sync_unit/i__carry__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  VGA_inst/vga_sync_unit/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.529    VGA_inst/vga_sync_unit/i__carry__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.643 r  VGA_inst/vga_sync_unit/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.643    VGA_inst/vga_sync_unit/i__carry__1_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.977 r  VGA_inst/vga_sync_unit/i__carry__1_i_4/O[1]
                         net (fo=3, routed)           0.967    14.944    VGA_inst/vga_sync_unit/i__carry__1_i_4_n_6
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.303    15.247 r  VGA_inst/vga_sync_unit/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.247    VGA_inst/vga_sync_unit_n_58
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.817 r  VGA_inst/pDisp2_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.946    16.763    VGA_inst/vga_sync_unit/pDisp[1]_i_21_0[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.313    17.076 f  VGA_inst/vga_sync_unit/pDisp[1]_i_51/O
                         net (fo=2, routed)           1.162    18.237    VGA_inst/vga_sync_unit/pDisp[1]_i_51_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.152    18.389 f  VGA_inst/vga_sync_unit/pDisp[0]_i_15/O
                         net (fo=1, routed)           0.665    19.055    VGA_inst/vga_sync_unit/pDisp[0]_i_15_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.332    19.387 r  VGA_inst/vga_sync_unit/pDisp[0]_i_5/O
                         net (fo=1, routed)           0.864    20.250    VGA_inst/vga_sync_unit/pDisp[0]_i_5_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.124    20.374 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.894    21.269    VGA_inst/vga_sync_unit_n_39
    SLICE_X3Y3           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.010ns  (logic 4.356ns (27.208%)  route 11.654ns (72.792%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     5.090    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.478     5.568 r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=49, routed)          3.499     9.067    VGA_inst/vga_sync_unit/vPos[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.329     9.396 f  VGA_inst/vga_sync_unit/pDisp2_carry_i_19/O
                         net (fo=5, routed)           0.971    10.367    VGA_inst/vga_sync_unit/pDisp2_carry_i_19_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.326    10.693 r  VGA_inst/vga_sync_unit/pDisp2_carry_i_7/O
                         net (fo=32, routed)          1.855    12.548    VGA_inst/vga_sync_unit/pDisp2_carry_i_7_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    12.672 r  VGA_inst/vga_sync_unit/i__carry_i_15__1/O
                         net (fo=1, routed)           0.000    12.672    VGA_inst/vga_sync_unit/i__carry_i_15__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.073 r  VGA_inst/vga_sync_unit/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.073    VGA_inst/vga_sync_unit/i__carry_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  VGA_inst/vga_sync_unit/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    VGA_inst/vga_sync_unit/i__carry_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  VGA_inst/vga_sync_unit/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.301    VGA_inst/vga_sync_unit/i__carry__0_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.415 r  VGA_inst/vga_sync_unit/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.415    VGA_inst/vga_sync_unit/i__carry__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  VGA_inst/vga_sync_unit/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.529    VGA_inst/vga_sync_unit/i__carry__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.643 r  VGA_inst/vga_sync_unit/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.643    VGA_inst/vga_sync_unit/i__carry__1_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.977 r  VGA_inst/vga_sync_unit/i__carry__1_i_4/O[1]
                         net (fo=3, routed)           0.967    14.944    VGA_inst/vga_sync_unit/i__carry__1_i_4_n_6
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.303    15.247 r  VGA_inst/vga_sync_unit/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.247    VGA_inst/vga_sync_unit_n_58
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.817 r  VGA_inst/pDisp2_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.946    16.763    VGA_inst/vga_sync_unit/pDisp[1]_i_21_0[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.313    17.076 f  VGA_inst/vga_sync_unit/pDisp[1]_i_51/O
                         net (fo=2, routed)           1.162    18.237    VGA_inst/vga_sync_unit/pDisp[1]_i_51_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.152    18.389 f  VGA_inst/vga_sync_unit/pDisp[0]_i_15/O
                         net (fo=1, routed)           0.665    19.055    VGA_inst/vga_sync_unit/pDisp[0]_i_15_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.332    19.387 r  VGA_inst/vga_sync_unit/pDisp[0]_i_5/O
                         net (fo=1, routed)           0.864    20.250    VGA_inst/vga_sync_unit/pDisp[0]_i_5_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.124    20.374 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.726    21.101    VGA_inst/vga_sync_unit_n_39
    SLICE_X3Y3           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.779ns  (logic 4.356ns (27.606%)  route 11.423ns (72.394%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     5.090    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.478     5.568 r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=49, routed)          3.499     9.067    VGA_inst/vga_sync_unit/vPos[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.329     9.396 f  VGA_inst/vga_sync_unit/pDisp2_carry_i_19/O
                         net (fo=5, routed)           0.971    10.367    VGA_inst/vga_sync_unit/pDisp2_carry_i_19_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.326    10.693 r  VGA_inst/vga_sync_unit/pDisp2_carry_i_7/O
                         net (fo=32, routed)          1.855    12.548    VGA_inst/vga_sync_unit/pDisp2_carry_i_7_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    12.672 r  VGA_inst/vga_sync_unit/i__carry_i_15__1/O
                         net (fo=1, routed)           0.000    12.672    VGA_inst/vga_sync_unit/i__carry_i_15__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.073 r  VGA_inst/vga_sync_unit/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.073    VGA_inst/vga_sync_unit/i__carry_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  VGA_inst/vga_sync_unit/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    VGA_inst/vga_sync_unit/i__carry_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  VGA_inst/vga_sync_unit/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.301    VGA_inst/vga_sync_unit/i__carry__0_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.415 r  VGA_inst/vga_sync_unit/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.415    VGA_inst/vga_sync_unit/i__carry__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  VGA_inst/vga_sync_unit/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.529    VGA_inst/vga_sync_unit/i__carry__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.643 r  VGA_inst/vga_sync_unit/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.643    VGA_inst/vga_sync_unit/i__carry__1_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.977 r  VGA_inst/vga_sync_unit/i__carry__1_i_4/O[1]
                         net (fo=3, routed)           0.967    14.944    VGA_inst/vga_sync_unit/i__carry__1_i_4_n_6
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.303    15.247 r  VGA_inst/vga_sync_unit/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.247    VGA_inst/vga_sync_unit_n_58
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.817 r  VGA_inst/pDisp2_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.946    16.763    VGA_inst/vga_sync_unit/pDisp[1]_i_21_0[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.313    17.076 f  VGA_inst/vga_sync_unit/pDisp[1]_i_51/O
                         net (fo=2, routed)           1.162    18.237    VGA_inst/vga_sync_unit/pDisp[1]_i_51_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.152    18.389 f  VGA_inst/vga_sync_unit/pDisp[0]_i_15/O
                         net (fo=1, routed)           0.665    19.055    VGA_inst/vga_sync_unit/pDisp[0]_i_15_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.332    19.387 r  VGA_inst/vga_sync_unit/pDisp[0]_i_5/O
                         net (fo=1, routed)           0.864    20.250    VGA_inst/vga_sync_unit/pDisp[0]_i_5_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.124    20.374 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.495    20.870    VGA_inst/vga_sync_unit_n_39
    SLICE_X0Y2           FDCE                                         r  VGA_inst/pDisp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.774ns  (logic 4.356ns (27.616%)  route 11.418ns (72.384%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     5.090    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.478     5.568 r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=49, routed)          3.499     9.067    VGA_inst/vga_sync_unit/vPos[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.329     9.396 f  VGA_inst/vga_sync_unit/pDisp2_carry_i_19/O
                         net (fo=5, routed)           0.971    10.367    VGA_inst/vga_sync_unit/pDisp2_carry_i_19_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.326    10.693 r  VGA_inst/vga_sync_unit/pDisp2_carry_i_7/O
                         net (fo=32, routed)          1.855    12.548    VGA_inst/vga_sync_unit/pDisp2_carry_i_7_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    12.672 r  VGA_inst/vga_sync_unit/i__carry_i_15__1/O
                         net (fo=1, routed)           0.000    12.672    VGA_inst/vga_sync_unit/i__carry_i_15__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.073 r  VGA_inst/vga_sync_unit/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.073    VGA_inst/vga_sync_unit/i__carry_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  VGA_inst/vga_sync_unit/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    VGA_inst/vga_sync_unit/i__carry_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  VGA_inst/vga_sync_unit/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.301    VGA_inst/vga_sync_unit/i__carry__0_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.415 r  VGA_inst/vga_sync_unit/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.415    VGA_inst/vga_sync_unit/i__carry__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  VGA_inst/vga_sync_unit/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.529    VGA_inst/vga_sync_unit/i__carry__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.643 r  VGA_inst/vga_sync_unit/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.643    VGA_inst/vga_sync_unit/i__carry__1_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.977 r  VGA_inst/vga_sync_unit/i__carry__1_i_4/O[1]
                         net (fo=3, routed)           0.967    14.944    VGA_inst/vga_sync_unit/i__carry__1_i_4_n_6
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.303    15.247 r  VGA_inst/vga_sync_unit/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.247    VGA_inst/vga_sync_unit_n_58
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.817 r  VGA_inst/pDisp2_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.946    16.763    VGA_inst/vga_sync_unit/pDisp[1]_i_21_0[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.313    17.076 f  VGA_inst/vga_sync_unit/pDisp[1]_i_51/O
                         net (fo=2, routed)           1.162    18.237    VGA_inst/vga_sync_unit/pDisp[1]_i_51_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.152    18.389 f  VGA_inst/vga_sync_unit/pDisp[0]_i_15/O
                         net (fo=1, routed)           0.665    19.055    VGA_inst/vga_sync_unit/pDisp[0]_i_15_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.332    19.387 r  VGA_inst/vga_sync_unit/pDisp[0]_i_5/O
                         net (fo=1, routed)           0.864    20.250    VGA_inst/vga_sync_unit/pDisp[0]_i_5_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.124    20.374 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.490    20.864    VGA_inst/vga_sync_unit_n_39
    SLICE_X0Y2           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.195ns  (logic 4.316ns (28.404%)  route 10.879ns (71.596%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.569     5.090    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y3          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.478     5.568 r  VGA_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=49, routed)          3.499     9.067    VGA_inst/vga_sync_unit/vPos[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.329     9.396 f  VGA_inst/vga_sync_unit/pDisp2_carry_i_19/O
                         net (fo=5, routed)           0.971    10.367    VGA_inst/vga_sync_unit/pDisp2_carry_i_19_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.326    10.693 r  VGA_inst/vga_sync_unit/pDisp2_carry_i_7/O
                         net (fo=32, routed)          1.855    12.548    VGA_inst/vga_sync_unit/pDisp2_carry_i_7_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    12.672 r  VGA_inst/vga_sync_unit/i__carry_i_15__1/O
                         net (fo=1, routed)           0.000    12.672    VGA_inst/vga_sync_unit/i__carry_i_15__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.073 r  VGA_inst/vga_sync_unit/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.073    VGA_inst/vga_sync_unit/i__carry_i_6_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  VGA_inst/vga_sync_unit/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    VGA_inst/vga_sync_unit/i__carry_i_5_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  VGA_inst/vga_sync_unit/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.301    VGA_inst/vga_sync_unit/i__carry__0_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.415 r  VGA_inst/vga_sync_unit/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.415    VGA_inst/vga_sync_unit/i__carry__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.529 r  VGA_inst/vga_sync_unit/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.529    VGA_inst/vga_sync_unit/i__carry__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.643 r  VGA_inst/vga_sync_unit/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.643    VGA_inst/vga_sync_unit/i__carry__1_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.977 r  VGA_inst/vga_sync_unit/i__carry__1_i_4/O[1]
                         net (fo=3, routed)           1.266    15.243    VGA_inst/vga_sync_unit/i__carry__1_i_4_n_6
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.303    15.546 r  VGA_inst/vga_sync_unit/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    15.546    VGA_inst/vga_sync_unit_n_91
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.116 r  VGA_inst/pDisp2_inferred__4/i__carry__1/CO[2]
                         net (fo=1, routed)           0.991    17.107    VGA_inst/vga_sync_unit/CO[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.313    17.420 r  VGA_inst/vga_sync_unit/pDisp[1]_i_48/O
                         net (fo=1, routed)           0.780    18.200    VGA_inst/vga_sync_unit/pDisp[1]_i_48_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I0_O)        0.118    18.318 r  VGA_inst/vga_sync_unit/pDisp[1]_i_20/O
                         net (fo=2, routed)           0.852    19.170    VGA_inst/vga_sync_unit/pDisp[1]_i_20_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I3_O)        0.326    19.496 r  VGA_inst/vga_sync_unit/pDisp[1]_i_4/O
                         net (fo=1, routed)           0.665    20.161    VGA_inst/vga_sync_unit/pDisp[1]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.124    20.285 r  VGA_inst/vga_sync_unit/pDisp[1]_i_1/O
                         net (fo=1, routed)           0.000    20.285    VGA_inst/vga_sync_unit_n_38
    SLICE_X3Y0           FDCE                                         r  VGA_inst/pDisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.029ns (54.154%)  route 3.411ns (45.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    turnDisplay/CLK
    SLICE_X12Y21         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  turnDisplay/seg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.411     9.005    lopt_4
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.516 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.516    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.053ns (55.250%)  route 3.283ns (44.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    turnDisplay/CLK
    SLICE_X12Y20         FDRE                                         r  turnDisplay/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  turnDisplay/seg_reg[2]/Q
                         net (fo=1, routed)           3.283     8.878    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.413 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.413    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.054ns (56.417%)  route 3.131ns (43.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    turnDisplay/CLK
    SLICE_X12Y21         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  turnDisplay/seg_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           3.131     8.726    lopt_5
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.261 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.261    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 4.038ns (56.287%)  route 3.136ns (43.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.560     5.081    turnDisplay/CLK
    SLICE_X12Y17         FDRE                                         r  turnDisplay/seg_reg[6]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  turnDisplay/seg_reg[6]_lopt_replica_3/Q
                         net (fo=1, routed)           3.136     8.735    lopt_6
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.255 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.255    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_inst/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.231ns (36.847%)  route 0.396ns (63.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    state_inst/CLK
    SLICE_X0Y1           FDRE                                         r  state_inst/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  state_inst/PS_reg/Q
                         net (fo=10, routed)          0.175     1.795    VGA_inst/vga_sync_unit/winState_OBUF
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  VGA_inst/vga_sync_unit/pDisp[1]_i_4/O
                         net (fo=1, routed)           0.221     2.061    VGA_inst/vga_sync_unit/pDisp[1]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.045     2.106 r  VGA_inst/vga_sync_unit/pDisp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.106    VGA_inst/vga_sync_unit_n_38
    SLICE_X3Y0           FDCE                                         r  VGA_inst/pDisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.271ns  (logic 0.299ns (23.523%)  route 0.972ns (76.477%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y2          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=94, routed)          0.144     1.759    VGA_inst/vga_sync_unit/vPos[5]
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  VGA_inst/vga_sync_unit/pDisp[1]_i_25/O
                         net (fo=6, routed)           0.457     2.261    VGA_inst/vga_sync_unit/pDisp[1]_i_25_n_0
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.306 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.188     2.494    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.539 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.183     2.721    VGA_inst/vga_sync_unit_n_39
    SLICE_X0Y2           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.277ns  (logic 0.299ns (23.415%)  route 0.978ns (76.585%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y2          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=94, routed)          0.144     1.759    VGA_inst/vga_sync_unit/vPos[5]
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  VGA_inst/vga_sync_unit/pDisp[1]_i_25/O
                         net (fo=6, routed)           0.457     2.261    VGA_inst/vga_sync_unit/pDisp[1]_i_25_n_0
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.306 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.188     2.494    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.539 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.188     2.727    VGA_inst/vga_sync_unit_n_39
    SLICE_X0Y2           FDCE                                         r  VGA_inst/pDisp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.359ns  (logic 0.299ns (22.005%)  route 1.060ns (77.995%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y2          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=94, routed)          0.144     1.759    VGA_inst/vga_sync_unit/vPos[5]
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  VGA_inst/vga_sync_unit/pDisp[1]_i_25/O
                         net (fo=6, routed)           0.457     2.261    VGA_inst/vga_sync_unit/pDisp[1]_i_25_n_0
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.306 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.188     2.494    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.539 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.270     2.809    VGA_inst/vga_sync_unit_n_39
    SLICE_X3Y3           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.411ns  (logic 0.299ns (21.194%)  route 1.112ns (78.806%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y2          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=94, routed)          0.144     1.759    VGA_inst/vga_sync_unit/vPos[5]
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  VGA_inst/vga_sync_unit/pDisp[1]_i_25/O
                         net (fo=6, routed)           0.457     2.261    VGA_inst/vga_sync_unit/pDisp[1]_i_25_n_0
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.306 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.188     2.494    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.539 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.322     2.861    VGA_inst/vga_sync_unit_n_39
    SLICE_X3Y3           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.499ns  (logic 0.299ns (19.950%)  route 1.200ns (80.050%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    VGA_inst/vga_sync_unit/CLK
    SLICE_X14Y2          FDCE                                         r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  VGA_inst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=94, routed)          0.144     1.759    VGA_inst/vga_sync_unit/vPos[5]
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  VGA_inst/vga_sync_unit/pDisp[1]_i_25/O
                         net (fo=6, routed)           0.457     2.261    VGA_inst/vga_sync_unit/pDisp[1]_i_25_n_0
    SLICE_X6Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.306 r  VGA_inst/vga_sync_unit/pDisp[0]_i_2/O
                         net (fo=1, routed)           0.188     2.494    VGA_inst/vga_sync_unit/pDisp[0]_i_2_n_0
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     2.539 r  VGA_inst/vga_sync_unit/pDisp[0]_i_1/O
                         net (fo=5, routed)           0.410     2.949    VGA_inst/vga_sync_unit_n_39
    SLICE_X3Y3           FDCE                                         r  VGA_inst/pDisp_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_inst/PS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            winState
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.347ns (72.415%)  route 0.513ns (27.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.479    state_inst/CLK
    SLICE_X0Y1           FDRE                                         r  state_inst/PS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  state_inst/PS_reg/Q
                         net (fo=10, routed)          0.513     2.133    winState_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.339 r  winState_OBUF_inst/O
                         net (fo=0)                   0.000     3.339    winState
    U16                                                               r  winState (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/hsync_reg_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.362ns (68.273%)  route 0.633ns (31.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.476    VGA_inst/vga_sync_unit/CLK
    SLICE_X2Y10          FDPE                                         r  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/Q
                         net (fo=1, routed)           0.633     2.273    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.471 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.471    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_inst/vga_sync_unit/vsync_reg_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.345ns (59.077%)  route 0.932ns (40.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.449    VGA_inst/vga_sync_unit/CLK
    SLICE_X13Y6          FDPE                                         r  VGA_inst/vga_sync_unit/vsync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.590 r  VGA_inst/vga_sync_unit/vsync_reg_reg_inv/Q
                         net (fo=1, routed)           0.932     2.522    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.727 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.727    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 turnDisplay/seg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.396ns (57.955%)  route 1.013ns (42.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    turnDisplay/CLK
    SLICE_X12Y12         FDRE                                         r  turnDisplay/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  turnDisplay/seg_reg[6]/Q
                         net (fo=1, routed)           1.013     2.623    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.855 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.855    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell4/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.707ns  (logic 1.976ns (22.700%)  route 6.730ns (77.300%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           1.055     7.858    cell5/FSM_sequential_PS_reg[1]_2
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.124     7.982 r  cell5/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=2, routed)           0.575     8.557    cell4/FSM_sequential_PS_reg[0]_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I2_O)        0.150     8.707 r  cell4/FSM_sequential_PS[1]_i_1__3/O
                         net (fo=1, routed)           0.000     8.707    cell4/NS[1]
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell4/CLK
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell4/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.681ns  (logic 1.950ns (22.469%)  route 6.730ns (77.531%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           1.055     7.858    cell5/FSM_sequential_PS_reg[1]_2
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.124     7.982 r  cell5/FSM_sequential_PS[1]_i_2__1/O
                         net (fo=2, routed)           0.575     8.557    cell4/FSM_sequential_PS_reg[0]_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I2_O)        0.124     8.681 r  cell4/FSM_sequential_PS[0]_i_1__3/O
                         net (fo=1, routed)           0.000     8.681    cell4/NS[0]
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell4/CLK
    SLICE_X1Y4           FDRE                                         r  cell4/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell3/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.267ns  (logic 1.950ns (23.593%)  route 6.317ns (76.407%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.710     7.513    cell4/FSM_sequential_PS_reg[1]_6
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     7.637 r  cell4/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=6, routed)           0.506     8.143    cell3/FSM_sequential_PS_reg[1]_3
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.124     8.267 r  cell3/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     8.267    cell3/NS[0]
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell3/CLK
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell3/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.263ns  (logic 1.946ns (23.556%)  route 6.317ns (76.444%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.710     7.513    cell4/FSM_sequential_PS_reg[1]_6
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     7.637 r  cell4/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=6, routed)           0.506     8.143    cell3/FSM_sequential_PS_reg[1]_3
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.120     8.263 r  cell3/FSM_sequential_PS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.263    cell3/NS[1]
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell3/CLK
    SLICE_X0Y4           FDRE                                         r  cell3/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell1/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.950ns (23.667%)  route 6.291ns (76.333%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.710     7.513    cell4/FSM_sequential_PS_reg[1]_6
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     7.637 r  cell4/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=6, routed)           0.480     8.117    cell1/FSM_sequential_PS_reg[0]_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.241 r  cell1/FSM_sequential_PS[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.241    cell1/NS[1]
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell1/CLK
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell2/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.236ns  (logic 1.950ns (23.683%)  route 6.286ns (76.317%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.710     7.513    cell4/FSM_sequential_PS_reg[1]_6
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     7.637 r  cell4/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=6, routed)           0.475     8.112    cell2/FSM_sequential_PS_reg[0]_1
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  cell2/FSM_sequential_PS[1]_i_1__7/O
                         net (fo=1, routed)           0.000     8.236    cell2/FSM_sequential_PS[1]_i_1__7_n_0
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell2/CLK
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell2/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.232ns  (logic 1.950ns (23.694%)  route 6.282ns (76.306%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.710     7.513    cell4/FSM_sequential_PS_reg[1]_6
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     7.637 r  cell4/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=6, routed)           0.471     8.108    cell2/FSM_sequential_PS_reg[0]_1
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  cell2/FSM_sequential_PS[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.232    cell2/NS[0]
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell2/CLK
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell1/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.196ns  (logic 1.950ns (23.798%)  route 6.246ns (76.202%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.710     7.513    cell4/FSM_sequential_PS_reg[1]_6
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     7.637 r  cell4/FSM_sequential_PS[1]_i_2__0/O
                         net (fo=6, routed)           0.435     8.072    cell1/FSM_sequential_PS_reg[0]_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.196 r  cell1/FSM_sequential_PS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.196    cell1/NS[0]
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell1/CLK
    SLICE_X3Y4           FDRE                                         r  cell1/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell5/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.745ns  (logic 1.826ns (23.583%)  route 5.918ns (76.417%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.818     7.621    cell5/FSM_sequential_PS_reg[1]_2
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.124     7.745 r  cell5/FSM_sequential_PS[0]_i_1__2/O
                         net (fo=1, routed)           0.000     7.745    cell5/NS[0]
    SLICE_X1Y3           FDRE                                         r  cell5/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell5/CLK
    SLICE_X1Y3           FDRE                                         r  cell5/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[8]
                            (input port)
  Destination:            cell5/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.739ns  (logic 1.820ns (23.524%)  route 5.918ns (76.476%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  In[8] (IN)
                         net (fo=0)                   0.000     0.000    In[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  In_IBUF[8]_inst/O
                         net (fo=4, routed)           4.304     5.759    cell7/In_IBUF[0]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.883 r  cell7/FSM_sequential_PS[1]_i_2__3/O
                         net (fo=3, routed)           0.796     6.679    cell6/FSM_sequential_PS_reg[0]_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.803 r  cell6/FSM_sequential_PS[1]_i_2__2/O
                         net (fo=4, routed)           0.818     7.621    cell5/FSM_sequential_PS_reg[1]_2
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.118     7.739 r  cell5/FSM_sequential_PS[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.739    cell5/NS[1]
    SLICE_X1Y3           FDRE                                         r  cell5/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519     4.860    cell5/CLK
    SLICE_X1Y3           FDRE                                         r  cell5/FSM_sequential_PS_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            VGA_inst/vga_sync_unit/hsync_reg_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.210ns (31.297%)  route 0.460ns (68.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=68, routed)          0.460     0.669    VGA_inst/vga_sync_unit/AR[0]
    SLICE_X2Y10          FDPE                                         f  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.864     1.991    VGA_inst/vga_sync_unit/CLK
    SLICE_X2Y10          FDPE                                         r  VGA_inst/vga_sync_unit/hsync_reg_reg_inv/C

Slack:                    inf
  Source:                 In[7]
                            (input port)
  Destination:            cell8/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.272ns (38.081%)  route 0.442ns (61.919%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  In[7] (IN)
                         net (fo=0)                   0.000     0.000    In[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  In_IBUF[7]_inst/O
                         net (fo=4, routed)           0.442     0.669    cell8/In_IBUF[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.714 r  cell8/FSM_sequential_PS[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.714    cell8/NS[0]
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     1.993    cell8/CLK
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[7]
                            (input port)
  Destination:            cell8/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.275ns (38.340%)  route 0.442ns (61.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  In[7] (IN)
                         net (fo=0)                   0.000     0.000    In[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  In_IBUF[7]_inst/O
                         net (fo=4, routed)           0.442     0.669    cell8/In_IBUF[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.048     0.717 r  cell8/FSM_sequential_PS[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.717    cell8/NS[1]
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     1.993    cell8/CLK
    SLICE_X0Y3           FDRE                                         r  cell8/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            cell9/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.260ns (35.301%)  route 0.476ns (64.699%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  In_IBUF[6]_inst/O
                         net (fo=5, routed)           0.476     0.694    cell9/In_IBUF[0]
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.042     0.736 r  cell9/FSM_sequential_PS[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.736    cell9/NS_0[1]
    SLICE_X1Y3           FDRE                                         r  cell9/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     1.993    cell9/CLK
    SLICE_X1Y3           FDRE                                         r  cell9/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[6]
                            (input port)
  Destination:            cell9/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.263ns (35.564%)  route 0.476ns (64.436%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  In[6] (IN)
                         net (fo=0)                   0.000     0.000    In[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  In_IBUF[6]_inst/O
                         net (fo=5, routed)           0.476     0.694    cell9/In_IBUF[0]
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.045     0.739 r  cell9/FSM_sequential_PS[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.739    cell9/NS_0[0]
    SLICE_X1Y3           FDRE                                         r  cell9/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     1.993    cell9/CLK
    SLICE_X1Y3           FDRE                                         r  cell9/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[2]
                            (input port)
  Destination:            myIn_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.232ns (30.239%)  route 0.535ns (69.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  In[2] (IN)
                         net (fo=0)                   0.000     0.000    In[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  In_IBUF[2]_inst/O
                         net (fo=2, routed)           0.535     0.767    In_IBUF[2]
    SLICE_X8Y11          FDCE                                         r  myIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  myIn_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 In[1]
                            (input port)
  Destination:            cell2/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.274ns (34.285%)  route 0.526ns (65.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  In[1] (IN)
                         net (fo=0)                   0.000     0.000    In[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  In_IBUF[1]_inst/O
                         net (fo=4, routed)           0.526     0.755    cell2/In_IBUF[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.800 r  cell2/FSM_sequential_PS[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.800    cell2/FSM_sequential_PS[1]_i_1__7_n_0
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     1.993    cell2/CLK
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 In[1]
                            (input port)
  Destination:            cell2/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.274ns (34.243%)  route 0.527ns (65.757%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  In[1] (IN)
                         net (fo=0)                   0.000     0.000    In[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  In_IBUF[1]_inst/O
                         net (fo=4, routed)           0.527     0.756    cell2/In_IBUF[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.045     0.801 r  cell2/FSM_sequential_PS[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.801    cell2/NS[0]
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     1.993    cell2/CLK
    SLICE_X0Y4           FDRE                                         r  cell2/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 In[1]
                            (input port)
  Destination:            myIn_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.229ns (28.006%)  route 0.590ns (71.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  In[1] (IN)
                         net (fo=0)                   0.000     0.000    In[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  In_IBUF[1]_inst/O
                         net (fo=4, routed)           0.590     0.819    In_IBUF[1]
    SLICE_X8Y12          FDCE                                         r  myIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     6.959    clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  myIn_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 In[0]
                            (input port)
  Destination:            myIn_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.221ns (26.140%)  route 0.624ns (73.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 6.961 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  In[0] (IN)
                         net (fo=0)                   0.000     0.000    In[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  In_IBUF[0]_inst/O
                         net (fo=5, routed)           0.624     0.845    In_IBUF[0]
    SLICE_X8Y11          FDCE                                         r  myIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     6.961    clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  myIn_reg[0]/C  (IS_INVERTED)





