/******************************************************************************
*	hcd/dwc/designware20.c
*	 by Alex Chadwick
*
*	A light weight implementation of the USB protocol stack fit for a simple
*	driver.
*
*	hcd/dwc/designware20.c contains code to control the DesignWareï¿½ Hi-Speed
*	USB 2.0 On-The-Go (HS OTG) Controller.
*
*	THIS SOFTWARE IS NOT AFFILIATED WITH NOR ENDORSED BY SYNOPSYS IP.
******************************************************************************/
#include <hcd/hcd.h>
#include <types.h>
#include <usbd/device.h>
#include <usbd/devicerequest.h>
#include <usbd/pipe.h>
#include <usbd/usbd.h>

#ifndef HCD_DESIGNWARE_BASE
#error Missing required definition HCD_DESIGNWARE_BASE. Should be of the form ((void*)0xhhhhhhhh). Should be defined after HCD_DESIGNWARE_20 in the platform.
#endif

volatile struct CoreGlobalRegs *CorePhysical, *Core = NULL;
volatile struct HostGlobalRegs *HostPhysical, *Host = NULL;
volatile struct PowerReg *PowerPhysical, *Power = NULL;
bool PhyInitialised = false;
u8* databuffer = NULL;

void DwcLoad() 
{
	LOG_DEBUG("CSUD: DesignWare Hi-Speed USB 2.0 On-The-Go (HS OTG) Controller driver version 0.1\n"); 
}

void WriteThroughReg(volatile const void* reg) {
	WriteThroughRegMask(reg, 0);
}
void WriteThroughRegMask(volatile const void* reg, u32 maskOr) {
	if ((u32)reg - (u32)Core < sizeof(struct CoreGlobalRegs)) {
		maskOr |= 0xffffffff;
		*(u32*)((u32)reg - (u32)Core + (u32)CorePhysical) = *((u32*)reg) & maskOr;
	} else if ((u32)reg - (u32)Host < sizeof(struct HostGlobalRegs)) {
		switch ((u32)reg - (u32)Host) {
		case 0x40: // Host->Port
			maskOr |= 0x1f140;
			break;
		default:
			maskOr |= 0xffffffff;
			break;
		}
		*(u32*)((u32)reg - (u32)Host + (u32)HostPhysical) = *((u32*)reg) & maskOr;
	} else if ((u32)reg == (u32)Power) {
		maskOr |= 0xffffffff;
		*(u32*)PowerPhysical = *(u32*)Power & maskOr;
	}
}
void ReadBackReg(volatile const void* reg) {
	if ((u32)reg - (u32)Core < sizeof(struct CoreGlobalRegs)) {
		switch ((u32)reg - (u32)Core) {
		case 0x44: // Core->Hardware
			*((u32*)reg + 0) = *((u32*)((u32)reg - (u32)Core + (u32)CorePhysical) + 0);
			*((u32*)reg + 1) = *((u32*)((u32)reg - (u32)Core + (u32)CorePhysical) + 1);
			*((u32*)reg + 2) = *((u32*)((u32)reg - (u32)Core + (u32)CorePhysical) + 2);
			*((u32*)reg + 3) = *((u32*)((u32)reg - (u32)Core + (u32)CorePhysical) + 3);
			break;
		default:
			*(u32*)reg = *(u32*)((u32)reg - (u32)Core + (u32)CorePhysical);
		}
	} else if ((u32)reg - (u32)Host < sizeof(struct HostGlobalRegs)) {
		*(u32*)reg = *(u32*)((u32)reg - (u32)Host + (u32)HostPhysical);
	} else if ((u32)reg == (u32)Power) {
		*(u32*)Power = *(u32*)PowerPhysical;
	}
}
void ClearReg(volatile const void* reg) {
	if ((u32)reg - (u32)Core < sizeof(struct CoreGlobalRegs)) {
		switch ((u32)reg - (u32)Core) {
		case 0x44: // Core->Hardware
			*((u32*)reg + 0) = 0;
			*((u32*)reg + 1) = 0;
			*((u32*)reg + 2) = 0;
			*((u32*)reg + 3) = 0;
			break;
		default:
			*(u32*)reg = 0;
		}
	} else if ((u32)reg - (u32)Host < sizeof(struct HostGlobalRegs)) {
		*(u32*)reg = 0;
	} else if ((u32)reg == (u32)Power) {
		*(u32*)Power = 0;
	}
}
void SetReg(volatile const void* reg) {
	u32 value;
	if ((u32)reg - (u32)Core < sizeof(struct CoreGlobalRegs)) {
		value = 0xffffffff;
		switch ((u32)reg - (u32)Core) {
		case 0x44: // Core->Hardware
			*((u32*)reg + 0) = value;
			*((u32*)reg + 1) = value;
			*((u32*)reg + 2) = value;
			*((u32*)reg + 3) = value;
			break;
		default:
			*(u32*)reg = value;
		}
	} else if ((u32)reg - (u32)Host < sizeof(struct HostGlobalRegs)) {
		if ((u32)reg - (u32)Host > 0x100 && (u32)reg - (u32)Host < 0x300) {
			switch (((u32)reg - (u32)Host) & 0x1f) {
			case 0x8:
				value = 0x3fff;
				break;
			default:
				value = 0xffffffff;
				break;
			}
		} else
			value = 0xffffffff;

		*(u32*)reg = value;
	} else if ((u32)reg == (u32)Power) {
		value = 0xffffffff;
		*(u32*)Power = value;
	}
}


/** 
	\brief Triggers the core soft reset.

	Raises the core soft reset signal high, and then waits for the core to 
	signal that it is ready again.
*/
Result HcdReset() {
	u32 count = 0;
	
	do {
		ReadBackReg(&Core->Reset);
		if (count++ >= 0x100000) {
			LOG("HCD: Device Hang!\n");
			return ErrorDevice;
		}
	} while (Core->Reset.AhbMasterIdle == false);

	Core->Reset.CoreSoft = true;
	WriteThroughReg(&Core->Reset);
	count = 0;
	
	do {
		ReadBackReg(&Core->Reset);
		if (count++ >= 0x100000) {
			LOG("HCD: Device Hang!\n");
			return ErrorDevice;
		}
	} while (Core->Reset.CoreSoft == true || Core->Reset.AhbMasterIdle == false);

	return OK;
}

/** 
	\brief Triggers the fifo flush for a given fifo.

	Raises the core fifo flush signal high, and then waits for the core to 
	signal that it is ready again.
*/
Result HcdTransmitFifoFlush(enum CoreFifoFlush fifo) {
	u32 count = 0;
	
	if (fifo == FlushAll)
		LOG_DEBUG("HCD: TXFlush(All)\n");
	else if (fifo == FlushNonPeriodic)
		LOG_DEBUG("HCD: TXFlush(NP)\n");
	else
		LOG_DEBUGF("HCD: TXFlush(P%u)\n", fifo);

	ClearReg(&Core->Reset);
	Core->Reset.TransmitFifoFlushNumber = fifo;
	Core->Reset.TransmitFifoFlush = true;
	WriteThroughReg(&Core->Reset);
	count = 0;
	
	do {
		ReadBackReg(&Core->Reset);
		if (count++ >= 0x100000) {
			LOG("HCD: Device Hang!\n");
			return ErrorDevice;
		}
	} while (Core->Reset.TransmitFifoFlush == true);

	return OK;
}

/** 
	\brief Triggers the receive fifo flush for a given fifo.

	Raises the core receive fifo flush signal high, and then waits for the core to 
	signal that it is ready again.
*/
Result HcdReceiveFifoFlush() {
	u32 count = 0;
	
	LOG_DEBUG("HCD: RXFlush(All)\n");
	
	ClearReg(&Core->Reset);
	Core->Reset.ReceiveFifoFlush = true;
	WriteThroughReg(&Core->Reset);
	count = 0;
	
	do {
		ReadBackReg(&Core->Reset);
		if (count++ >= 0x100000) {
			LOG("HCD: Device Hang!\n");
			return ErrorDevice;
		}
	} while (Core->Reset.ReceiveFifoFlush == true);

	return OK;
}

/**
	\brief Prepares a channel to communicated with a device.

	Prepares a channel to communicated with the device specified in pipe.
*/
Result HcdPrepareChannel(struct UsbDevice *device, u8 channel,
	u32 length, enum PacketId type, struct UsbPipeAddress *pipe) {
	if (channel > Core->Hardware.HostChannelCount) {
		LOGF("HCD: Channel %d is not available on this host.\n", channel);
		return ErrorArgument;
	}

	// Clear all existing interrupts.
	SetReg(&Host->Channel[channel].Interrupt);
	WriteThroughReg(&Host->Channel[channel].Interrupt);

	// Program the channel.
	ClearReg(&Host->Channel[channel].Characteristic);
	Host->Channel[channel].Characteristic.DeviceAddress = pipe->Device;
	Host->Channel[channel].Characteristic.EndPointNumber = pipe->EndPoint;
	Host->Channel[channel].Characteristic.EndPointDirection = pipe->Direction;
	Host->Channel[channel].Characteristic.LowSpeed = pipe->Speed == Low ? true : false;
	Host->Channel[channel].Characteristic.Type = pipe->Type;
	Host->Channel[channel].Characteristic.MaximumPacketSize = SizeToNumber(pipe->MaxSize);
	Host->Channel[channel].Characteristic.Enable = false;
	Host->Channel[channel].Characteristic.Disable = false;
	WriteThroughReg(&Host->Channel[channel].Characteristic);

	// Clear split control.
	ClearReg(&Host->Channel[channel].SplitControl);
	if ((pipe->Speed != High) && (device->Parent != NULL) && (device->Parent->Speed == High) && (device->Parent->Parent != NULL)) {
		Host->Channel[channel].SplitControl.SplitEnable = true;
		Host->Channel[channel].SplitControl.HubAddress = device->Parent->Number;
		Host->Channel[channel].SplitControl.PortAddress = device->PortNumber;			
	}
	WriteThroughReg(&Host->Channel[channel].SplitControl);

	ClearReg(&Host->Channel[channel].TransferSize);
	Host->Channel[channel].TransferSize.TransferSize = length;
	if (pipe->Speed == Low)
		Host->Channel[channel].TransferSize.PacketCount = (length + 7) / 8;
	else
		Host->Channel[channel].TransferSize.PacketCount = (length + Host->Channel[channel].Characteristic.MaximumPacketSize -  1) / Host->Channel[channel].Characteristic.MaximumPacketSize;
	if (Host->Channel[channel].TransferSize.PacketCount == 0)
		Host->Channel[channel].TransferSize.PacketCount = 1;
	Host->Channel[channel].TransferSize.PacketId = type;
	WriteThroughReg(&Host->Channel[channel].TransferSize);
	
	return OK;
}

void HcdTransmitChannel(u8 channel, void* buffer) {	
	ReadBackReg(&Host->Channel[channel].SplitControl);
	Host->Channel[channel].SplitControl.CompleteSplit = false;
	WriteThroughReg(&Host->Channel[channel].SplitControl);

	if (((u32)buffer & 3) != 0)
		LOG_DEBUGF("HCD: Transfer buffer %#x is not DWORD aligned. Ignored, but dangerous.\n", buffer);
	Host->Channel[channel].DmaAddress = buffer;
	WriteThroughReg(&Host->Channel[channel].DmaAddress);

	ReadBackReg(&Host->Channel[channel].Characteristic);
	Host->Channel[channel].Characteristic.PacketsPerFrame = 1;
	Host->Channel[channel].Characteristic.Enable = true;
	Host->Channel[channel].Characteristic.Disable = false;
	WriteThroughReg(&Host->Channel[channel].Characteristic);	
}

Result HcdChannelInterruptToError(struct UsbDevice *device, struct ChannelInterrupts interrupts, bool isComplete) {
	Result result;

	result = OK;
	if (interrupts.AhbError) {
		device->Error = AhbError;
		LOG("HCD: AHB error in transfer.\n");
		return ErrorDevice;
	}
	if (interrupts.Stall) {
		device->Error =  Stall;
		LOG("HCD: Stall error in transfer.\n");
		return ErrorDevice;
	}
	if (interrupts.NegativeAcknowledgement) {
		device->Error =  NoAcknowledge;
		LOG("HCD: NAK error in transfer.\n");
		return ErrorDevice;
	}
	if (!interrupts.Acknowledgement) {
		LOG("HCD: Transfer was not acknowledged.\n");
		result = ErrorTimeout;
	}
	if (interrupts.NotYet) {
		device->Error =  NotYetError;
		LOG("HCD: Not yet error in transfer.\n");
		return ErrorDevice;
	}
	if (interrupts.BabbleError) {
		device->Error =  Babble;
		LOG("HCD: Babble error in transfer.\n");
		return ErrorDevice;
	}
	if (interrupts.FrameOverrun) {
		device->Error =  BufferError;
		LOG("HCD: Frame overrun in transfer.\n");
		return ErrorDevice;
	}
	if (interrupts.DataToggleError) {
		device->Error =  BitError;
		LOG("HCD: Data toggle error in transfer.\n");
		return ErrorDevice;
	}
	if (interrupts.TransactionError) {
		device->Error =  ConnectionError;
		LOG("HCD: Transaction error in transfer.\n");
		return ErrorDevice;
	}
	if (!interrupts.TransferComplete && isComplete) {
		LOG("HCD: Transfer did not complete.\n");
		result = ErrorTimeout;
	}
	return result;
}

Result HcdChannelSendWaitOne(struct UsbDevice *device, 
	struct UsbPipeAddress *pipe, u8 channel, void* buffer, u32 bufferLength, u32 bufferOffset,
	struct UsbDeviceRequest *request) {
	Result result;
	u32 timeout, tries, globalTries, actualTries;
	
	for (globalTries = 0, actualTries = 0; globalTries < 3 && actualTries < 10; globalTries++, actualTries++) {
		SetReg(&Host->Channel[channel].Interrupt);
		WriteThroughReg(&Host->Channel[channel].Interrupt);
		ReadBackReg(&Host->Channel[channel].TransferSize);
		ReadBackReg(&Host->Channel[channel].SplitControl);
						
		HcdTransmitChannel(channel, (u8*)buffer + bufferOffset);

		timeout = 0;
		do {
			if (timeout++ == RequestTimeout) {
				LOGF("HCD: Request to %s has timed out.\n", UsbGetDescription(device));
				device->Error = ConnectionError;
				return ErrorTimeout;
			}
			ReadBackReg(&Host->Channel[channel].Interrupt);
			if (!Host->Channel[channel].Interrupt.Halt) MicroDelay(10);
			else break;
		} while (true);
		ReadBackReg(&Host->Channel[channel].TransferSize);
		
		if (Host->Channel[channel].SplitControl.SplitEnable) {
			if (Host->Channel[channel].Interrupt.Acknowledgement) {
				for (tries = 0; tries < 3; tries++) {
					SetReg(&Host->Channel[channel].Interrupt);
					WriteThroughReg(&Host->Channel[channel].Interrupt);

					ReadBackReg(&Host->Channel[channel].SplitControl);
					Host->Channel[channel].SplitControl.CompleteSplit = true;
					WriteThroughReg(&Host->Channel[channel].SplitControl);
					
					Host->Channel[channel].Characteristic.Enable = true;
					Host->Channel[channel].Characteristic.Disable = false;
					WriteThroughReg(&Host->Channel[channel].Characteristic);

					timeout = 0;
					do {
						if (timeout++ == RequestTimeout) {
							LOGF("HCD: Request split completion to %s has timed out.\n", UsbGetDescription(device));
							device->Error = ConnectionError;
							return ErrorTimeout;
						}
						ReadBackReg(&Host->Channel[channel].Interrupt);
						if (!Host->Channel[channel].Interrupt.Halt) MicroDelay(100);
						else break;
					} while (true);
					if (!Host->Channel[channel].Interrupt.NotYet) break;
				}

				if (tries == 3) {
					MicroDelay(25000);
					continue;
				} else if (Host->Channel[channel].Interrupt.NegativeAcknowledgement) {
					globalTries--;
					MicroDelay(25000);
					continue;
				} else if (Host->Channel[channel].Interrupt.TransactionError) {
					MicroDelay(25000);
					continue;
				}
	
				if ((result = HcdChannelInterruptToError(device, Host->Channel[channel].Interrupt, false)) != OK) {
					LOG_DEBUGF("HCD: Control message to %#x: %02x%02x%02x%02x %02x%02x%02x%02x.\n", *(u32*)pipe, 
						((u8*)request)[0], ((u8*)request)[1], ((u8*)request)[2], ((u8*)request)[3],
						((u8*)request)[4], ((u8*)request)[5], ((u8*)request)[6], ((u8*)request)[7]);
					LOGF("HCD: Request split completion to %s failed.\n", UsbGetDescription(device));
					return result;
				}
			} else if (Host->Channel[channel].Interrupt.NegativeAcknowledgement) {
				globalTries--;
				MicroDelay(25000);
				continue;
			} else if (Host->Channel[channel].Interrupt.TransactionError) {
				MicroDelay(25000);
				continue;
			}				
		} else {				
			if ((result = HcdChannelInterruptToError(device, Host->Channel[channel].Interrupt, !Host->Channel[channel].SplitControl.SplitEnable)) != OK) {
				LOG_DEBUGF("HCD: Control message to %#x: %02x%02x%02x%02x %02x%02x%02x%02x.\n", *(u32*)pipe, 
					((u8*)request)[0], ((u8*)request)[1], ((u8*)request)[2], ((u8*)request)[3],
					((u8*)request)[4], ((u8*)request)[5], ((u8*)request)[6], ((u8*)request)[7]);
				LOGF("HCD: Request to %s failed.\n", UsbGetDescription(device));
				return ErrorRetry;
			}
		}

		break;
	}

	if (globalTries == 3 || actualTries == 10) {
		LOGF("HCD: Request to %s has failed 3 times.\n", UsbGetDescription(device));
		if ((result = HcdChannelInterruptToError(device, Host->Channel[channel].Interrupt, !Host->Channel[channel].SplitControl.SplitEnable)) != OK) {
			LOG_DEBUGF("HCD: Control message to %#x: %02x%02x%02x%02x %02x%02x%02x%02x.\n", *(u32*)pipe, 
				((u8*)request)[0], ((u8*)request)[1], ((u8*)request)[2], ((u8*)request)[3],
				((u8*)request)[4], ((u8*)request)[5], ((u8*)request)[6], ((u8*)request)[7]);
			LOGF("HCD: Request to %s failed.\n", UsbGetDescription(device));
			return result;
		}
		device->Error = ConnectionError;
		return ErrorTimeout;
	}

	return OK;
}

Result HcdChannelSendWait(struct UsbDevice *device, 
	struct UsbPipeAddress *pipe, u8 channel, void* buffer, u32 bufferLength, 
	struct UsbDeviceRequest *request, enum PacketId packetId) {
	Result result;
	u32 packets, transfer, tries;
	
	tries = 0;
retry:
	if (tries++ == 3) {
		LOGF("HCD: Failed to send to %s after 3 attempts.\n", UsbGetDescription(device));
		return ErrorTimeout;
	} 

	if ((result = HcdPrepareChannel(device, channel, bufferLength, packetId, pipe)) != OK) {		
		device->Error = ConnectionError;
		LOGF("HCD: Could not prepare data channel to %s.\n", UsbGetDescription(device));
		return result;
	}
		
	transfer = 0;
	do {
		packets = Host->Channel[channel].TransferSize.PacketCount;
		if ((result = HcdChannelSendWaitOne(device, pipe, channel, buffer, bufferLength, transfer, request)) != OK) {
			if (result == ErrorRetry) goto retry;
			return result;
		}
		
		ReadBackReg(&Host->Channel[channel].TransferSize);		
		transfer = bufferLength - Host->Channel[channel].TransferSize.TransferSize;
		if (packets == Host->Channel[channel].TransferSize.PacketCount) break;
	} while (Host->Channel[channel].TransferSize.PacketCount > 0);

	if (packets == Host->Channel[channel].TransferSize.PacketCount) {
		device->Error = ConnectionError;
		LOGF("HCD: Transfer to %s got stuck.\n", UsbGetDescription(device));
		return ErrorDevice;
	}

	if (tries > 1) {
		LOGF("HCD: Transfer to %s succeeded on attempt %d/3.\n", UsbGetDescription(device), tries);
	}

	return OK;
}

Result HcdSumbitControlMessage(struct UsbDevice *device, 
	struct UsbPipeAddress pipe, void* buffer, u32 bufferLength,
	struct UsbDeviceRequest *request) {
	Result result;
	struct UsbPipeAddress tempPipe;
	if (pipe.Device == RootHubDeviceNumber) {
		return HcdProcessRootHubMessage(device, pipe, buffer, bufferLength, request);
	}

	device->Error = Processing;
	device->LastTransfer = 0;
			
	// Setup
	tempPipe.Speed = pipe.Speed;
	tempPipe.Device = pipe.Device;
	tempPipe.EndPoint = pipe.EndPoint;
	tempPipe.MaxSize = pipe.MaxSize;
	tempPipe.Type = Control;
	tempPipe.Direction = Out;
	
	if ((result = HcdChannelSendWait(device, &tempPipe, 0, request, 8, request, Setup)) != OK) {		
		LOGF("HCD: Could not send SETUP to %s.\n", UsbGetDescription(device));
		return OK;
	}

	// Data
	if (buffer != NULL) {
		if (pipe.Direction == Out) {
			MemoryCopy(databuffer, buffer, bufferLength);
		}
		tempPipe.Speed = pipe.Speed;
		tempPipe.Device = pipe.Device;
		tempPipe.EndPoint = pipe.EndPoint;
		tempPipe.MaxSize = pipe.MaxSize;
		tempPipe.Type = Control;
		tempPipe.Direction = pipe.Direction;
		
		if ((result = HcdChannelSendWait(device, &tempPipe, 0, databuffer, bufferLength, request, Data1)) != OK) {		
			LOGF("HCD: Could not send DATA to %s.\n", UsbGetDescription(device));
			return OK;
		}
						
		ReadBackReg(&Host->Channel[0].TransferSize);
		if (pipe.Direction == In) {
			if (Host->Channel[0].TransferSize.TransferSize <= bufferLength)
				device->LastTransfer = bufferLength - Host->Channel[0].TransferSize.TransferSize;
			else{
				LOG_DEBUGF("HCD: Weird transfer.. %d/%d bytes received.\n", Host->Channel[0].TransferSize.TransferSize, bufferLength);
				LOG_DEBUGF("HCD: Message %02x%02x%02x%02x %02x%02x%02x%02x %02x%02x%02x%02x %02x%02x%02x%02x ...\n", 
					((u8*)databuffer)[0x0],((u8*)databuffer)[0x1],((u8*)databuffer)[0x2],((u8*)databuffer)[0x3],
					((u8*)databuffer)[0x4],((u8*)databuffer)[0x5],((u8*)databuffer)[0x6],((u8*)databuffer)[0x7],
					((u8*)databuffer)[0x8],((u8*)databuffer)[0x9],((u8*)databuffer)[0xa],((u8*)databuffer)[0xb],
					((u8*)databuffer)[0xc],((u8*)databuffer)[0xd],((u8*)databuffer)[0xe],((u8*)databuffer)[0xf]);
				device->LastTransfer = bufferLength;
			}
			MemoryCopy(buffer, databuffer, device->LastTransfer);
		}
		else {
			device->LastTransfer = bufferLength;
		}
	}

	// Status
	tempPipe.Speed = pipe.Speed;
	tempPipe.Device = pipe.Device;
	tempPipe.EndPoint = pipe.EndPoint;
	tempPipe.MaxSize = pipe.MaxSize;
	tempPipe.Type = Control;
	tempPipe.Direction = ((bufferLength == 0) || pipe.Direction == Out) ? In : Out;
	
	if ((result = HcdChannelSendWait(device, &tempPipe, 0, databuffer, 0, request, Data1)) != OK) {		
		LOGF("HCD: Could not send STATUS to %s.\n", UsbGetDescription(device));
		return OK;
	}

	ReadBackReg(&Host->Channel[0].TransferSize);
	if (Host->Channel[0].TransferSize.TransferSize != 0)
		LOG_DEBUGF("HCD: Warning non zero status transfer! %d.\n", Host->Channel[0].TransferSize.TransferSize);

	device->Error = NoError;

	return OK;
}
	
Result HcdInitialise() {	
	volatile Result result;

	if (sizeof(struct CoreGlobalRegs) != 0x400 || sizeof(struct HostGlobalRegs) != 0x400 || sizeof(struct PowerReg) != 0x4) {
		LOGF("HCD: Incorrectly compiled driver. HostGlobalRegs: %#x (0x400), CoreGlobalRegs: %#x (0x400), PowerReg: %#x (0x4).\n", 
			sizeof(struct HostGlobalRegs), sizeof(struct CoreGlobalRegs), sizeof(struct PowerReg));
		return ErrorCompiler; // Correct packing settings are required.
	}
	LOG_DEBUG("HCD: Reserving memory.\n");
	CorePhysical = MemoryReserve(sizeof(struct CoreGlobalRegs), HCD_DESIGNWARE_BASE);
	Core = MemoryAllocate(sizeof(struct CoreGlobalRegs));

	HostPhysical = MemoryReserve(sizeof(struct HostGlobalRegs), (void*)((u8*)HCD_DESIGNWARE_BASE + 0x400));
	Host = MemoryAllocate(sizeof(struct HostGlobalRegs));
	
	PowerPhysical = MemoryReserve(sizeof(struct PowerReg), (void*)((u8*)HCD_DESIGNWARE_BASE + 0xe00));
	Power = MemoryAllocate(sizeof(struct PowerReg));

#ifdef BROADCOM_2835
	ReadBackReg(&Core->VendorId);
	ReadBackReg(&Core->UserId);
	if ((Core->VendorId & 0xfffff000) != 0x4f542000) { // 'OT'2 
		LOGF("HCD: Hardware: %c%c%x.%x%x%x (BCM%.5x). Driver incompatible. Expected OT2.xxx (BCM2708x).\n",
			(Core->VendorId >> 24) & 0xff, (Core->VendorId >> 16) & 0xff,
			(Core->VendorId >> 12) & 0xf, (Core->VendorId >> 8) & 0xf,
			(Core->VendorId >> 4) & 0xf, (Core->VendorId >> 0) & 0xf, 
			(Core->UserId >> 12) & 0xFFFFF);
		result = ErrorIncompatible;
		goto deallocate;
	}
	else {
		LOGF("HCD: Hardware: %c%c%x.%x%x%x (BCM%.5x).\n",
			(Core->VendorId >> 24) & 0xff, (Core->VendorId >> 16) & 0xff,
			(Core->VendorId >> 12) & 0xf, (Core->VendorId >> 8) & 0xf,
			(Core->VendorId >> 4) & 0xf, (Core->VendorId >> 0) & 0xf, 
			(Core->UserId >> 12) & 0xFFFFF);
	}
#else
	if ((Core->VendorId & 0xfffff000) != 0x4f542000) { // 'OT'2 
		LOGF("HCD: Hardware: %c%c%x.%x%x%x. Driver incompatible. Expected OT2.xxx.\n",
			(Core->VendorId >> 24) & 0xff, (Core->VendorId >> 16) & 0xff,
			(Core->VendorId >> 12) & 0xf, (Core->VendorId >> 8) & 0xf,
			(Core->VendorId >> 4) & 0xf, (Core->VendorId >> 0) & 0xf);
		return ErrorIncompatible;
	}
	else {
		LOGF("HCD: Hardware: %c%c%x.%x%x%x.\n",
			(Core->VendorId >> 24) & 0xff, (Core->VendorId >> 16) & 0xff,
			(Core->VendorId >> 12) & 0xf, (Core->VendorId >> 8) & 0xf,
			(Core->VendorId >> 4) & 0xf, (Core->VendorId >> 0) & 0xf);
	}
#endif

	ReadBackReg(&Core->Hardware);
	if (Core->Hardware.Architecture != InternalDma) {
		LOG("HCD: Host architecture is not Internal DMA. Driver incompatible.\n");
		result = ErrorIncompatible;
		goto deallocate;
	}
	LOG_DEBUG("HCD: Internal DMA mode.\n");
	if (Core->Hardware.HighSpeedPhysical == NotSupported) {
		LOG("HCD: High speed physical unsupported. Driver incompatible.\n");
		result = ErrorIncompatible;
		goto deallocate;
	}
	LOG_DEBUGF("HCD: Hardware configuration: %08x %08x %08x %08x\n", *(u32*)&Core->Hardware, *((u32*)&Core->Hardware + 1), *((u32*)&Core->Hardware + 2), *((u32*)&Core->Hardware + 3));
	ReadBackReg(&Host->Config);
	LOG_DEBUGF("HCD: Host configuration: %08x\n", *(u32*)&Host->Config);
	
	LOG_DEBUG("HCD: Disabling interrupts.\n");
	ReadBackReg(&Core->Ahb);
	Core->Ahb.InterruptEnable = false;
	ClearReg(&Core->InterruptMask);
	WriteThroughReg(&Core->InterruptMask);
	WriteThroughReg(&Core->Ahb);
	
	LOG_DEBUG("HCD: Powering USB on.\n");
	if ((result = PowerOnUsb()) != OK) {
		LOG("HCD: Failed to power on USB Host Controller.\n");
		result = ErrorIncompatible;
		goto deallocate;
	}
	
	LOG_DEBUG("HCD: Load completed.\n");

	return OK;
deallocate:
	if (Core != NULL) MemoryDeallocate((void *)Core);
	if (Host != NULL) MemoryDeallocate((void *)Host);
	if (Power != NULL) MemoryDeallocate((void *)Power);
	return result;
}

Result HcdStart() {	
	Result result;
	u32 timeout;

	LOG_DEBUG("HCD: Start core.\n");
	if (Core == NULL) {
		LOG("HCD: HCD uninitialised. Cannot be started.\n");
		return ErrorDevice;
	}

	if ((databuffer = MemoryAllocate(1024)) == NULL)
		return ErrorMemory;

	ReadBackReg(&Core->Usb);
	Core->Usb.UlpiDriveExternalVbus = 0;
	Core->Usb.TsDlinePulseEnable = 0;
	WriteThroughReg(&Core->Usb);
	
	LOG_DEBUG("HCD: Master reset.\n");
	if ((result = HcdReset()) != OK) {
		goto deallocate;
	}
	
	if (!PhyInitialised) {
		LOG_DEBUG("HCD: One time phy initialisation.\n");
		PhyInitialised = true;

		Core->Usb.ModeSelect = UTMI;
		LOG_DEBUG("HCD: Interface: UTMI+.\n");
		Core->Usb.PhyInterface = false;

		WriteThroughReg(&Core->Usb);
		HcdReset();
	}

	ReadBackReg(&Core->Usb);
	if (Core->Hardware.HighSpeedPhysical == Ulpi
		&& Core->Hardware.FullSpeedPhysical == Dedicated) {
		LOG_DEBUG("HCD: ULPI FSLS configuration: enabled.\n");
		Core->Usb.UlpiFsls = true;
		Core->Usb.ulpi_clk_sus_m = true;
	} else {
		LOG_DEBUG("HCD: ULPI FSLS configuration: disabled.\n");
		Core->Usb.UlpiFsls = false;
		Core->Usb.ulpi_clk_sus_m = false;
	}
	WriteThroughReg(&Core->Usb);

	LOG_DEBUG("HCD: DMA configuration: enabled.\n");
	ReadBackReg(&Core->Ahb);
	Core->Ahb.DmaEnable = true;
	Core->Ahb.DmaRemainderMode = Incremental;
	WriteThroughReg(&Core->Ahb);
	
	ReadBackReg(&Core->Usb);
	switch (Core->Hardware.OperatingMode) {
	case HNP_SRP_CAPABLE:
		LOG_DEBUG("HCD: HNP/SRP configuration: HNP, SRP.\n");
		Core->Usb.HnpCapable = true;
		Core->Usb.SrpCapable = true;
		break;
	case SRP_ONLY_CAPABLE:
	case SRP_CAPABLE_DEVICE:
	case SRP_CAPABLE_HOST:
		LOG_DEBUG("HCD: HNP/SRP configuration: SRP.\n");
		Core->Usb.HnpCapable = false;
		Core->Usb.SrpCapable = true;
		break;
	case NO_HNP_SRP_CAPABLE:
	case NO_SRP_CAPABLE_DEVICE:
	case NO_SRP_CAPABLE_HOST:
		LOG_DEBUG("HCD: HNP/SRP configuration: none.\n");
		Core->Usb.HnpCapable = false;
		Core->Usb.SrpCapable = false;
		break;
	}
	WriteThroughReg(&Core->Usb);
	LOG_DEBUG("HCD: Core started.\n");
	LOG_DEBUG("HCD: Starting host.\n");

	ClearReg(Power);
	WriteThroughReg(Power);

	ReadBackReg(&Host->Config);
	if (Core->Hardware.HighSpeedPhysical == Ulpi
		&& Core->Hardware.FullSpeedPhysical == Dedicated
		&& Core->Usb.UlpiFsls) {
		LOG_DEBUG("HCD: Host clock: 48Mhz.\n");
		Host->Config.ClockRate = Clock48MHz;
	} else {
		LOG_DEBUG("HCD: Host clock: 30-60Mhz.\n");
		Host->Config.ClockRate = Clock30_60MHz;
	}
	WriteThroughReg(&Host->Config);

	ReadBackReg(&Host->Config);
	Host->Config.FslsOnly = true;
	WriteThroughReg(&Host->Config);
		
	ReadBackReg(&Host->Config);
	if (Host->Config.EnableDmaDescriptor == 
		Core->Hardware.DmaDescription &&
		(Core->VendorId & 0xfff) >= 0x90a) {
		LOG_DEBUG("HCD: DMA descriptor: enabled.\n");
	} else {
		LOG_DEBUG("HCD: DMA descriptor: disabled.\n");
	}
	WriteThroughReg(&Host->Config);
		
	LOG_DEBUGF("HCD: FIFO configuration: Total=%#x Rx=%#x NPTx=%#x PTx=%#x.\n", ReceiveFifoSize + NonPeriodicFifoSize + PeriodicFifoSize, ReceiveFifoSize, NonPeriodicFifoSize, PeriodicFifoSize);
	ReadBackReg(&Core->Receive.Size);
	Core->Receive.Size = ReceiveFifoSize;
	WriteThroughReg(&Core->Receive.Size);

	ReadBackReg(&Core->NonPeriodicFifo.Size);
	Core->NonPeriodicFifo.Size.Depth = NonPeriodicFifoSize;
	Core->NonPeriodicFifo.Size.StartAddress = ReceiveFifoSize;
	WriteThroughReg(&Core->NonPeriodicFifo.Size);

	ReadBackReg(&Core->PeriodicFifo.HostSize);
	Core->PeriodicFifo.HostSize.Depth = PeriodicFifoSize;
	Core->PeriodicFifo.HostSize.StartAddress = ReceiveFifoSize + NonPeriodicFifoSize;
	WriteThroughReg(&Core->PeriodicFifo.HostSize);

	LOG_DEBUG("HCD: Set HNP: enabled.\n");
	ReadBackReg(&Core->OtgControl);
	Core->OtgControl.HostSetHnpEnable = true;
	WriteThroughReg(&Core->OtgControl);

	if ((result = HcdTransmitFifoFlush(FlushAll)) != OK) 
		goto deallocate;
	if ((result = HcdReceiveFifoFlush()) != OK)
		goto deallocate;

	if (!Host->Config.EnableDmaDescriptor) {
		for (u32 channel = 0; channel < Core->Hardware.HostChannelCount; channel++) {
			ReadBackReg(&Host->Channel[channel].Characteristic);
			Host->Channel[channel].Characteristic.Enable = false;
			Host->Channel[channel].Characteristic.Disable = true;
			Host->Channel[channel].Characteristic.EndPointDirection = In;
			WriteThroughReg(&Host->Channel[channel].Characteristic);
			timeout = 0;
		}

		// Halt channels to put them into known state.
		for (u32 channel = 0; channel < Core->Hardware.HostChannelCount; channel++) {
			ReadBackReg(&Host->Channel[channel].Characteristic);
			Host->Channel[channel].Characteristic.Enable = true;
			Host->Channel[channel].Characteristic.Disable = true;
			Host->Channel[channel].Characteristic.EndPointDirection = In;
			WriteThroughReg(&Host->Channel[channel].Characteristic);
			timeout = 0;
			do {
				ReadBackReg(&Host->Channel[channel].Characteristic);

				if (timeout++ > 0x100000) {
					LOGF("HCD: Unable to clear halt on channel %u.\n", channel);
				}
			} while (Host->Channel[channel].Characteristic.Enable);
		}
	}

	ReadBackReg(&Host->Port);
	if (!Host->Port.Power) {
		LOG_DEBUG("HCD: Powering up port.\n");
		Host->Port.Power = true;
		WriteThroughRegMask(&Host->Port, 0x1000);
	}
	
	LOG_DEBUG("HCD: Reset port.\n");
	ReadBackReg(&Host->Port);
	Host->Port.Reset = true;
	WriteThroughRegMask(&Host->Port, 0x100);
	MicroDelay(50000);
	Host->Port.Reset = false;
	WriteThroughRegMask(&Host->Port, 0x100);
	ReadBackReg(&Host->Port);
	
	LOG_DEBUG("HCD: Successfully started.\n");
		
	return OK;
deallocate:
	MemoryDeallocate(databuffer);
	return result;
}

Result HcdStop() {
	if (databuffer != NULL) MemoryDeallocate(databuffer);
	return OK;
}

Result HcdDeinitialise() {
	if (Core != NULL) MemoryDeallocate((void *)Core);
	if (Host != NULL) MemoryDeallocate((void *)Host);
	if (Power != NULL) MemoryDeallocate((void *)Power);
	return OK;
}

