Analysis & Synthesis report for pipelined_mips
Tue Jun 06 15:00:36 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated|altsyncram_d461:altsyncram4
 17. Parameter Settings for User Entity Instance: icache:Instr_Memory
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0
 20. altshift_taps Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "MEM_WB:MEM_WB"
 22. Port Connectivity Checks: "EX_MEM:EX_MEM"
 23. Port Connectivity Checks: "MUX2_5bit:mux2_jal"
 24. Port Connectivity Checks: "ALU:ALU"
 25. Port Connectivity Checks: "mux2_15bit:mux_control"
 26. Port Connectivity Checks: "Adder:Adder_PC_8"
 27. Port Connectivity Checks: "Adder:Adder_PC"
 28. Port Connectivity Checks: "MUX3_32bit:mux_Jump"
 29. SignalTap II Logic Analyzer Settings
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 06 15:00:36 2017       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; pipelined_mips                              ;
; Top-level Entity Name              ; pipelined_mips                              ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 27,471                                      ;
;     Total combinational functions  ; 13,847                                      ;
;     Dedicated logic registers      ; 15,583                                      ;
; Total registers                    ; 15583                                       ;
; Total pins                         ; 131                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 132,195                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C8       ;                    ;
; Top-level entity name                                                      ; pipelined_mips     ; pipelined_mips     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; src/ZeroExt.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/ZeroExt.v                       ;         ;
; src/SignExt.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/SignExt.v                       ;         ;
; src/Register_File.v              ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/Register_File.v                 ;         ;
; src/pipelined_mips.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/pipelined_mips.v                ;         ;
; src/PC.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/PC.v                            ;         ;
; src/not_equal.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/not_equal.v                     ;         ;
; src/MUX2_32bit.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/MUX2_32bit.v                    ;         ;
; src/mux2_15bit.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/mux2_15bit.v                    ;         ;
; src/MUX2_5bit.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/MUX2_5bit.v                     ;         ;
; src/MUX_3x32bit.v                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/MUX_3x32bit.v                   ;         ;
; src/MEM_WB.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/MEM_WB.v                        ;         ;
; src/IF_ID.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/IF_ID.v                         ;         ;
; src/ID_EX.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/ID_EX.v                         ;         ;
; src/icache.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/icache.v                        ;         ;
; src/Hazard_Detection.v           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/Hazard_Detection.v              ;         ;
; src/Forwarding.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/Forwarding.v                    ;         ;
; src/EX_MEM.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/EX_MEM.v                        ;         ;
; src/Equal.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/Equal.v                         ;         ;
; src/dcache.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/dcache.v                        ;         ;
; src/control.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/control.v                       ;         ;
; src/ALU_Control.v                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/ALU_Control.v                   ;         ;
; src/ALU.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/ALU.v                           ;         ;
; src/addr_shift.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/addr_shift.v                    ;         ;
; src/Adder.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/20170606/src/Adder.v                         ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_qv14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/altsyncram_qv14.tdf              ;         ;
; db/altsyncram_2kq1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/altsyncram_2kq1.tdf              ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_7oc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/mux_7oc.tdf                      ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/decode_rqf.tdf                   ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_mdi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cntr_mdi.tdf                     ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cmpr_ccc.tdf                     ;         ;
; db/cntr_m4j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cntr_m4j.tdf                     ;         ;
; db/cntr_qbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cntr_qbi.tdf                     ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cmpr_9cc.tdf                     ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cntr_gui.tdf                     ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cmpr_5cc.tdf                     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; db/shift_taps_rfm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/shift_taps_rfm.tdf               ;         ;
; db/altsyncram_d461.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/altsyncram_d461.tdf              ;         ;
; db/add_sub_gvd.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/add_sub_gvd.tdf                  ;         ;
; db/cntr_kkf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cntr_kkf.tdf                     ;         ;
; db/cmpr_6cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cmpr_6cc.tdf                     ;         ;
; db/cntr_74h.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/20170606/db/cntr_74h.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 27,471 ;
;                                             ;        ;
; Total combinational functions               ; 13847  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 11565  ;
;     -- 3 input functions                    ; 823    ;
;     -- <=2 input functions                  ; 1459   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 13664  ;
;     -- arithmetic mode                      ; 183    ;
;                                             ;        ;
; Total registers                             ; 15583  ;
;     -- Dedicated logic registers            ; 15583  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 131    ;
; Total memory bits                           ; 132195 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 15004  ;
; Total fan-out                               ; 113802 ;
; Average fan-out                             ; 3.83   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pipelined_mips                                                                                         ; 13847 (2)         ; 15583 (0)     ; 132195      ; 0            ; 0       ; 0         ; 131  ; 0            ; |pipelined_mips                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |ALU:ALU|                                                                                            ; 595 (595)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ALU:ALU                                                                                                                                                                                                                                                                                                                               ;              ;
;    |ALU_Control:ALU_Control|                                                                            ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ALU_Control:ALU_Control                                                                                                                                                                                                                                                                                                               ;              ;
;    |Adder:Adder_PC_Branch|                                                                              ; 30 (30)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|Adder:Adder_PC_Branch                                                                                                                                                                                                                                                                                                                 ;              ;
;    |Adder:Adder_PC|                                                                                     ; 30 (30)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|Adder:Adder_PC                                                                                                                                                                                                                                                                                                                        ;              ;
;    |Data_Memory:Data_Memory|                                                                            ; 9791 (9791)       ; 12288 (12288) ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|Data_Memory:Data_Memory                                                                                                                                                                                                                                                                                                               ;              ;
;    |EX_MEM:EX_MEM|                                                                                      ; 10 (10)           ; 90 (90)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|EX_MEM:EX_MEM                                                                                                                                                                                                                                                                                                                         ;              ;
;    |Forwarding:Forwarding|                                                                              ; 38 (38)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|Forwarding:Forwarding                                                                                                                                                                                                                                                                                                                 ;              ;
;    |Hazard_Detection:Hazard_Detection|                                                                  ; 10 (10)           ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|Hazard_Detection:Hazard_Detection                                                                                                                                                                                                                                                                                                     ;              ;
;    |ID_EX:ID_EX|                                                                                        ; 41 (32)           ; 107 (101)     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ID_EX:ID_EX                                                                                                                                                                                                                                                                                                                           ;              ;
;       |altshift_taps:MemtoReg_EX_rtl_0|                                                                 ; 9 (0)             ; 6 (0)         ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0                                                                                                                                                                                                                                                                                           ;              ;
;          |shift_taps_rfm:auto_generated|                                                                ; 9 (2)             ; 6 (3)         ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated                                                                                                                                                                                                                                                             ;              ;
;             |altsyncram_d461:altsyncram4|                                                               ; 0 (0)             ; 0 (0)         ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated|altsyncram_d461:altsyncram4                                                                                                                                                                                                                                 ;              ;
;             |cntr_74h:cntr5|                                                                            ; 2 (2)             ; 1 (1)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated|cntr_74h:cntr5                                                                                                                                                                                                                                              ;              ;
;             |cntr_kkf:cntr1|                                                                            ; 5 (5)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated|cntr_kkf:cntr1                                                                                                                                                                                                                                              ;              ;
;    |IF_ID:IF_ID|                                                                                        ; 76 (76)           ; 63 (63)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|IF_ID:IF_ID                                                                                                                                                                                                                                                                                                                           ;              ;
;    |MEM_WB:MEM_WB|                                                                                      ; 0 (0)             ; 71 (71)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MEM_WB:MEM_WB                                                                                                                                                                                                                                                                                                                         ;              ;
;    |MUX2_32bit:mux2_Rt_ALUSrc|                                                                          ; 49 (49)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX2_32bit:mux2_Rt_ALUSrc                                                                                                                                                                                                                                                                                                             ;              ;
;    |MUX2_32bit:mux_ALUData_MEM|                                                                         ; 32 (32)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX2_32bit:mux_ALUData_MEM                                                                                                                                                                                                                                                                                                            ;              ;
;    |MUX2_32bit:mux_Data_Rs|                                                                             ; 60 (60)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX2_32bit:mux_Data_Rs                                                                                                                                                                                                                                                                                                                ;              ;
;    |MUX2_32bit:mux_Imm|                                                                                 ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX2_32bit:mux_Imm                                                                                                                                                                                                                                                                                                                    ;              ;
;    |MUX2_32bit:mux_jal_DataRd|                                                                          ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX2_32bit:mux_jal_DataRd                                                                                                                                                                                                                                                                                                             ;              ;
;    |MUX2_5bit:mux2_jal|                                                                                 ; 5 (5)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX2_5bit:mux2_jal                                                                                                                                                                                                                                                                                                                    ;              ;
;    |MUX3_32bit:MUX_Rs_ALU|                                                                              ; 67 (67)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX3_32bit:MUX_Rs_ALU                                                                                                                                                                                                                                                                                                                 ;              ;
;    |MUX3_32bit:MUX_Rs_EQ|                                                                               ; 96 (96)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX3_32bit:MUX_Rs_EQ                                                                                                                                                                                                                                                                                                                  ;              ;
;    |MUX3_32bit:MUX_Rt_ALU|                                                                              ; 65 (65)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX3_32bit:MUX_Rt_ALU                                                                                                                                                                                                                                                                                                                 ;              ;
;    |MUX3_32bit:MUX_Rt_EQ|                                                                               ; 33 (33)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX3_32bit:MUX_Rt_EQ                                                                                                                                                                                                                                                                                                                  ;              ;
;    |MUX3_32bit:mux_Jump|                                                                                ; 55 (55)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|MUX3_32bit:mux_Jump                                                                                                                                                                                                                                                                                                                   ;              ;
;    |PC:PC|                                                                                              ; 11 (11)           ; 32 (32)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|PC:PC                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |Register_File:Register_File|                                                                        ; 1322 (1322)       ; 1024 (1024)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|Register_File:Register_File                                                                                                                                                                                                                                                                                                           ;              ;
;    |control:decode|                                                                                     ; 44 (44)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|control:decode                                                                                                                                                                                                                                                                                                                        ;              ;
;    |equal:Branch_Equal|                                                                                 ; 42 (42)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|equal:Branch_Equal                                                                                                                                                                                                                                                                                                                    ;              ;
;    |icache:Instr_Memory|                                                                                ; 453 (453)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|icache:Instr_Memory                                                                                                                                                                                                                                                                                                                   ;              ;
;    |mux2_15bit:mux_control|                                                                             ; 12 (12)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|mux2_15bit:mux_control                                                                                                                                                                                                                                                                                                                ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 680 (1)           ; 1820 (258)    ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 679 (0)           ; 1562 (0)      ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 679 (21)          ; 1562 (548)    ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                   |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                         ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)         ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;                |altsyncram_qv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)         ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qv14:auto_generated                                                                                                                                            ;              ;
;                   |altsyncram_2kq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)         ; 132096      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qv14:auto_generated|altsyncram_2kq1:altsyncram1                                                                                                                ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 59 (59)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;             |sld_ela_control:ela_control|                                                               ; 303 (1)           ; 661 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 258 (0)           ; 645 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 387 (387)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 258 (0)           ; 258 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 44 (44)           ; 11 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 215 (14)          ; 195 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                   |cntr_mdi:auto_generated|                                                             ; 10 (10)           ; 8 (8)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mdi:auto_generated                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                   |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                 ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                   |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                       ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 129 (129)         ; 129 (129)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated|altsyncram_d461:altsyncram4|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; 3            ; 33           ; 3            ; 33           ; 99     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qv14:auto_generated|altsyncram_2kq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 129          ; 1024         ; 129          ; 132096 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; control:decode|temp[10]                             ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[1]                              ; control:decode|WideOr0               ; yes                    ;
; Forwarding:Forwarding|ForwardA_EQ[0]                ; Forwarding:Forwarding|ForwardA_EQ[1] ; yes                    ;
; Forwarding:Forwarding|ForwardA_EQ[1]                ; Forwarding:Forwarding|ForwardA_EQ[1] ; yes                    ;
; Forwarding:Forwarding|ForwardB_EQ[0]                ; mux2_15bit:mux_control|data_out[6]   ; yes                    ;
; Forwarding:Forwarding|ForwardB_EQ[1]                ; mux2_15bit:mux_control|data_out[6]   ; yes                    ;
; control:decode|temp[6]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[14]                             ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[13]                             ; control:decode|WideOr0               ; yes                    ;
; ALU_Control:ALU_Control|ALUCtrl[2]                  ; ALU_Control:ALU_Control|Mux1         ; yes                    ;
; ALU_Control:ALU_Control|ALUCtrl[0]                  ; ALU_Control:ALU_Control|Mux1         ; yes                    ;
; ALU_Control:ALU_Control|ALUCtrl[1]                  ; ALU_Control:ALU_Control|Mux1         ; yes                    ;
; control:decode|temp[11]                             ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[12]                             ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[5]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[8]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[0]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[15]                             ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[9]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[4]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[3]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[2]                              ; control:decode|WideOr0               ; yes                    ;
; control:decode|temp[7]                              ; control:decode|WideOr0               ; yes                    ;
; Number of user-specified and inferred latches = 23  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EX_MEM:EX_MEM|UpperImm_MEM[0..15]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ID_EX:ID_EX|RegRd_EX[4]                                                                                                                                                                ; Merged with ID_EX:ID_EX|Immediate_EX[15]                                                                                                                                                           ;
; ID_EX:ID_EX|RegRd_EX[3]                                                                                                                                                                ; Merged with ID_EX:ID_EX|Immediate_EX[14]                                                                                                                                                           ;
; ID_EX:ID_EX|RegRd_EX[2]                                                                                                                                                                ; Merged with ID_EX:ID_EX|Immediate_EX[13]                                                                                                                                                           ;
; ID_EX:ID_EX|RegRd_EX[1]                                                                                                                                                                ; Merged with ID_EX:ID_EX|Immediate_EX[12]                                                                                                                                                           ;
; ID_EX:ID_EX|RegRd_EX[0]                                                                                                                                                                ; Merged with ID_EX:ID_EX|Immediate_EX[11]                                                                                                                                                           ;
; ID_EX:ID_EX|Immediate_EX[17..31]                                                                                                                                                       ; Merged with ID_EX:ID_EX|Immediate_EX[16]                                                                                                                                                           ;
; IF_ID:IF_ID|instr_ID[30]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 37                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+--------------------------------+---------------------------+----------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------+---------------------------+----------------------------------------+
; EX_MEM:EX_MEM|UpperImm_MEM[15] ; Stuck at GND              ; IF_ID:IF_ID|instr_ID[30]               ;
;                                ; due to stuck port data_in ;                                        ;
+--------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 15583 ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 14349 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14036 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; Data_Memory:Data_Memory|RAM[345][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[344][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[349][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[338][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[341][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[350][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[347][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[346][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[356][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[355][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[363][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[360][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[352][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[362][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[365][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[357][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[367][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[332][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[334][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[329][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[331][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[322][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[333][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[371][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[370][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[377][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[376][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[372][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[369][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[379][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[382][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[378][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[300][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[292][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[297][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[301][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[303][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[273][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[274][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[286][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[287][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[258][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[270][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[261][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[265][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[269][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[260][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[256][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[267][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[263][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[271][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[316][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[307][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[306][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[311][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[308][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[304][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[309][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[150][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[214][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[146][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[170][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[166][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[230][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[162][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[174][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[238][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[138][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[134][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[130][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[142][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[206][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[182][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[178][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[254][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[165][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[229][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[149][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[133][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[5][0]          ; 1       ;
; Data_Memory:Data_Memory|RAM[245][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[217][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[169][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[233][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[137][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[201][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[209][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[161][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[225][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[193][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[177][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[241][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[141][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[205][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[189][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[253][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[232][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[228][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[160][0]        ; 1       ;
; Data_Memory:Data_Memory|RAM[172][0]        ; 1       ;
; Total number of inverted registers = 1158* ;         ;
+--------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                               ;
+-------------------------------+-------------------------------+------------+
; Register Name                 ; Megafunction                  ; Type       ;
+-------------------------------+-------------------------------+------------+
; MEM_WB:MEM_WB|MemtoReg_WB[0]  ; ID_EX:ID_EX|MemtoReg_EX_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EX_MEM|MemtoReg_MEM[0] ; ID_EX:ID_EX|MemtoReg_EX_rtl_0 ; SHIFT_TAPS ;
; ID_EX:ID_EX|MemtoReg_EX[0]    ; ID_EX:ID_EX|MemtoReg_EX_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:MEM_WB|PC_8_WB[0..31]  ; ID_EX:ID_EX|MemtoReg_EX_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:EX_MEM|PC_8_MEM[0..31] ; ID_EX:ID_EX|MemtoReg_EX_rtl_0 ; SHIFT_TAPS ;
; ID_EX:ID_EX|PC_8_EX[0..31]    ; ID_EX:ID_EX|MemtoReg_EX_rtl_0 ; SHIFT_TAPS ;
+-------------------------------+-------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pipelined_mips|PC:PC|pc_out[0]                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pipelined_mips|PC:PC|pc_out[31]                                                                                                                                                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |pipelined_mips|PC:PC|pc_out[15]                                                                                                                                                    ;
; 385:1              ; 32 bits   ; 8192 LEs      ; 8192 LEs             ; 0 LEs                  ; Yes        ; |pipelined_mips|MEM_WB:MEM_WB|MemData_WB[5]                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|MUX2_5bit:mux2_jal|data_out[3]                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|MUX3_32bit:MUX_Rs_EQ|data_out[5]                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|MUX3_32bit:MUX_Rt_EQ|data_out[18]                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|MUX2_32bit:mux_jal_DataRd|data_out[26]                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|MUX3_32bit:MUX_Rt_ALU|data_out[27]                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|MUX3_32bit:MUX_Rs_ALU|data_out[19]                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipelined_mips|ALU_Control:ALU_Control|Mux0                                                                                                                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |pipelined_mips|Register_File:Register_File|Mux63                                                                                                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |pipelined_mips|Register_File:Register_File|Mux23                                                                                                                                   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux18                                                                                                                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux8                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux24                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux7                                                                                                                                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux28                                                                                                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux3                                                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |pipelined_mips|ALU:ALU|Mux31                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |pipelined_mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |pipelined_mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0|shift_taps_rfm:auto_generated|altsyncram_d461:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icache:Instr_Memory ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; MEM_SIZE       ; 512   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 129                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 129                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 1897                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 55151                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 411                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0 ;
+----------------+----------------+------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                       ;
+----------------+----------------+------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                    ;
; WIDTH          ; 33             ; Untyped                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                    ;
; CBXI_PARAMETER ; shift_taps_rfm ; Untyped                                                    ;
+----------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                      ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 1                                           ;
; Entity Instance            ; ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                           ;
;     -- TAP_DISTANCE        ; 3                                           ;
;     -- WIDTH               ; 33                                          ;
+----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WB"                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; MemtoReg_WB[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; UpperImm_WB    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEM"            ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; UpperImm_EX[15..0] ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "MUX2_5bit:mux2_jal" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; data1_in ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2_15bit:mux_control"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data0_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:Adder_PC_8"                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data2_in[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data2_in[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data2_in[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Adder:Adder_PC"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; data2_in[31..3] ; Input ; Info     ; Stuck at GND ;
; data2_in[1..0]  ; Input ; Info     ; Stuck at GND ;
; data2_in[2]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MUX3_32bit:mux_Jump"  ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; data1_in[1..0] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 129                 ; 129              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:35     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                              ;
+-------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+
; Name              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                            ; Details ;
+-------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+
; clk               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                          ; N/A     ;
; final_output[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][0]  ; N/A     ;
; final_output[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][0]  ; N/A     ;
; final_output[100] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][4]  ; N/A     ;
; final_output[100] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][4]  ; N/A     ;
; final_output[101] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][5]  ; N/A     ;
; final_output[101] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][5]  ; N/A     ;
; final_output[102] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][6]  ; N/A     ;
; final_output[102] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][6]  ; N/A     ;
; final_output[103] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][7]  ; N/A     ;
; final_output[103] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][7]  ; N/A     ;
; final_output[104] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][8]  ; N/A     ;
; final_output[104] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][8]  ; N/A     ;
; final_output[105] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][9]  ; N/A     ;
; final_output[105] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][9]  ; N/A     ;
; final_output[106] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][10] ; N/A     ;
; final_output[106] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][10] ; N/A     ;
; final_output[107] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][11] ; N/A     ;
; final_output[107] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][11] ; N/A     ;
; final_output[108] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][12] ; N/A     ;
; final_output[108] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][12] ; N/A     ;
; final_output[109] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][13] ; N/A     ;
; final_output[109] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][13] ; N/A     ;
; final_output[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][10] ; N/A     ;
; final_output[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][10] ; N/A     ;
; final_output[110] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][14] ; N/A     ;
; final_output[110] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][14] ; N/A     ;
; final_output[111] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][15] ; N/A     ;
; final_output[111] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][15] ; N/A     ;
; final_output[112] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][16] ; N/A     ;
; final_output[112] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][16] ; N/A     ;
; final_output[113] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][17] ; N/A     ;
; final_output[113] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][17] ; N/A     ;
; final_output[114] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][18] ; N/A     ;
; final_output[114] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][18] ; N/A     ;
; final_output[115] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][19] ; N/A     ;
; final_output[115] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][19] ; N/A     ;
; final_output[116] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][20] ; N/A     ;
; final_output[116] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][20] ; N/A     ;
; final_output[117] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][21] ; N/A     ;
; final_output[117] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][21] ; N/A     ;
; final_output[118] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][22] ; N/A     ;
; final_output[118] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][22] ; N/A     ;
; final_output[119] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][23] ; N/A     ;
; final_output[119] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][23] ; N/A     ;
; final_output[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][11] ; N/A     ;
; final_output[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][11] ; N/A     ;
; final_output[120] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][24] ; N/A     ;
; final_output[120] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][24] ; N/A     ;
; final_output[121] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][25] ; N/A     ;
; final_output[121] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][25] ; N/A     ;
; final_output[122] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][26] ; N/A     ;
; final_output[122] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][26] ; N/A     ;
; final_output[123] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][27] ; N/A     ;
; final_output[123] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][27] ; N/A     ;
; final_output[124] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][28] ; N/A     ;
; final_output[124] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][28] ; N/A     ;
; final_output[125] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][29] ; N/A     ;
; final_output[125] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][29] ; N/A     ;
; final_output[126] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][30] ; N/A     ;
; final_output[126] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][30] ; N/A     ;
; final_output[127] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][31] ; N/A     ;
; final_output[127] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][31] ; N/A     ;
; final_output[128] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                         ; N/A     ;
; final_output[128] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                         ; N/A     ;
; final_output[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][12] ; N/A     ;
; final_output[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][12] ; N/A     ;
; final_output[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][13] ; N/A     ;
; final_output[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][13] ; N/A     ;
; final_output[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][14] ; N/A     ;
; final_output[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][14] ; N/A     ;
; final_output[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][15] ; N/A     ;
; final_output[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][15] ; N/A     ;
; final_output[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][16] ; N/A     ;
; final_output[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][16] ; N/A     ;
; final_output[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][17] ; N/A     ;
; final_output[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][17] ; N/A     ;
; final_output[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][18] ; N/A     ;
; final_output[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][18] ; N/A     ;
; final_output[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][19] ; N/A     ;
; final_output[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][19] ; N/A     ;
; final_output[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][1]  ; N/A     ;
; final_output[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][1]  ; N/A     ;
; final_output[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][20] ; N/A     ;
; final_output[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][20] ; N/A     ;
; final_output[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][21] ; N/A     ;
; final_output[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][21] ; N/A     ;
; final_output[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][22] ; N/A     ;
; final_output[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][22] ; N/A     ;
; final_output[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][23] ; N/A     ;
; final_output[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][23] ; N/A     ;
; final_output[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][24] ; N/A     ;
; final_output[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][24] ; N/A     ;
; final_output[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][25] ; N/A     ;
; final_output[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][25] ; N/A     ;
; final_output[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][26] ; N/A     ;
; final_output[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][26] ; N/A     ;
; final_output[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][27] ; N/A     ;
; final_output[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][27] ; N/A     ;
; final_output[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][28] ; N/A     ;
; final_output[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][28] ; N/A     ;
; final_output[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][29] ; N/A     ;
; final_output[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][29] ; N/A     ;
; final_output[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][2]  ; N/A     ;
; final_output[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][2]  ; N/A     ;
; final_output[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][30] ; N/A     ;
; final_output[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][30] ; N/A     ;
; final_output[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][31] ; N/A     ;
; final_output[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][31] ; N/A     ;
; final_output[32]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][0]  ; N/A     ;
; final_output[32]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][0]  ; N/A     ;
; final_output[33]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][1]  ; N/A     ;
; final_output[33]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][1]  ; N/A     ;
; final_output[34]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][2]  ; N/A     ;
; final_output[34]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][2]  ; N/A     ;
; final_output[35]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][3]  ; N/A     ;
; final_output[35]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][3]  ; N/A     ;
; final_output[36]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][4]  ; N/A     ;
; final_output[36]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][4]  ; N/A     ;
; final_output[37]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][5]  ; N/A     ;
; final_output[37]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][5]  ; N/A     ;
; final_output[38]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][6]  ; N/A     ;
; final_output[38]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][6]  ; N/A     ;
; final_output[39]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][7]  ; N/A     ;
; final_output[39]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][7]  ; N/A     ;
; final_output[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][3]  ; N/A     ;
; final_output[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][3]  ; N/A     ;
; final_output[40]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][8]  ; N/A     ;
; final_output[40]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][8]  ; N/A     ;
; final_output[41]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][9]  ; N/A     ;
; final_output[41]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][9]  ; N/A     ;
; final_output[42]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][10] ; N/A     ;
; final_output[42]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][10] ; N/A     ;
; final_output[43]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][11] ; N/A     ;
; final_output[43]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][11] ; N/A     ;
; final_output[44]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][12] ; N/A     ;
; final_output[44]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][12] ; N/A     ;
; final_output[45]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][13] ; N/A     ;
; final_output[45]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][13] ; N/A     ;
; final_output[46]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][14] ; N/A     ;
; final_output[46]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][14] ; N/A     ;
; final_output[47]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][15] ; N/A     ;
; final_output[47]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][15] ; N/A     ;
; final_output[48]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][16] ; N/A     ;
; final_output[48]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][16] ; N/A     ;
; final_output[49]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][17] ; N/A     ;
; final_output[49]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][17] ; N/A     ;
; final_output[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][4]  ; N/A     ;
; final_output[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][4]  ; N/A     ;
; final_output[50]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][18] ; N/A     ;
; final_output[50]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][18] ; N/A     ;
; final_output[51]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][19] ; N/A     ;
; final_output[51]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][19] ; N/A     ;
; final_output[52]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][20] ; N/A     ;
; final_output[52]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][20] ; N/A     ;
; final_output[53]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][21] ; N/A     ;
; final_output[53]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][21] ; N/A     ;
; final_output[54]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][22] ; N/A     ;
; final_output[54]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][22] ; N/A     ;
; final_output[55]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][23] ; N/A     ;
; final_output[55]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][23] ; N/A     ;
; final_output[56]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][24] ; N/A     ;
; final_output[56]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][24] ; N/A     ;
; final_output[57]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][25] ; N/A     ;
; final_output[57]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][25] ; N/A     ;
; final_output[58]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][26] ; N/A     ;
; final_output[58]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][26] ; N/A     ;
; final_output[59]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][27] ; N/A     ;
; final_output[59]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][27] ; N/A     ;
; final_output[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][5]  ; N/A     ;
; final_output[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][5]  ; N/A     ;
; final_output[60]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][28] ; N/A     ;
; final_output[60]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][28] ; N/A     ;
; final_output[61]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][29] ; N/A     ;
; final_output[61]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][29] ; N/A     ;
; final_output[62]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][30] ; N/A     ;
; final_output[62]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][30] ; N/A     ;
; final_output[63]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][31] ; N/A     ;
; final_output[63]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[22][31] ; N/A     ;
; final_output[64]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][0]  ; N/A     ;
; final_output[64]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][0]  ; N/A     ;
; final_output[65]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][1]  ; N/A     ;
; final_output[65]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][1]  ; N/A     ;
; final_output[66]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][2]  ; N/A     ;
; final_output[66]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][2]  ; N/A     ;
; final_output[67]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][3]  ; N/A     ;
; final_output[67]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][3]  ; N/A     ;
; final_output[68]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][4]  ; N/A     ;
; final_output[68]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][4]  ; N/A     ;
; final_output[69]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][5]  ; N/A     ;
; final_output[69]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][5]  ; N/A     ;
; final_output[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][6]  ; N/A     ;
; final_output[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][6]  ; N/A     ;
; final_output[70]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][6]  ; N/A     ;
; final_output[70]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][6]  ; N/A     ;
; final_output[71]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][7]  ; N/A     ;
; final_output[71]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][7]  ; N/A     ;
; final_output[72]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][8]  ; N/A     ;
; final_output[72]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][8]  ; N/A     ;
; final_output[73]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][9]  ; N/A     ;
; final_output[73]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][9]  ; N/A     ;
; final_output[74]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][10] ; N/A     ;
; final_output[74]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][10] ; N/A     ;
; final_output[75]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][11] ; N/A     ;
; final_output[75]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][11] ; N/A     ;
; final_output[76]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][12] ; N/A     ;
; final_output[76]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][12] ; N/A     ;
; final_output[77]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][13] ; N/A     ;
; final_output[77]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][13] ; N/A     ;
; final_output[78]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][14] ; N/A     ;
; final_output[78]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][14] ; N/A     ;
; final_output[79]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][15] ; N/A     ;
; final_output[79]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][15] ; N/A     ;
; final_output[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][7]  ; N/A     ;
; final_output[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][7]  ; N/A     ;
; final_output[80]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][16] ; N/A     ;
; final_output[80]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][16] ; N/A     ;
; final_output[81]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][17] ; N/A     ;
; final_output[81]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][17] ; N/A     ;
; final_output[82]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][18] ; N/A     ;
; final_output[82]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][18] ; N/A     ;
; final_output[83]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][19] ; N/A     ;
; final_output[83]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][19] ; N/A     ;
; final_output[84]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][20] ; N/A     ;
; final_output[84]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][20] ; N/A     ;
; final_output[85]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][21] ; N/A     ;
; final_output[85]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][21] ; N/A     ;
; final_output[86]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][22] ; N/A     ;
; final_output[86]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][22] ; N/A     ;
; final_output[87]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][23] ; N/A     ;
; final_output[87]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][23] ; N/A     ;
; final_output[88]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][24] ; N/A     ;
; final_output[88]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][24] ; N/A     ;
; final_output[89]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][25] ; N/A     ;
; final_output[89]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][25] ; N/A     ;
; final_output[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][8]  ; N/A     ;
; final_output[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][8]  ; N/A     ;
; final_output[90]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][26] ; N/A     ;
; final_output[90]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][26] ; N/A     ;
; final_output[91]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][27] ; N/A     ;
; final_output[91]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][27] ; N/A     ;
; final_output[92]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][28] ; N/A     ;
; final_output[92]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][28] ; N/A     ;
; final_output[93]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][29] ; N/A     ;
; final_output[93]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][29] ; N/A     ;
; final_output[94]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][30] ; N/A     ;
; final_output[94]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][30] ; N/A     ;
; final_output[95]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][31] ; N/A     ;
; final_output[95]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[21][31] ; N/A     ;
; final_output[96]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][0]  ; N/A     ;
; final_output[96]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][0]  ; N/A     ;
; final_output[97]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][1]  ; N/A     ;
; final_output[97]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][1]  ; N/A     ;
; final_output[98]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][2]  ; N/A     ;
; final_output[98]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][2]  ; N/A     ;
; final_output[99]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][3]  ; N/A     ;
; final_output[99]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[20][3]  ; N/A     ;
; final_output[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][9]  ; N/A     ;
; final_output[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Register_File:Register_File|Register[23][9]  ; N/A     ;
+-------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Jun 06 14:59:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_mips -c pipelined_mips
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/zeroext.v
    Info (12023): Found entity 1: ZeroExt
Info (12021): Found 1 design units, including 1 entities, in source file src/testbench.v
    Info (12023): Found entity 1: TestBench
Info (12021): Found 1 design units, including 1 entities, in source file src/signext.v
    Info (12023): Found entity 1: SignExt
Info (12021): Found 1 design units, including 1 entities, in source file src/register_file.v
    Info (12023): Found entity 1: Register_File
Warning (10275): Verilog HDL Module Instantiation warning at pipelined_mips.v(154): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file src/pipelined_mips.v
    Info (12023): Found entity 1: pipelined_mips
Info (12021): Found 1 design units, including 1 entities, in source file src/pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file src/not_equal.v
    Info (12023): Found entity 1: not_equal
Info (12021): Found 1 design units, including 1 entities, in source file src/mux2_32bit.v
    Info (12023): Found entity 1: MUX2_32bit
Info (12021): Found 1 design units, including 1 entities, in source file src/mux2_15bit.v
    Info (12023): Found entity 1: mux2_15bit
Info (12021): Found 1 design units, including 1 entities, in source file src/mux2_5bit.v
    Info (12023): Found entity 1: MUX2_5bit
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_3x32bit.v
    Info (12023): Found entity 1: MUX3_32bit
Info (12021): Found 1 design units, including 1 entities, in source file src/mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file src/if_id.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file src/id_ex.v
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 1 design units, including 1 entities, in source file src/icache.v
    Info (12023): Found entity 1: icache
Info (12021): Found 1 design units, including 1 entities, in source file src/hazard_detection.v
    Info (12023): Found entity 1: Hazard_Detection
Info (12021): Found 1 design units, including 1 entities, in source file src/forwarding.v
    Info (12023): Found entity 1: Forwarding
Info (12021): Found 1 design units, including 1 entities, in source file src/ex_mem.v
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 1 design units, including 1 entities, in source file src/equal.v
    Info (12023): Found entity 1: equal
Info (12021): Found 1 design units, including 1 entities, in source file src/dcache.v
    Info (12023): Found entity 1: Data_Memory
Info (12021): Found 1 design units, including 1 entities, in source file src/control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file src/alu_control.v
    Info (12023): Found entity 1: ALU_Control
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file src/addr_shift.v
    Info (12023): Found entity 1: addr_shift
Info (12021): Found 1 design units, including 1 entities, in source file src/adder.v
    Info (12023): Found entity 1: Adder
Info (12127): Elaborating entity "pipelined_mips" for the top level hierarchy
Info (12128): Elaborating entity "MUX2_32bit" for hierarchy "MUX2_32bit:mux_Branch"
Info (12128): Elaborating entity "MUX3_32bit" for hierarchy "MUX3_32bit:mux_Jump"
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC"
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:Adder_PC"
Info (12128): Elaborating entity "icache" for hierarchy "icache:Instr_Memory"
Warning (10030): Net "memory.data_a" at icache.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.waddr_a" at icache.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memory.we_a" at icache.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID"
Info (12128): Elaborating entity "control" for hierarchy "control:decode"
Warning (10270): Verilog HDL Case Statement warning at control.v(16): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control.v(14): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "temp[0]" at control.v(14)
Info (10041): Inferred latch for "temp[1]" at control.v(14)
Info (10041): Inferred latch for "temp[2]" at control.v(14)
Info (10041): Inferred latch for "temp[3]" at control.v(14)
Info (10041): Inferred latch for "temp[4]" at control.v(14)
Info (10041): Inferred latch for "temp[5]" at control.v(14)
Info (10041): Inferred latch for "temp[6]" at control.v(14)
Info (10041): Inferred latch for "temp[7]" at control.v(14)
Info (10041): Inferred latch for "temp[8]" at control.v(14)
Info (10041): Inferred latch for "temp[9]" at control.v(14)
Info (10041): Inferred latch for "temp[10]" at control.v(14)
Info (10041): Inferred latch for "temp[11]" at control.v(14)
Info (10041): Inferred latch for "temp[12]" at control.v(14)
Info (10041): Inferred latch for "temp[13]" at control.v(14)
Info (10041): Inferred latch for "temp[14]" at control.v(14)
Info (10041): Inferred latch for "temp[15]" at control.v(14)
Info (12128): Elaborating entity "mux2_15bit" for hierarchy "mux2_15bit:mux_control"
Info (12128): Elaborating entity "SignExt" for hierarchy "SignExt:SignExt"
Info (12128): Elaborating entity "ZeroExt" for hierarchy "ZeroExt:ZeroExt1"
Info (12128): Elaborating entity "addr_shift" for hierarchy "addr_shift:shift"
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:Register_File"
Info (12128): Elaborating entity "equal" for hierarchy "equal:Branch_Equal"
Warning (10230): Verilog HDL assignment warning at Equal.v(6): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "not_equal" for hierarchy "not_equal:Branch_Not_Equal"
Warning (10230): Verilog HDL assignment warning at not_equal.v(6): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:ID_EX"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Warning (10270): Verilog HDL Case Statement warning at ALU.v(16): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_out[0]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[1]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[2]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[3]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[4]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[5]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[6]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[7]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[8]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[9]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[10]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[11]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[12]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[13]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[14]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[15]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[16]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[17]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[18]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[19]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[20]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[21]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[22]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[23]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[24]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[25]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[26]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[27]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[28]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[29]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[30]" at ALU.v(14)
Info (10041): Inferred latch for "data_out[31]" at ALU.v(14)
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:ALU_Control"
Warning (10270): Verilog HDL Case Statement warning at ALU_Control.v(16): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at ALU_Control.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU_Control.v(8): inferring latch(es) for variable "ALUCtrl", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUCtrl[0]" at ALU_Control.v(8)
Info (10041): Inferred latch for "ALUCtrl[1]" at ALU_Control.v(8)
Info (10041): Inferred latch for "ALUCtrl[2]" at ALU_Control.v(8)
Info (10041): Inferred latch for "ALUCtrl[3]" at ALU_Control.v(8)
Info (12128): Elaborating entity "MUX2_5bit" for hierarchy "MUX2_5bit:mux2_RegDst"
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EX_MEM"
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:Data_Memory"
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:MEM_WB"
Info (12128): Elaborating entity "Forwarding" for hierarchy "Forwarding:Forwarding"
Warning (10240): Verilog HDL Always Construct warning at Forwarding.v(28): inferring latch(es) for variable "ForwardA_EQ", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Forwarding.v(28): inferring latch(es) for variable "ForwardB_EQ", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ForwardB_EQ[0]" at Forwarding.v(28)
Info (10041): Inferred latch for "ForwardB_EQ[1]" at Forwarding.v(28)
Info (10041): Inferred latch for "ForwardA_EQ[0]" at Forwarding.v(28)
Info (10041): Inferred latch for "ForwardA_EQ[1]" at Forwarding.v(28)
Info (12128): Elaborating entity "Hazard_Detection" for hierarchy "Hazard_Detection:Hazard_Detection"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qv14.tdf
    Info (12023): Found entity 1: altsyncram_qv14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kq1.tdf
    Info (12023): Found entity 1: altsyncram_2kq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf
    Info (12023): Found entity 1: cntr_mdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14026): LATCH primitive "ALU:ALU|data_out[0]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[1]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[2]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[3]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[4]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[5]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[6]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[7]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[8]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[9]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[10]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[11]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[12]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[13]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[14]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[15]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[16]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[17]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[18]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[19]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[20]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[21]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[22]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[23]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[24]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[25]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[26]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[27]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[28]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[29]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[30]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[31]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[31]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[30]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[29]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[28]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[27]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[26]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[25]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[24]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[23]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[22]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[21]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[20]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[19]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[18]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[17]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[16]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[15]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[14]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[13]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[12]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[11]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[10]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[9]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[8]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[7]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[6]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[5]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[4]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[3]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[2]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[1]" is permanently enabled
Warning (14026): LATCH primitive "ALU:ALU|data_out[0]" is permanently enabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ID_EX:ID_EX|MemtoReg_EX_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 33
Info (12130): Elaborated megafunction instantiation "ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0"
Info (12133): Instantiated megafunction "ID_EX:ID_EX|altshift_taps:MemtoReg_EX_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rfm.tdf
    Info (12023): Found entity 1: shift_taps_rfm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d461.tdf
    Info (12023): Found entity 1: altsyncram_d461
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info (12023): Found entity 1: add_sub_gvd
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf
    Info (12023): Found entity 1: cntr_74h
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "control:decode|temp[8]" merged with LATCH primitive "control:decode|temp[10]"
Warning (13012): Latch control:decode|temp[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch ALU_Control:ALU_Control|ALUCtrl[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX|ALUOp_EX[1]
Warning (13012): Latch ALU_Control:ALU_Control|ALUCtrl[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX|ALUOp_EX[2]
Warning (13012): Latch ALU_Control:ALU_Control|ALUCtrl[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX|ALUOp_EX[1]
Warning (13012): Latch control:decode|temp[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[29]
Warning (13012): Latch control:decode|temp[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[29]
Warning (13012): Latch control:decode|temp[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Warning (13012): Latch control:decode|temp[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[28]
Warning (13012): Latch control:decode|temp[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_ID:IF_ID|instr_ID[31]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "final_output[128]" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/20170606/output_files/pipelined_mips.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 259 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 27951 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 130 output pins
    Info (21061): Implemented 27653 logic cells
    Info (21064): Implemented 162 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Tue Jun 06 15:00:36 2017
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/20170606/output_files/pipelined_mips.map.smsg.


