
*** Running vivado
    with args -log zynq_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 10 09:48:29 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 485.156 ; gain = 200.836
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/utils_1/imports/synth_1/zynq_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/utils_1/imports/synth_1/zynq_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top zynq_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1925.078 ; gain = 398.086
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:2512]
INFO: [Synth 8-6157] synthesizing module 'zynq_wrapper' [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/hdl/zynq_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_led_fade_blink_0_1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_led_fade_blink_0_1/synth/zynq_led_fade_blink_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'led_fade_blink' [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/sources_1/new/FadeLED.v:1]
	Parameter FADE_SPEED bound to: 50000 - type: integer 
	Parameter BLINK_SPEED bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_fade_blink' (0#1) [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/sources_1/new/FadeLED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'zynq_led_fade_blink_0_1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_led_fade_blink_0_1/synth/zynq_led_fade_blink_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_zynq_ultra_ps_e_0_1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2187]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2187]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:116504]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:116504]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:4696]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:4697]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:4698]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:3887]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:363]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:363]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:363]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:363]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:363]
INFO: [Synth 8-6155] done synthesizing module 'zynq_zynq_ultra_ps_e_0_1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/synth/zynq_zynq_ultra_ps_e_0_1.v:53]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'zynq_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'zynq_zynq_ultra_ps_e_0_1' has 84 connections declared, but only 27 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:27]
INFO: [Synth 8-6155] done synthesizing module 'zynq' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_wrapper' (0#1) [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/hdl/zynq_wrapper.v:13]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:386]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:1406]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:1407]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:1408]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_3.v:1409]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2046.418 ; gain = 519.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.340 ; gain = 537.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.340 ; gain = 537.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2077.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/zynq_zynq_ultra_ps_e_0_1.xdc] for cell 'zynq_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 13.668
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/zynq_zynq_ultra_ps_e_0_1.xdc] for cell 'zynq_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/constrs_1/new/tempcontrol.xdc]
WARNING: [Vivado 12-584] No ports matched 'fan_pin'. [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/constrs_1/new/tempcontrol.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/constrs_1/new/tempcontrol.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fan_pin'. [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/constrs_1/new/tempcontrol.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/constrs_1/new/tempcontrol.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.srcs/constrs_1/new/tempcontrol.xdc]
Parsing XDC File [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2102.305 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.305 ; gain = 575.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.305 ; gain = 575.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_1/zynq_zynq_ultra_ps_e_0_1.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.runs/synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_i/led_fade_blink_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.305 ; gain = 575.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2102.305 ; gain = 575.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2102.305 ; gain = 575.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3541.578 ; gain = 2014.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     2|
|2     |CARRY8  |     6|
|3     |LUT1    |   265|
|4     |LUT2    |    20|
|5     |LUT3    |     2|
|6     |LUT4    |    19|
|7     |LUT5    |    10|
|8     |LUT6    |    37|
|9     |PS8     |     1|
|10    |FDCE    |    48|
|11    |FDPE    |     2|
|12    |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3591.980 ; gain = 2064.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 834 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3591.980 ; gain = 2027.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 3591.980 ; gain = 2064.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3591.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3591.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e2cf19e2
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 314 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 3591.980 ; gain = 3042.117
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3591.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/altera/13.1/MSIB/vivado/LEDFanPin/tes1/projectFPGA.runs/synth_1/zynq_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_wrapper_utilization_synth.rpt -pb zynq_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 09:50:46 2024...
