#ifndef __ASM_ARCH_REGS_DMA_H
#define __ASM_ARCH_REGS_DMA_H __FILE__

#define S3C2410_DMAREG(x)	((x) + S3C2410_VA_DMA)

#define	S3C2410_DISRC0		S3C2410_DMAREG(0x00)
#define	S3C2410_DISRCC0		S3C2410_DMAREG(0x04)
#define	S3C2410_DIDST0		S3C2410_DMAREG(0x08)
#define	S3C2410_DIDSTC0		S3C2410_DMAREG(0x0c)
#define	S3C2410_DCON0		S3C2410_DMAREG(0x10)
#define	S3C2410_DSTAT0		S3C2410_DMAREG(0x14)
#define	S3C2410_DCSRC0		S3C2410_DMAREG(0x18)
#define	S3C2410_DCDST0		S3C2410_DMAREG(0x1c)
#define	S3C2410_DMTRIG0		S3C2410_DMAREG(0x20)

#define	S3C2410_DISRC1		S3C2410_DMAREG(0x40)
#define	S3C2410_DISRCC1		S3C2410_DMAREG(0x44)
#define	S3C2410_DIDST1		S3C2410_DMAREG(0x48)
#define	S3C2410_DIDSTC1		S3C2410_DMAREG(0x4c)
#define	S3C2410_DCON1		S3C2410_DMAREG(0x50)
#define	S3C2410_DSTAT1		S3C2410_DMAREG(0x54)
#define	S3C2410_DCSRC1		S3C2410_DMAREG(0x58)
#define	S3C2410_DCDST1		S3C2410_DMAREG(0x5c)
#define	S3C2410_DMTRIG1		S3C2410_DMAREG(0x60)

#define	S3C2410_DISRC2		S3C2410_DMAREG(0x80)
#define	S3C2410_DISRCC2		S3C2410_DMAREG(0x84)
#define	S3C2410_DIDST2		S3C2410_DMAREG(0x88)
#define	S3C2410_DIDSTC2		S3C2410_DMAREG(0x8c)
#define	S3C2410_DCON2		S3C2410_DMAREG(0x90)
#define	S3C2410_DSTAT2		S3C2410_DMAREG(0x94)
#define	S3C2410_DCSRC2		S3C2410_DMAREG(0x98)
#define	S3C2410_DCDST2		S3C2410_DMAREG(0x9c)
#define	S3C2410_DMTRIG2		S3C2410_DMAREG(0xa0)

#define	S3C2410_DISRC3		S3C2410_DMAREG(0xc0)
#define	S3C2410_DISRCC3		S3C2410_DMAREG(0xc4)
#define	S3C2410_DIDST3		S3C2410_DMAREG(0xc8)
#define	S3C2410_DIDSTC3		S3C2410_DMAREG(0xcc)
#define	S3C2410_DCON3		S3C2410_DMAREG(0xd0)
#define	S3C2410_DSTAT3		S3C2410_DMAREG(0xd4)
#define	S3C2410_DCSRC3		S3C2410_DMAREG(0xd8)
#define	S3C2410_DCDST3		S3C2410_DMAREG(0xdc)
#define	S3C2410_DMTRIG3		S3C2410_DMAREG(0xe0)

#endif /* __ASM_ARCH_REGS_DMA_H */

