F:/Maven_Training/Verilog/Verilog_labs/lab4/JK-flipflop/rtl/JK-ff.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/JK-flipflop/rtl/JK-ff.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module JK_ff

Top level modules:
	JK_ff

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab4/JK-flipflop/tb/tb_JK-ff.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/JK-flipflop/tb/tb_JK-ff.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_JK_ff

Top level modules:
	tb_JK_ff

} {} {}}
