// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgBayer_dout,
        imgBayer_num_data_valid,
        imgBayer_fifo_cap,
        imgBayer_empty_n,
        imgBayer_read,
        imgG_din,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_full_n,
        imgG_write,
        p_lcssa51495159,
        p_lcssa51485157,
        p_lcssa51475155,
        p_lcssa51465153,
        p_lcssa51455151,
        p_lcssa49895031,
        p_lcssa49885029,
        p_lcssa49865027,
        p_lcssa49855025,
        p_lcssa49845023,
        p_lcssa49825021,
        p_lcssa49815019,
        p_lcssa49805017,
        p_lcssa49785015,
        p_lcssa49775013,
        p_lcssa49765011,
        p_lcssa49745009,
        p_lcssa49735007,
        p_lcssa49725005,
        p_lcssa49705003,
        loopWidth,
        empty,
        xor_r,
        cmp689,
        out_y,
        zext_ln275,
        cmp170,
        cmp84,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] imgBayer_dout;
input  [2:0] imgBayer_num_data_valid;
input  [2:0] imgBayer_fifo_cap;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [23:0] imgG_din;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_full_n;
output   imgG_write;
input  [7:0] p_lcssa51495159;
input  [7:0] p_lcssa51485157;
input  [7:0] p_lcssa51475155;
input  [7:0] p_lcssa51465153;
input  [7:0] p_lcssa51455151;
input  [7:0] p_lcssa49895031;
input  [7:0] p_lcssa49885029;
input  [7:0] p_lcssa49865027;
input  [7:0] p_lcssa49855025;
input  [7:0] p_lcssa49845023;
input  [7:0] p_lcssa49825021;
input  [7:0] p_lcssa49815019;
input  [7:0] p_lcssa49805017;
input  [7:0] p_lcssa49785015;
input  [7:0] p_lcssa49775013;
input  [7:0] p_lcssa49765011;
input  [7:0] p_lcssa49745009;
input  [7:0] p_lcssa49735007;
input  [7:0] p_lcssa49725005;
input  [7:0] p_lcssa49705003;
input  [16:0] loopWidth;
input  [0:0] empty;
input  [14:0] xor_r;
input  [0:0] cmp689;
input  [16:0] out_y;
input  [15:0] zext_ln275;
input  [0:0] cmp170;
input  [0:0] cmp84;
output  [7:0] p_out;
output   p_out_ap_vld;
output  [7:0] p_out1;
output   p_out1_ap_vld;
output  [7:0] p_out2;
output   p_out2_ap_vld;
output  [7:0] p_out3;
output   p_out3_ap_vld;
output  [7:0] p_out4;
output   p_out4_ap_vld;
output  [7:0] p_out5;
output   p_out5_ap_vld;
output  [7:0] p_out6;
output   p_out6_ap_vld;
output  [7:0] p_out7;
output   p_out7_ap_vld;
output  [7:0] p_out8;
output   p_out8_ap_vld;
output  [7:0] p_out9;
output   p_out9_ap_vld;
output  [7:0] p_out10;
output   p_out10_ap_vld;
output  [7:0] p_out11;
output   p_out11_ap_vld;
output  [7:0] p_out12;
output   p_out12_ap_vld;
output  [7:0] p_out13;
output   p_out13_ap_vld;
output  [7:0] p_out14;
output   p_out14_ap_vld;
output  [7:0] p_out15;
output   p_out15_ap_vld;
output  [7:0] p_out16;
output   p_out16_ap_vld;
output  [7:0] p_out17;
output   p_out17_ap_vld;
output  [7:0] p_out18;
output   p_out18_ap_vld;
output  [7:0] p_out19;
output   p_out19_ap_vld;

reg ap_idle;
reg imgG_write;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln318_reg_3698;
reg   [0:0] icmp_ln328_reg_3707;
wire   [0:0] cmp84_read_reg_3681;
reg    ap_predicate_op125_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_53_reg_3742;
reg   [0:0] tmp_53_reg_3742_pp0_iter18_reg;
reg    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln318_fu_936_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] DIV1_TABLE_address0;
wire   [9:0] DIV1_TABLE_q0;
wire   [9:0] DIV1_TABLE_address1;
wire   [9:0] DIV1_TABLE_q1;
wire   [9:0] DIV1_TABLE_address2;
wire   [9:0] DIV1_TABLE_q2;
wire   [9:0] DIV1_TABLE_address3;
wire   [9:0] DIV1_TABLE_q3;
wire   [11:0] DIV2_TABLE_address0;
wire   [17:0] DIV2_TABLE_q0;
wire    imgG_blk_n;
wire    ap_block_pp0_stage0;
wire    imgBayer_blk_n;
reg   [7:0] p_0_0_03845_44964_ph_reg_632;
reg   [7:0] g_2_reg_724;
reg   [7:0] g_2_reg_724_pp0_iter4_reg;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] g_2_reg_724_pp0_iter5_reg;
reg   [7:0] g_2_reg_724_pp0_iter6_reg;
reg   [7:0] g_2_reg_724_pp0_iter7_reg;
reg   [7:0] g_2_reg_724_pp0_iter8_reg;
reg   [7:0] g_2_reg_724_pp0_iter9_reg;
reg   [7:0] g_2_reg_724_pp0_iter10_reg;
reg   [7:0] g_2_reg_724_pp0_iter11_reg;
reg   [7:0] g_2_reg_724_pp0_iter12_reg;
reg   [7:0] g_2_reg_724_pp0_iter13_reg;
reg   [7:0] g_2_reg_724_pp0_iter14_reg;
reg   [7:0] g_2_reg_724_pp0_iter15_reg;
reg   [7:0] g_2_reg_724_pp0_iter16_reg;
reg   [7:0] g_2_reg_724_pp0_iter17_reg;
reg   [7:0] g_2_reg_724_pp0_iter18_reg;
wire   [0:0] cmp84_read_read_fu_328_p2;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter1_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter2_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter3_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter4_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter5_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter6_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter7_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter8_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter9_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter10_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter11_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter12_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter13_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter14_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter15_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter16_reg;
reg   [0:0] icmp_ln318_reg_3698_pp0_iter17_reg;
wire   [16:0] x_11_fu_942_p2;
reg   [16:0] x_11_reg_3702;
wire   [0:0] icmp_ln328_fu_958_p2;
reg   [0:0] icmp_ln328_reg_3707_pp0_iter1_reg;
reg   [0:0] icmp_ln328_reg_3707_pp0_iter2_reg;
wire   [0:0] cmp147_fu_964_p2;
reg   [0:0] cmp147_reg_3711;
reg   [0:0] cmp147_reg_3711_pp0_iter1_reg;
reg   [0:0] cmp147_reg_3711_pp0_iter2_reg;
wire   [0:0] icmp_ln439_fu_980_p2;
reg   [0:0] icmp_ln439_reg_3735;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter1_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter2_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter3_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter4_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter5_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter6_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter7_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter8_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter9_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter10_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter11_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter12_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter13_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter14_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter15_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter16_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter17_reg;
reg   [0:0] icmp_ln439_reg_3735_pp0_iter18_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter1_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter2_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter3_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter4_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter5_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter6_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter7_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter8_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter9_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter10_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter11_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter12_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter13_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter14_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter15_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter16_reg;
reg   [0:0] tmp_53_reg_3742_pp0_iter17_reg;
reg   [11:0] linebuf_yuv_1_addr_reg_3751;
reg   [11:0] linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg;
reg   [11:0] linebuf_yuv_2_addr_reg_3757;
reg   [11:0] linebuf_yuv_2_addr_reg_3757_pp0_iter2_reg;
reg   [11:0] linebuf_yuv_3_addr_reg_3763;
reg   [11:0] linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg;
reg   [7:0] p_load73_reg_3774;
reg   [7:0] p_load73_reg_3774_pp0_iter3_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter4_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter5_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter6_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter7_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter8_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter9_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter10_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter11_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter12_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter13_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter14_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter15_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter16_reg;
reg   [7:0] p_load73_reg_3774_pp0_iter17_reg;
reg   [7:0] p_load69_reg_3781;
reg   [7:0] p_load69_reg_3781_pp0_iter3_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter4_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter5_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter6_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter7_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter8_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter9_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter10_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter11_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter12_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter13_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter14_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter15_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter16_reg;
reg   [7:0] p_load69_reg_3781_pp0_iter17_reg;
reg   [7:0] p_load65_reg_3788;
reg   [7:0] p_load65_reg_3788_pp0_iter3_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter4_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter5_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter6_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter7_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter8_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter9_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter10_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter11_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter12_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter13_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter14_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter15_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter16_reg;
reg   [7:0] p_load65_reg_3788_pp0_iter17_reg;
reg   [7:0] LineBufVal_reg_3795;
reg   [7:0] LineBufVal_5_reg_3805;
reg   [7:0] LineBufVal_6_reg_3814;
reg   [7:0] LineBufVal_7_reg_3824;
reg   [7:0] p_load71_reg_3832;
reg   [7:0] p_load71_reg_3832_pp0_iter4_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter5_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter6_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter7_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter8_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter9_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter10_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter11_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter12_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter13_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter14_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter15_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter16_reg;
reg   [7:0] p_load71_reg_3832_pp0_iter17_reg;
reg   [7:0] p_load67_reg_3837;
reg   [7:0] p_load67_reg_3837_pp0_iter4_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter5_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter6_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter7_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter8_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter9_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter10_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter11_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter12_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter13_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter14_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter15_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter16_reg;
reg   [7:0] p_load67_reg_3837_pp0_iter17_reg;
reg   [7:0] p_load64_reg_3842;
reg   [7:0] p_load64_reg_3842_pp0_iter4_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter5_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter6_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter7_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter8_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter9_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter10_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter11_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter12_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter13_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter14_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter15_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter16_reg;
reg   [7:0] p_load64_reg_3842_pp0_iter17_reg;
reg   [7:0] p_load63_reg_3847;
reg   [7:0] p_load63_reg_3847_pp0_iter4_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter5_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter6_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter7_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter8_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter9_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter10_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter11_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter12_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter13_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter14_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter15_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter16_reg;
reg   [7:0] p_load63_reg_3847_pp0_iter17_reg;
reg   [7:0] p_load62_reg_3852;
reg   [7:0] p_load62_reg_3852_pp0_iter4_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter5_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter6_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter7_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter8_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter9_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter10_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter11_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter12_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter13_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter14_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter15_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter16_reg;
reg   [7:0] p_load62_reg_3852_pp0_iter17_reg;
reg   [7:0] p_load61_reg_3857;
reg   [7:0] p_load61_reg_3857_pp0_iter4_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter5_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter6_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter7_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter8_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter9_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter10_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter11_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter12_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter13_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter14_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter15_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter16_reg;
reg   [7:0] p_load61_reg_3857_pp0_iter17_reg;
reg   [7:0] p_load60_reg_3862;
reg   [7:0] p_load60_reg_3862_pp0_iter4_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter5_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter6_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter7_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter8_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter9_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter10_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter11_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter12_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter13_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter14_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter15_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter16_reg;
reg   [7:0] p_load60_reg_3862_pp0_iter17_reg;
reg   [7:0] p_load59_reg_3867;
reg   [7:0] p_load59_reg_3867_pp0_iter4_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter5_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter6_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter7_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter8_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter9_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter10_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter11_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter12_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter13_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter14_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter15_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter16_reg;
reg   [7:0] p_load59_reg_3867_pp0_iter17_reg;
reg   [7:0] p_load58_reg_3872;
reg   [7:0] p_load58_reg_3872_pp0_iter4_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter5_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter6_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter7_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter8_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter9_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter10_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter11_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter12_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter13_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter14_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter15_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter16_reg;
reg   [7:0] p_load58_reg_3872_pp0_iter17_reg;
reg   [7:0] p_load57_reg_3877;
reg   [7:0] p_load57_reg_3877_pp0_iter4_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter5_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter6_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter7_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter8_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter9_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter10_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter11_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter12_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter13_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter14_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter15_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter16_reg;
reg   [7:0] p_load57_reg_3877_pp0_iter17_reg;
reg   [7:0] p_load56_reg_3882;
reg   [7:0] p_load56_reg_3882_pp0_iter4_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter5_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter6_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter7_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter8_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter9_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter10_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter11_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter12_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter13_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter14_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter15_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter16_reg;
reg   [7:0] p_load56_reg_3882_pp0_iter17_reg;
reg   [7:0] p_load55_reg_3887;
reg   [7:0] p_load55_reg_3887_pp0_iter4_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter5_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter6_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter7_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter8_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter9_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter10_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter11_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter12_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter13_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter14_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter15_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter16_reg;
reg   [7:0] p_load55_reg_3887_pp0_iter17_reg;
reg   [7:0] p_load54_reg_3892;
reg   [7:0] p_load54_reg_3892_pp0_iter4_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter5_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter6_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter7_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter8_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter9_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter10_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter11_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter12_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter13_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter14_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter15_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter16_reg;
reg   [7:0] p_load54_reg_3892_pp0_iter17_reg;
reg   [7:0] p_load53_reg_3897;
reg   [7:0] p_load53_reg_3897_pp0_iter4_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter5_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter6_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter7_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter8_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter9_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter10_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter11_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter12_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter13_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter14_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter15_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter16_reg;
reg   [7:0] p_load53_reg_3897_pp0_iter17_reg;
reg   [7:0] p_load52_reg_3902;
reg   [7:0] p_load52_reg_3902_pp0_iter4_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter5_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter6_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter7_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter8_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter9_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter10_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter11_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter12_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter13_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter14_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter15_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter16_reg;
reg   [7:0] p_load52_reg_3902_pp0_iter17_reg;
reg   [7:0] p_load51_reg_3907;
reg   [7:0] p_load51_reg_3907_pp0_iter4_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter5_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter6_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter7_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter8_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter9_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter10_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter11_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter12_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter13_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter14_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter15_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter16_reg;
reg   [7:0] p_load51_reg_3907_pp0_iter17_reg;
reg   [7:0] p_load_reg_3912;
reg   [7:0] p_load_reg_3912_pp0_iter4_reg;
reg   [7:0] p_load_reg_3912_pp0_iter5_reg;
reg   [7:0] p_load_reg_3912_pp0_iter6_reg;
reg   [7:0] p_load_reg_3912_pp0_iter7_reg;
reg   [7:0] p_load_reg_3912_pp0_iter8_reg;
reg   [7:0] p_load_reg_3912_pp0_iter9_reg;
reg   [7:0] p_load_reg_3912_pp0_iter10_reg;
reg   [7:0] p_load_reg_3912_pp0_iter11_reg;
reg   [7:0] p_load_reg_3912_pp0_iter12_reg;
reg   [7:0] p_load_reg_3912_pp0_iter13_reg;
reg   [7:0] p_load_reg_3912_pp0_iter14_reg;
reg   [7:0] p_load_reg_3912_pp0_iter15_reg;
reg   [7:0] p_load_reg_3912_pp0_iter16_reg;
reg   [7:0] p_load_reg_3912_pp0_iter17_reg;
wire   [8:0] zext_ln450_1_fu_1295_p1;
reg   [8:0] zext_ln450_1_reg_3917;
wire   [8:0] zext_ln450_3_fu_1303_p1;
reg   [8:0] zext_ln450_3_reg_3922;
wire   [9:0] K_fu_1317_p2;
reg   [9:0] K_reg_3930;
wire   [9:0] K_1_fu_1353_p2;
reg   [9:0] K_1_reg_3935;
wire   [8:0] zext_ln452_1_fu_1371_p1;
reg   [8:0] zext_ln452_1_reg_3940;
wire   [9:0] K_2_fu_1385_p2;
reg   [9:0] K_2_reg_3945;
wire   [9:0] K_3_fu_1413_p2;
reg   [9:0] K_3_reg_3950;
wire   [9:0] K_4_fu_1445_p2;
reg   [9:0] K_4_reg_3955;
wire   [8:0] zext_ln455_2_fu_1467_p1;
reg   [8:0] zext_ln455_2_reg_3960;
wire   [9:0] K_5_fu_1481_p2;
reg   [9:0] K_5_reg_3965;
wire   [9:0] K_6_fu_1505_p2;
reg   [9:0] K_6_reg_3970;
wire   [9:0] K_7_fu_1537_p2;
reg   [9:0] K_7_reg_3975;
wire   [8:0] zext_ln458_1_fu_1543_p1;
reg   [8:0] zext_ln458_1_reg_3980;
wire   [8:0] add_ln458_fu_1547_p2;
reg   [8:0] add_ln458_reg_3985;
wire   [9:0] K_9_fu_1575_p2;
reg   [9:0] K_9_reg_3990;
wire   [8:0] add_ln460_fu_1585_p2;
reg   [8:0] add_ln460_reg_3995;
wire   [9:0] K_11_fu_1613_p2;
reg   [9:0] K_11_reg_4000;
wire  signed [10:0] sext_ln465_fu_1742_p1;
reg  signed [10:0] sext_ln465_reg_4005;
reg  signed [10:0] sext_ln465_reg_4005_pp0_iter5_reg;
wire  signed [10:0] sext_ln465_1_fu_1745_p1;
reg  signed [10:0] sext_ln465_1_reg_4011;
reg  signed [10:0] sext_ln465_1_reg_4011_pp0_iter5_reg;
wire  signed [10:0] sext_ln465_2_fu_1748_p1;
reg  signed [10:0] sext_ln465_2_reg_4016;
reg  signed [10:0] sext_ln465_2_reg_4016_pp0_iter5_reg;
wire  signed [10:0] sext_ln465_3_fu_1751_p1;
reg  signed [10:0] sext_ln465_3_reg_4021;
reg  signed [10:0] sext_ln465_3_reg_4021_pp0_iter5_reg;
wire  signed [11:0] ave_fu_1774_p2;
reg  signed [11:0] ave_reg_4027;
reg  signed [11:0] ave_reg_4027_pp0_iter5_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter6_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter7_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter8_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter9_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter10_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter11_reg;
reg  signed [11:0] ave_reg_4027_pp0_iter12_reg;
wire  signed [10:0] sext_ln466_fu_1780_p1;
reg  signed [10:0] sext_ln466_reg_4033;
wire  signed [10:0] sext_ln466_1_fu_1783_p1;
reg  signed [10:0] sext_ln466_1_reg_4038;
wire  signed [10:0] sext_ln466_2_fu_1786_p1;
reg  signed [10:0] sext_ln466_2_reg_4044;
wire  signed [10:0] sext_ln466_3_fu_1789_p1;
reg  signed [10:0] sext_ln466_3_reg_4050;
wire  signed [11:0] ave_1_fu_1812_p2;
reg  signed [11:0] ave_1_reg_4055;
reg  signed [11:0] ave_1_reg_4055_pp0_iter5_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter6_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter7_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter8_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter9_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter10_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter11_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter12_reg;
reg  signed [11:0] ave_1_reg_4055_pp0_iter13_reg;
wire  signed [10:0] sext_ln467_fu_1818_p1;
reg  signed [10:0] sext_ln467_reg_4060;
wire  signed [10:0] sext_ln467_1_fu_1821_p1;
reg  signed [10:0] sext_ln467_1_reg_4065;
wire  signed [11:0] ave_2_fu_1834_p2;
reg  signed [11:0] ave_2_reg_4070;
reg  signed [11:0] ave_2_reg_4070_pp0_iter5_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter6_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter7_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter8_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter9_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter10_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter11_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter12_reg;
reg  signed [11:0] ave_2_reg_4070_pp0_iter13_reg;
wire  signed [10:0] sext_ln468_fu_1840_p1;
reg  signed [10:0] sext_ln468_reg_4075;
reg  signed [10:0] sext_ln468_reg_4075_pp0_iter5_reg;
wire  signed [10:0] sext_ln468_1_fu_1844_p1;
reg  signed [10:0] sext_ln468_1_reg_4080;
reg  signed [10:0] sext_ln468_1_reg_4080_pp0_iter5_reg;
wire  signed [11:0] ave_3_fu_1868_p2;
reg  signed [11:0] ave_3_reg_4085;
reg  signed [11:0] ave_3_reg_4085_pp0_iter5_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter6_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter7_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter8_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter9_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter10_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter11_reg;
reg  signed [11:0] ave_3_reg_4085_pp0_iter12_reg;
reg   [0:0] tmp_26_reg_4091;
reg   [9:0] trunc_ln472_2_reg_4096;
reg   [0:0] tmp_27_reg_4101;
reg   [9:0] trunc_ln472_4_reg_4106;
reg   [9:0] trunc_ln472_5_reg_4111;
reg   [0:0] tmp_28_reg_4116;
reg   [9:0] trunc_ln472_7_reg_4121;
reg   [9:0] trunc_ln472_8_reg_4126;
reg   [0:0] tmp_29_reg_4131;
reg   [9:0] trunc_ln472_3_reg_4136;
reg   [7:0] SD_reg_4141;
reg   [7:0] SD_reg_4141_pp0_iter5_reg;
reg   [7:0] SD_reg_4141_pp0_iter6_reg;
reg   [7:0] SD_1_reg_4146;
reg   [7:0] SD_1_reg_4146_pp0_iter5_reg;
wire   [10:0] mean_fu_2174_p3;
reg   [10:0] mean_reg_4151;
wire   [10:0] mean_3_fu_2247_p3;
reg   [10:0] mean_3_reg_4159;
wire   [10:0] sub_ln477_fu_2254_p2;
reg   [10:0] sub_ln477_reg_4167;
wire   [9:0] trunc_ln61_12_fu_2259_p1;
reg   [9:0] trunc_ln61_12_reg_4172;
wire   [10:0] sub_ln477_1_fu_2263_p2;
reg   [10:0] sub_ln477_1_reg_4178;
wire   [9:0] trunc_ln61_13_fu_2268_p1;
reg   [9:0] trunc_ln61_13_reg_4183;
wire   [10:0] sub_ln477_2_fu_2272_p2;
reg   [10:0] sub_ln477_2_reg_4189;
wire   [9:0] trunc_ln61_14_fu_2277_p1;
reg   [9:0] trunc_ln61_14_reg_4194;
wire   [10:0] sub_ln477_3_fu_2281_p2;
reg   [10:0] sub_ln477_3_reg_4200;
wire   [9:0] trunc_ln61_15_fu_2286_p1;
reg   [9:0] trunc_ln61_15_reg_4205;
wire   [10:0] sub_ln478_fu_2290_p2;
reg   [10:0] sub_ln478_reg_4211;
wire   [9:0] trunc_ln61_16_fu_2295_p1;
reg   [9:0] trunc_ln61_16_reg_4216;
wire   [10:0] sub_ln478_1_fu_2299_p2;
reg   [10:0] sub_ln478_1_reg_4222;
wire   [9:0] trunc_ln61_17_fu_2304_p1;
reg   [9:0] trunc_ln61_17_reg_4227;
wire   [10:0] sub_ln478_2_fu_2308_p2;
reg   [10:0] sub_ln478_2_reg_4233;
wire   [9:0] trunc_ln61_18_fu_2313_p1;
reg   [9:0] trunc_ln61_18_reg_4238;
wire   [10:0] sub_ln478_3_fu_2317_p2;
reg   [10:0] sub_ln478_3_reg_4244;
wire   [9:0] trunc_ln61_19_fu_2322_p1;
reg   [9:0] trunc_ln61_19_reg_4249;
wire   [10:0] add_ln476_fu_2462_p2;
reg   [10:0] add_ln476_reg_4255;
wire   [10:0] add_ln476_1_fu_2468_p2;
reg   [10:0] add_ln476_1_reg_4260;
reg   [10:0] var_1_reg_4265;
reg   [10:0] var_2_reg_4270;
wire   [10:0] add_ln479_fu_2866_p2;
reg   [10:0] add_ln479_reg_4275;
wire   [10:0] add_ln479_1_fu_2872_p2;
reg   [10:0] add_ln479_1_reg_4280;
wire   [8:0] add_ln492_2_fu_2881_p2;
reg   [8:0] add_ln492_2_reg_4285;
reg   [9:0] var_quant_reg_4290;
reg   [9:0] var_quant_3_reg_4305;
reg   [7:0] w_3_reg_4315;
reg   [7:0] w_3_reg_4315_pp0_iter9_reg;
reg   [7:0] w_3_reg_4315_pp0_iter10_reg;
reg   [7:0] w_3_reg_4315_pp0_iter11_reg;
reg   [7:0] w_5_reg_4321;
reg   [7:0] w_5_reg_4321_pp0_iter9_reg;
reg   [7:0] w_5_reg_4321_pp0_iter10_reg;
reg   [7:0] w_5_reg_4321_pp0_iter11_reg;
wire   [8:0] w_8_fu_3047_p4;
reg   [8:0] w_8_reg_4332;
reg   [8:0] w_8_reg_4332_pp0_iter10_reg;
reg   [8:0] w_8_reg_4332_pp0_iter11_reg;
reg   [8:0] w_7_reg_4337;
reg   [8:0] w_7_reg_4337_pp0_iter10_reg;
reg   [8:0] w_7_reg_4337_pp0_iter11_reg;
wire   [9:0] add_ln495_1_fu_3087_p2;
reg   [9:0] add_ln495_1_reg_4343;
reg  signed [17:0] norm_reg_4353;
reg   [9:0] lshr_ln_reg_4361;
reg   [9:0] lshr_ln501_1_reg_4366;
reg   [9:0] lshr_ln501_1_reg_4366_pp0_iter13_reg;
reg   [9:0] lshr_ln501_2_reg_4371;
reg   [9:0] lshr_ln501_2_reg_4371_pp0_iter13_reg;
reg   [9:0] lshr_ln501_3_reg_4376;
wire   [21:0] mul_ln504_1_fu_3206_p2;
reg  signed [21:0] mul_ln504_1_reg_4401;
wire   [21:0] mul_ln504_2_fu_3212_p2;
reg  signed [21:0] mul_ln504_2_reg_4406;
wire   [23:0] add_ln504_2_fu_3230_p2;
reg   [23:0] add_ln504_2_reg_4421;
reg   [23:0] add_ln504_2_reg_4421_pp0_iter17_reg;
wire   [12:0] sub_ln504_1_fu_3259_p2;
reg   [12:0] sub_ln504_1_reg_4428;
wire   [7:0] select_ln510_fu_3365_p3;
reg   [7:0] select_ln510_reg_4433;
wire   [11:0] linebuf_yuv_3_address0;
wire   [11:0] linebuf_yuv_3_address1;
wire   [7:0] linebuf_yuv_3_q1;
wire   [11:0] linebuf_yuv_2_address0;
wire   [11:0] linebuf_yuv_2_address1;
wire   [7:0] linebuf_yuv_2_q1;
wire   [11:0] linebuf_yuv_1_address0;
wire   [11:0] linebuf_yuv_1_address1;
wire   [7:0] linebuf_yuv_1_q1;
wire   [11:0] linebuf_yuv_address0;
wire   [7:0] linebuf_yuv_q0;
reg   [7:0] ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_03845_44964_ph_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_03845_44964_ph_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632;
reg   [7:0] ap_phi_mux_empty_146_phi_fu_646_p4;
wire   [7:0] select_ln387_16_fu_1214_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_146_reg_643;
reg   [7:0] ap_phi_mux_empty_147_phi_fu_655_p4;
wire   [7:0] select_ln387_17_fu_1221_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_147_reg_652;
reg   [7:0] ap_phi_mux_empty_148_phi_fu_664_p4;
wire   [7:0] select_ln387_18_fu_1229_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_148_reg_661;
reg   [7:0] ap_phi_mux_empty_149_phi_fu_673_p4;
wire   [7:0] select_ln387_19_fu_1237_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_149_reg_670;
reg   [7:0] ap_phi_mux_empty_150_phi_fu_682_p4;
wire   [7:0] select_ln387_8_fu_1159_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_150_reg_679;
reg   [7:0] ap_phi_mux_empty_151_phi_fu_691_p4;
wire   [7:0] select_ln387_9_fu_1166_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_151_reg_688;
reg   [7:0] ap_phi_mux_empty_152_phi_fu_700_p4;
wire   [7:0] select_ln387_10_fu_1173_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_152_reg_697;
reg   [7:0] ap_phi_mux_empty_153_phi_fu_709_p4;
wire   [7:0] select_ln387_11_fu_1180_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_153_reg_706;
reg   [7:0] ap_phi_mux_empty_154_phi_fu_718_p4;
wire   [7:0] select_ln387_12_fu_1187_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_154_reg_715;
reg   [7:0] ap_phi_mux_g_2_phi_fu_727_p4;
wire   [7:0] select_ln387_13_fu_1193_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_g_2_reg_724;
reg   [7:0] ap_phi_mux_empty_155_phi_fu_737_p4;
wire   [7:0] select_ln387_14_fu_1200_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_155_reg_734;
reg   [7:0] ap_phi_mux_empty_156_phi_fu_746_p4;
wire   [7:0] select_ln387_15_fu_1207_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_156_reg_743;
reg   [7:0] ap_phi_mux_empty_157_phi_fu_755_p4;
wire   [7:0] select_ln387_fu_1104_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_157_reg_752;
reg   [7:0] ap_phi_mux_empty_158_phi_fu_764_p4;
wire   [7:0] select_ln387_1_fu_1111_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_158_reg_761;
reg   [7:0] ap_phi_mux_empty_159_phi_fu_773_p4;
wire   [7:0] select_ln387_2_fu_1118_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_159_reg_770;
reg   [7:0] ap_phi_mux_empty_160_phi_fu_782_p4;
wire   [7:0] select_ln387_3_fu_1125_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_160_reg_779;
reg   [7:0] ap_phi_mux_empty_161_phi_fu_791_p4;
wire   [7:0] select_ln387_4_fu_1132_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_161_reg_788;
reg   [7:0] ap_phi_mux_empty_162_phi_fu_800_p4;
wire   [7:0] select_ln387_5_fu_1138_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_162_reg_797;
reg   [7:0] ap_phi_mux_empty_163_phi_fu_809_p4;
wire   [7:0] select_ln387_6_fu_1145_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_163_reg_806;
reg   [7:0] ap_phi_mux_empty_164_phi_fu_818_p4;
wire   [7:0] select_ln387_7_fu_1152_p3;
wire   [7:0] ap_phi_reg_pp0_iter3_empty_164_reg_815;
wire   [63:0] zext_ln318_fu_1005_p1;
wire   [63:0] zext_ln493_1_fu_2978_p1;
wire   [63:0] zext_ln493_2_fu_2998_p1;
wire   [63:0] zext_ln493_fu_3019_p1;
wire   [63:0] zext_ln493_3_fu_3043_p1;
wire   [63:0] zext_ln497_fu_3105_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg   [16:0] x_fu_228;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_z;
reg   [7:0] empty_126_fu_232;
reg   [7:0] empty_127_fu_236;
reg   [7:0] empty_128_fu_240;
reg   [7:0] empty_129_fu_244;
reg   [7:0] empty_130_fu_248;
reg   [7:0] empty_131_fu_252;
reg   [7:0] empty_132_fu_256;
reg   [7:0] empty_133_fu_260;
reg   [7:0] empty_134_fu_264;
reg   [7:0] empty_135_fu_268;
reg   [7:0] empty_136_fu_272;
reg   [7:0] empty_137_fu_276;
reg   [7:0] empty_138_fu_280;
reg   [7:0] empty_139_fu_284;
reg   [7:0] empty_140_fu_288;
reg   [7:0] empty_141_fu_292;
reg   [7:0] empty_142_fu_296;
reg   [7:0] empty_143_fu_300;
reg   [7:0] empty_144_fu_304;
reg   [7:0] empty_145_fu_308;
reg    imgBayer_read_local;
wire   [23:0] or_ln587_3_fu_3401_p4;
wire    ap_block_pp0_stage0_01001;
reg    imgG_write_local;
reg    linebuf_yuv_ce0_local;
reg    linebuf_yuv_we0_local;
reg    linebuf_yuv_1_ce1_local;
reg    linebuf_yuv_1_we0_local;
wire   [7:0] PixBufVal_fu_1245_p3;
reg    linebuf_yuv_1_ce0_local;
reg    linebuf_yuv_2_ce1_local;
reg    linebuf_yuv_2_we0_local;
wire   [7:0] select_ln403_1_fu_1252_p3;
reg    linebuf_yuv_2_ce0_local;
reg    linebuf_yuv_3_ce1_local;
reg    linebuf_yuv_3_we0_local;
wire   [7:0] select_ln403_2_fu_1259_p3;
reg    linebuf_yuv_3_ce0_local;
reg    DIV1_TABLE_ce3_local;
reg    DIV1_TABLE_ce2_local;
reg    DIV1_TABLE_ce1_local;
reg    DIV1_TABLE_ce0_local;
reg    DIV2_TABLE_ce0_local;
wire   [16:0] out_x_fu_948_p2;
wire   [16:0] zext_ln275_cast_fu_824_p1;
wire   [0:0] trunc_ln279_fu_954_p1;
wire   [0:0] xor_ln439_fu_970_p2;
wire   [14:0] zext_ln439_fu_976_p1;
wire   [16:0] or_ln585_fu_986_p2;
wire   [8:0] shl_ln_fu_1283_p3;
wire   [9:0] zext_ln450_fu_1291_p1;
wire   [9:0] zext_ln450_4_fu_1307_p1;
wire   [9:0] sub_ln450_fu_1311_p2;
wire   [9:0] zext_ln450_2_fu_1299_p1;
wire   [8:0] shl_ln3_fu_1323_p3;
wire   [8:0] zext_ln451_2_fu_1339_p1;
wire   [8:0] add_ln451_fu_1343_p2;
wire   [9:0] zext_ln451_fu_1331_p1;
wire   [9:0] zext_ln451_3_fu_1349_p1;
wire   [8:0] shl_ln4_fu_1359_p3;
wire   [9:0] zext_ln452_fu_1367_p1;
wire   [9:0] zext_ln452_2_fu_1375_p1;
wire   [9:0] sub_ln452_fu_1379_p2;
wire   [9:0] zext_ln451_1_fu_1335_p1;
wire   [8:0] shl_ln5_fu_1391_p3;
wire   [8:0] add_ln453_fu_1403_p2;
wire   [9:0] zext_ln453_fu_1399_p1;
wire   [9:0] zext_ln453_1_fu_1409_p1;
wire   [8:0] shl_ln6_fu_1419_p3;
wire   [9:0] zext_ln454_fu_1427_p1;
wire   [9:0] zext_ln454_2_fu_1435_p1;
wire   [9:0] sub_ln454_fu_1439_p2;
wire   [8:0] shl_ln7_fu_1451_p3;
wire   [8:0] zext_ln454_1_fu_1431_p1;
wire   [8:0] add_ln455_fu_1471_p2;
wire   [9:0] zext_ln455_fu_1459_p1;
wire   [9:0] zext_ln455_3_fu_1477_p1;
wire   [8:0] shl_ln8_fu_1487_p3;
wire   [9:0] zext_ln456_fu_1495_p1;
wire   [9:0] zext_ln455_1_fu_1463_p1;
wire   [9:0] sub_ln456_fu_1499_p2;
wire   [8:0] shl_ln9_fu_1511_p3;
wire   [8:0] zext_ln457_1_fu_1523_p1;
wire   [8:0] add_ln457_fu_1527_p2;
wire   [9:0] zext_ln457_fu_1519_p1;
wire   [9:0] zext_ln457_2_fu_1533_p1;
wire   [8:0] shl_ln2_fu_1553_p3;
wire   [8:0] add_ln459_fu_1565_p2;
wire   [9:0] zext_ln459_fu_1561_p1;
wire   [9:0] zext_ln459_1_fu_1571_p1;
wire   [8:0] zext_ln460_1_fu_1581_p1;
wire   [8:0] shl_ln11_fu_1591_p3;
wire   [8:0] add_ln461_fu_1603_p2;
wire   [9:0] zext_ln461_fu_1599_p1;
wire   [9:0] zext_ln461_1_fu_1609_p1;
wire   [8:0] shl_ln1_fu_1700_p3;
wire   [9:0] zext_ln458_fu_1708_p1;
wire   [9:0] zext_ln458_2_fu_1712_p1;
wire   [8:0] shl_ln10_fu_1721_p3;
wire   [9:0] zext_ln460_fu_1729_p1;
wire   [9:0] zext_ln460_2_fu_1733_p1;
wire   [10:0] add_ln465_fu_1754_p2;
wire   [10:0] add_ln465_1_fu_1764_p2;
wire  signed [11:0] sext_ln465_5_fu_1770_p1;
wire  signed [11:0] sext_ln465_4_fu_1760_p1;
wire   [10:0] add_ln466_fu_1792_p2;
wire   [10:0] add_ln466_1_fu_1802_p2;
wire  signed [11:0] sext_ln466_5_fu_1808_p1;
wire  signed [11:0] sext_ln466_4_fu_1798_p1;
wire   [10:0] add_ln467_fu_1824_p2;
wire  signed [11:0] sext_ln467_2_fu_1830_p1;
wire   [9:0] K_8_fu_1715_p2;
wire   [9:0] K_10_fu_1736_p2;
wire   [10:0] add_ln468_fu_1848_p2;
wire   [10:0] add_ln468_1_fu_1858_p2;
wire  signed [11:0] sext_ln468_3_fu_1864_p1;
wire  signed [11:0] sext_ln468_2_fu_1854_p1;
wire   [11:0] sub_ln472_2_fu_1900_p2;
wire   [11:0] sub_ln472_4_fu_1934_p2;
wire   [8:0] sub_ln483_fu_1978_p2;
wire   [7:0] trunc_ln61_24_fu_1982_p1;
wire   [0:0] tmp_46_fu_1992_p3;
wire   [7:0] sub_ln61_24_fu_1986_p2;
wire   [7:0] select_ln61_16_fu_2000_p3;
wire   [8:0] sub_ln483_1_fu_2012_p2;
wire   [7:0] trunc_ln61_25_fu_2016_p1;
wire   [0:0] tmp_47_fu_2026_p3;
wire   [7:0] sub_ln61_25_fu_2020_p2;
wire   [7:0] select_ln61_17_fu_2034_p3;
wire   [8:0] zext_ln483_fu_2008_p1;
wire   [8:0] zext_ln483_1_fu_2042_p1;
wire   [8:0] add_ln483_fu_2046_p2;
wire   [8:0] sub_ln484_fu_2062_p2;
wire   [7:0] trunc_ln61_26_fu_2066_p1;
wire   [0:0] tmp_48_fu_2076_p3;
wire   [7:0] sub_ln61_26_fu_2070_p2;
wire   [7:0] select_ln61_18_fu_2084_p3;
wire   [8:0] sub_ln484_1_fu_2096_p2;
wire   [7:0] trunc_ln61_27_fu_2100_p1;
wire   [0:0] tmp_49_fu_2110_p3;
wire   [7:0] sub_ln61_27_fu_2104_p2;
wire   [7:0] select_ln61_19_fu_2118_p3;
wire   [8:0] zext_ln484_fu_2092_p1;
wire   [8:0] zext_ln484_1_fu_2126_p1;
wire   [8:0] add_ln484_fu_2130_p2;
wire   [11:0] sub_ln472_fu_2146_p2;
wire   [9:0] trunc_ln472_1_fu_2151_p4;
wire  signed [10:0] sext_ln472_1_fu_2161_p1;
wire   [10:0] sub_ln472_1_fu_2168_p2;
wire  signed [10:0] sext_ln472_3_fu_2165_p1;
wire  signed [10:0] sext_ln472_5_fu_2181_p1;
wire   [10:0] sub_ln472_3_fu_2187_p2;
wire  signed [10:0] sext_ln472_7_fu_2184_p1;
wire  signed [10:0] sext_ln472_8_fu_2200_p1;
wire   [10:0] sub_ln472_5_fu_2206_p2;
wire  signed [10:0] sext_ln472_9_fu_2203_p1;
wire   [11:0] sub_ln472_6_fu_2219_p2;
wire   [9:0] trunc_ln472_s_fu_2224_p4;
wire  signed [10:0] sext_ln472_10_fu_2234_p1;
wire   [10:0] sub_ln472_7_fu_2241_p2;
wire  signed [10:0] sext_ln472_11_fu_2238_p1;
wire   [10:0] mean_1_fu_2193_p3;
wire   [10:0] mean_2_fu_2212_p3;
wire   [10:0] sub_ln476_fu_2326_p2;
wire   [9:0] trunc_ln61_fu_2330_p1;
wire   [0:0] tmp_30_fu_2340_p3;
wire   [9:0] sub_ln61_fu_2334_p2;
wire   [9:0] select_ln61_fu_2348_p3;
wire   [10:0] sub_ln476_1_fu_2360_p2;
wire   [9:0] trunc_ln61_9_fu_2364_p1;
wire   [0:0] tmp_31_fu_2374_p3;
wire   [9:0] sub_ln61_9_fu_2368_p2;
wire   [9:0] select_ln61_1_fu_2382_p3;
wire   [10:0] sub_ln476_2_fu_2394_p2;
wire   [9:0] trunc_ln61_10_fu_2398_p1;
wire   [0:0] tmp_32_fu_2408_p3;
wire   [9:0] sub_ln61_10_fu_2402_p2;
wire   [9:0] select_ln61_2_fu_2416_p3;
wire   [10:0] sub_ln476_3_fu_2428_p2;
wire   [9:0] trunc_ln61_11_fu_2432_p1;
wire   [0:0] tmp_33_fu_2442_p3;
wire   [9:0] sub_ln61_11_fu_2436_p2;
wire   [9:0] select_ln61_3_fu_2450_p3;
wire   [10:0] zext_ln476_3_fu_2458_p1;
wire   [10:0] zext_ln476_1_fu_2390_p1;
wire   [10:0] zext_ln476_fu_2356_p1;
wire   [10:0] zext_ln476_2_fu_2424_p1;
wire   [0:0] tmp_34_fu_2479_p3;
wire   [9:0] sub_ln61_12_fu_2474_p2;
wire   [9:0] select_ln61_4_fu_2486_p3;
wire   [0:0] tmp_35_fu_2502_p3;
wire   [9:0] sub_ln61_13_fu_2497_p2;
wire   [9:0] select_ln61_5_fu_2509_p3;
wire   [0:0] tmp_36_fu_2525_p3;
wire   [9:0] sub_ln61_14_fu_2520_p2;
wire   [9:0] select_ln61_6_fu_2532_p3;
wire   [0:0] tmp_37_fu_2548_p3;
wire   [9:0] sub_ln61_15_fu_2543_p2;
wire   [9:0] select_ln61_7_fu_2555_p3;
wire   [10:0] zext_ln477_3_fu_2562_p1;
wire   [10:0] zext_ln477_1_fu_2516_p1;
wire   [10:0] add_ln477_fu_2566_p2;
wire   [10:0] zext_ln477_fu_2493_p1;
wire   [10:0] zext_ln477_2_fu_2539_p1;
wire   [10:0] add_ln477_1_fu_2576_p2;
wire   [11:0] zext_ln477_5_fu_2582_p1;
wire   [11:0] zext_ln477_4_fu_2572_p1;
wire   [11:0] add_ln477_2_fu_2586_p2;
wire   [0:0] tmp_38_fu_2607_p3;
wire   [9:0] sub_ln61_16_fu_2602_p2;
wire   [9:0] select_ln61_8_fu_2614_p3;
wire   [0:0] tmp_39_fu_2630_p3;
wire   [9:0] sub_ln61_17_fu_2625_p2;
wire   [9:0] select_ln61_9_fu_2637_p3;
wire   [0:0] tmp_40_fu_2653_p3;
wire   [9:0] sub_ln61_18_fu_2648_p2;
wire   [9:0] select_ln61_10_fu_2660_p3;
wire   [0:0] tmp_41_fu_2676_p3;
wire   [9:0] sub_ln61_19_fu_2671_p2;
wire   [9:0] select_ln61_11_fu_2683_p3;
wire   [10:0] zext_ln478_3_fu_2690_p1;
wire   [10:0] zext_ln478_1_fu_2644_p1;
wire   [10:0] add_ln478_fu_2694_p2;
wire   [10:0] zext_ln478_fu_2621_p1;
wire   [10:0] zext_ln478_2_fu_2667_p1;
wire   [10:0] add_ln478_1_fu_2704_p2;
wire   [11:0] zext_ln478_5_fu_2710_p1;
wire   [11:0] zext_ln478_4_fu_2700_p1;
wire   [11:0] add_ln478_2_fu_2714_p2;
wire   [10:0] sub_ln479_fu_2730_p2;
wire   [9:0] trunc_ln61_20_fu_2734_p1;
wire   [0:0] tmp_42_fu_2744_p3;
wire   [9:0] sub_ln61_20_fu_2738_p2;
wire   [9:0] select_ln61_12_fu_2752_p3;
wire   [10:0] sub_ln479_1_fu_2764_p2;
wire   [9:0] trunc_ln61_21_fu_2768_p1;
wire   [0:0] tmp_43_fu_2778_p3;
wire   [9:0] sub_ln61_21_fu_2772_p2;
wire   [9:0] select_ln61_13_fu_2786_p3;
wire   [10:0] sub_ln479_2_fu_2798_p2;
wire   [9:0] trunc_ln61_22_fu_2802_p1;
wire   [0:0] tmp_44_fu_2812_p3;
wire   [9:0] sub_ln61_22_fu_2806_p2;
wire   [9:0] select_ln61_14_fu_2820_p3;
wire   [10:0] sub_ln479_3_fu_2832_p2;
wire   [9:0] trunc_ln61_23_fu_2836_p1;
wire   [0:0] tmp_45_fu_2846_p3;
wire   [9:0] sub_ln61_23_fu_2840_p2;
wire   [9:0] select_ln61_15_fu_2854_p3;
wire   [10:0] zext_ln479_3_fu_2862_p1;
wire   [10:0] zext_ln479_1_fu_2794_p1;
wire   [10:0] zext_ln479_fu_2760_p1;
wire   [10:0] zext_ln479_2_fu_2828_p1;
wire   [8:0] zext_ln484_2_fu_2878_p1;
wire   [11:0] zext_ln476_5_fu_2890_p1;
wire   [11:0] zext_ln476_4_fu_2887_p1;
wire   [11:0] add_ln476_2_fu_2893_p2;
wire   [11:0] zext_ln479_5_fu_2912_p1;
wire   [11:0] zext_ln479_4_fu_2909_p1;
wire   [11:0] add_ln479_2_fu_2915_p2;
wire   [8:0] zext_ln483_2_fu_2931_p1;
wire   [8:0] add_ln492_fu_2934_p2;
wire   [10:0] zext_ln492_fu_2940_p1;
wire   [10:0] var_fu_2899_p4;
wire   [10:0] add_ln492_1_fu_2944_p2;
wire   [10:0] zext_ln492_1_fu_2960_p1;
wire   [10:0] add_ln492_3_fu_2963_p2;
wire   [9:0] var_quant_1_fu_2968_p4;
wire   [10:0] add_ln492_4_fu_2983_p2;
wire   [9:0] var_quant_2_fu_2988_p4;
wire   [10:0] var_3_fu_2921_p4;
wire   [10:0] add_ln492_5_fu_3003_p2;
wire   [8:0] zext_ln488_1_fu_3061_p1;
wire   [8:0] zext_ln488_2_fu_3064_p1;
wire   [8:0] add_ln495_fu_3077_p2;
wire   [9:0] zext_ln495_1_fu_3083_p1;
wire   [9:0] zext_ln494_fu_3057_p1;
wire   [10:0] zext_ln495_fu_3096_p1;
wire   [10:0] zext_ln488_fu_3093_p1;
wire   [10:0] sw_1_fu_3099_p2;
wire   [8:0] mul_ln501_fu_3113_p1;
wire   [17:0] mul_ln501_fu_3113_p2;
wire   [7:0] mul_ln501_1_fu_3131_p1;
wire   [17:0] mul_ln501_1_fu_3131_p2;
wire   [7:0] mul_ln501_2_fu_3149_p1;
wire   [17:0] mul_ln501_2_fu_3149_p2;
wire   [8:0] mul_ln501_3_fu_3167_p1;
wire   [17:0] mul_ln501_3_fu_3167_p2;
wire   [9:0] mul_ln504_1_fu_3206_p1;
wire   [9:0] mul_ln504_2_fu_3212_p1;
wire  signed [22:0] grp_fu_3520_p3;
wire  signed [22:0] grp_fu_3511_p3;
wire  signed [23:0] sext_ln504_5_fu_3227_p1;
wire  signed [23:0] sext_ln504_4_fu_3224_p1;
wire   [23:0] sub_ln504_fu_3236_p2;
wire   [10:0] trunc_ln504_1_fu_3241_p4;
wire  signed [11:0] sext_ln504_6_fu_3251_p1;
wire   [12:0] zext_ln504_5_fu_3255_p1;
wire   [10:0] trunc_ln504_2_fu_3276_p4;
wire  signed [11:0] sext_ln504_8_fu_3285_p1;
wire   [0:0] tmp_50_fu_3269_p3;
wire   [12:0] zext_ln504_6_fu_3289_p1;
wire   [12:0] select_ln504_fu_3293_p3;
wire  signed [13:0] sext_ln504_7_fu_3300_p1;
wire   [13:0] zext_ln504_4_fu_3265_p1;
wire   [13:0] g_fu_3304_p2;
wire   [13:0] g_1_fu_3310_p3;
wire   [5:0] tmp_52_fu_3325_p4;
wire   [0:0] tmp_51_fu_3317_p3;
wire   [0:0] xor_ln510_fu_3345_p2;
wire   [0:0] icmp_ln510_fu_3335_p2;
wire   [0:0] or_ln510_fu_3359_p2;
wire   [7:0] select_ln510_1_fu_3351_p3;
wire   [7:0] trunc_ln510_fu_3341_p1;
wire   [7:0] select_ln506_fu_3373_p3;
wire   [7:0] select_ln507_fu_3380_p3;
wire   [7:0] outpix_0_2_0_0_0_load_fu_3394_p3;
wire   [7:0] outpix_0_0_0_0_0_load_fu_3387_p3;
wire   [9:0] grp_fu_3511_p1;
wire   [9:0] grp_fu_3520_p1;
wire    ap_continue_int;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op126_store_state2;
reg    ap_enable_operation_126;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op118_load_state2;
reg    ap_enable_operation_118;
reg    ap_predicate_op131_load_state3;
reg    ap_enable_operation_131;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op120_load_state2;
reg    ap_enable_operation_120;
reg    ap_predicate_op132_load_state3;
reg    ap_enable_operation_132;
reg    ap_predicate_op186_store_state4;
reg    ap_enable_operation_186;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op122_load_state2;
reg    ap_enable_operation_122;
reg    ap_predicate_op133_load_state3;
reg    ap_enable_operation_133;
reg    ap_predicate_op185_store_state4;
reg    ap_enable_operation_185;
reg    ap_predicate_op124_load_state2;
reg    ap_enable_operation_124;
reg    ap_predicate_op134_load_state3;
reg    ap_enable_operation_134;
reg    ap_predicate_op184_store_state4;
reg    ap_enable_operation_184;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [19:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [23:0] pf_imgG_U_data_out;
wire    pf_imgG_U_data_out_vld;
wire    pf_imgG_U_pf_ready;
wire    pf_imgG_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_imgBayer;
reg    ap_frp_data_issued_nxt_imgBayer_op125;
reg   [4:0] ap_frp_data_req_imgBayer;
reg   [0:0] ap_frp_data_req_imgBayer_op125;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_all_done;
wire   [21:0] grp_fu_3511_p10;
wire   [21:0] grp_fu_3520_p10;
wire   [17:0] mul_ln501_1_fu_3131_p10;
wire   [17:0] mul_ln501_2_fu_3149_p10;
wire   [17:0] mul_ln501_3_fu_3167_p10;
wire   [17:0] mul_ln501_fu_3113_p10;
wire   [21:0] mul_ln504_1_fu_3206_p10;
wire   [21:0] mul_ln504_2_fu_3212_p10;
reg    ap_condition_3241;
reg    ap_condition_3267;
reg    ap_condition_3270;
reg    ap_condition_1225;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 x_fu_228 = 17'd0;
#0 empty_126_fu_232 = 8'd0;
#0 empty_127_fu_236 = 8'd0;
#0 empty_128_fu_240 = 8'd0;
#0 empty_129_fu_244 = 8'd0;
#0 empty_130_fu_248 = 8'd0;
#0 empty_131_fu_252 = 8'd0;
#0 empty_132_fu_256 = 8'd0;
#0 empty_133_fu_260 = 8'd0;
#0 empty_134_fu_264 = 8'd0;
#0 empty_135_fu_268 = 8'd0;
#0 empty_136_fu_272 = 8'd0;
#0 empty_137_fu_276 = 8'd0;
#0 empty_138_fu_280 = 8'd0;
#0 empty_139_fu_284 = 8'd0;
#0 empty_140_fu_288 = 8'd0;
#0 empty_141_fu_292 = 8'd0;
#0 empty_142_fu_296 = 8'd0;
#0 empty_143_fu_300 = 8'd0;
#0 empty_144_fu_304 = 8'd0;
#0 empty_145_fu_308 = 8'd0;
#0 ap_frp_data_req_imgBayer = 5'd0;
#0 pf_all_done = 1'b0;
end

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
DIV1_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV1_TABLE_address0),
    .ce0(DIV1_TABLE_ce0_local),
    .q0(DIV1_TABLE_q0),
    .address1(DIV1_TABLE_address1),
    .ce1(DIV1_TABLE_ce1_local),
    .q1(DIV1_TABLE_q1),
    .address2(DIV1_TABLE_address2),
    .ce2(DIV1_TABLE_ce2_local),
    .q2(DIV1_TABLE_q2),
    .address3(DIV1_TABLE_address3),
    .ce3(DIV1_TABLE_ce3_local),
    .q3(DIV1_TABLE_q3)
);

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DIV2_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV2_TABLE_address0),
    .ce0(DIV2_TABLE_ce0_local),
    .q0(DIV2_TABLE_q0)
);

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
linebuf_yuv_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_3_address0),
    .ce0(linebuf_yuv_3_ce0_local),
    .we0(linebuf_yuv_3_we0_local),
    .d0(select_ln403_2_fu_1259_p3),
    .address1(linebuf_yuv_3_address1),
    .ce1(linebuf_yuv_3_ce1_local),
    .q1(linebuf_yuv_3_q1)
);

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
linebuf_yuv_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_2_address0),
    .ce0(linebuf_yuv_2_ce0_local),
    .we0(linebuf_yuv_2_we0_local),
    .d0(select_ln403_1_fu_1252_p3),
    .address1(linebuf_yuv_2_address1),
    .ce1(linebuf_yuv_2_ce1_local),
    .q1(linebuf_yuv_2_q1)
);

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
linebuf_yuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_1_address0),
    .ce0(linebuf_yuv_1_ce0_local),
    .we0(linebuf_yuv_1_we0_local),
    .d0(PixBufVal_fu_1245_p3),
    .address1(linebuf_yuv_1_address1),
    .ce1(linebuf_yuv_1_ce1_local),
    .q1(linebuf_yuv_1_q1)
);

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
linebuf_yuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_address0),
    .ce0(linebuf_yuv_ce0_local),
    .we0(linebuf_yuv_we0_local),
    .d0(imgBayer_dout),
    .q0(linebuf_yuv_q0)
);

kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U55(
    .din0(norm_reg_4353),
    .din1(mul_ln501_fu_3113_p1),
    .dout(mul_ln501_fu_3113_p2)
);

kria_starter_kit_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U56(
    .din0(norm_reg_4353),
    .din1(mul_ln501_1_fu_3131_p1),
    .dout(mul_ln501_1_fu_3131_p2)
);

kria_starter_kit_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U57(
    .din0(norm_reg_4353),
    .din1(mul_ln501_2_fu_3149_p1),
    .dout(mul_ln501_2_fu_3149_p2)
);

kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U58(
    .din0(norm_reg_4353),
    .din1(mul_ln501_3_fu_3167_p1),
    .dout(mul_ln501_3_fu_3167_p2)
);

kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_12s_10ns_22_1_1_U59(
    .din0(ave_1_reg_4055_pp0_iter13_reg),
    .din1(mul_ln504_1_fu_3206_p1),
    .dout(mul_ln504_1_fu_3206_p2)
);

kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_12s_10ns_22_1_1_U60(
    .din0(ave_2_reg_4070_pp0_iter13_reg),
    .din1(mul_ln504_2_fu_3212_p1),
    .dout(mul_ln504_2_fu_3212_p2)
);

kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_3_reg_4085_pp0_iter12_reg),
    .din1(grp_fu_3511_p1),
    .din2(mul_ln504_2_reg_4406),
    .ce(1'b1),
    .dout(grp_fu_3511_p3)
);

kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_reg_4027_pp0_iter12_reg),
    .din1(grp_fu_3520_p1),
    .din2(mul_ln504_1_reg_4401),
    .ce(1'b1),
    .dout(grp_fu_3520_p3)
);

kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid #(
    .PipelineLatency( 20 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( 3 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

kria_starter_kit_v_demosaic_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 20 ),
    .PipelineII( 1 ),
    .DataWidth( 24 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_imgG_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(or_ln587_3_fu_3401_p4),
    .data_out(pf_imgG_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(imgG_write_local),
    .data_out_vld(pf_imgG_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_imgG_U_pf_ready),
    .pf_done(pf_imgG_U_pf_done),
    .data_out_read(imgG_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_imgBayer <= 5'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b0)) begin
            ap_frp_data_req_imgBayer <= (ap_frp_data_req_imgBayer - ap_frp_data_next_issued_imgBayer);
        end else begin
            ap_frp_data_req_imgBayer <= ((ap_frp_data_req_imgBayer + ap_frp_data_req_imgBayer_op125) - ap_frp_data_next_issued_imgBayer);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_imgG_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_3241)) begin
            ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 <= imgBayer_dout;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 <= ap_phi_reg_pp0_iter1_p_0_0_03845_44964_ph_reg_632;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_126_fu_232 <= p_lcssa51455151;
        end else if ((1'b1 == ap_condition_3267)) begin
            empty_126_fu_232 <= linebuf_yuv_3_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_127_fu_236 <= p_lcssa51465153;
        end else if ((1'b1 == ap_condition_3270)) begin
            empty_127_fu_236 <= LineBufVal_6_reg_3814;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_128_fu_240 <= p_lcssa51475155;
        end else if ((1'b1 == ap_condition_3267)) begin
            empty_128_fu_240 <= linebuf_yuv_1_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_129_fu_244 <= p_lcssa51485157;
        end else if ((1'b1 == ap_condition_3270)) begin
            empty_129_fu_244 <= LineBufVal_reg_3795;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_130_fu_248 <= p_lcssa51495159;
        end else if ((1'b1 == ap_condition_3267)) begin
            empty_130_fu_248 <= ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_131_fu_252 <= p_lcssa49705003;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_131_fu_252 <= ap_phi_mux_empty_164_phi_fu_818_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_132_fu_256 <= p_lcssa49725005;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_132_fu_256 <= ap_phi_mux_empty_162_phi_fu_800_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_133_fu_260 <= p_lcssa49735007;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_133_fu_260 <= ap_phi_mux_empty_161_phi_fu_791_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_134_fu_264 <= p_lcssa49745009;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_134_fu_264 <= ap_phi_mux_empty_160_phi_fu_782_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_135_fu_268 <= p_lcssa49765011;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_135_fu_268 <= ap_phi_mux_empty_158_phi_fu_764_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_136_fu_272 <= p_lcssa49775013;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_136_fu_272 <= ap_phi_mux_empty_157_phi_fu_755_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_137_fu_276 <= p_lcssa49785015;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_137_fu_276 <= ap_phi_mux_empty_156_phi_fu_746_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_138_fu_280 <= p_lcssa49805017;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_138_fu_280 <= ap_phi_mux_g_2_phi_fu_727_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_139_fu_284 <= p_lcssa49815019;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_139_fu_284 <= ap_phi_mux_empty_154_phi_fu_718_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_140_fu_288 <= p_lcssa49825021;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_140_fu_288 <= ap_phi_mux_empty_153_phi_fu_709_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_141_fu_292 <= p_lcssa49845023;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_141_fu_292 <= ap_phi_mux_empty_151_phi_fu_691_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_142_fu_296 <= p_lcssa49855025;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_142_fu_296 <= ap_phi_mux_empty_150_phi_fu_682_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_143_fu_300 <= p_lcssa49865027;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_143_fu_300 <= ap_phi_mux_empty_149_phi_fu_673_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_144_fu_304 <= p_lcssa49885029;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_144_fu_304 <= ap_phi_mux_empty_147_phi_fu_655_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_145_fu_308 <= p_lcssa49895031;
        end else if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_145_fu_308 <= ap_phi_mux_empty_146_phi_fu_646_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0))) begin
            g_2_reg_724 <= empty_139_fu_284;
        end else if (((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0))) begin
            g_2_reg_724 <= select_ln387_13_fu_1193_p3;
        end else if (~(icmp_ln318_reg_3698_pp0_iter2_reg == 1'd1)) begin
            g_2_reg_724 <= ap_phi_reg_pp0_iter3_g_2_reg_724;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1225)) begin
            p_0_0_03845_44964_ph_reg_632 <= linebuf_yuv_q0;
        end else if ((1'b1 == 1'b1)) begin
            p_0_0_03845_44964_ph_reg_632 <= ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln318_fu_936_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_fu_228 <= x_11_fu_942_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_fu_228 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        K_11_reg_4000 <= K_11_fu_1613_p2;
        K_1_reg_3935 <= K_1_fu_1353_p2;
        K_2_reg_3945 <= K_2_fu_1385_p2;
        K_3_reg_3950 <= K_3_fu_1413_p2;
        K_4_reg_3955 <= K_4_fu_1445_p2;
        K_5_reg_3965 <= K_5_fu_1481_p2;
        K_6_reg_3970 <= K_6_fu_1505_p2;
        K_7_reg_3975 <= K_7_fu_1537_p2;
        K_9_reg_3990 <= K_9_fu_1575_p2;
        K_reg_3930 <= K_fu_1317_p2;
        SD_1_reg_4146 <= {{add_ln484_fu_2130_p2[8:1]}};
        SD_1_reg_4146_pp0_iter5_reg <= SD_1_reg_4146;
        SD_reg_4141 <= {{add_ln483_fu_2046_p2[8:1]}};
        SD_reg_4141_pp0_iter5_reg <= SD_reg_4141;
        SD_reg_4141_pp0_iter6_reg <= SD_reg_4141_pp0_iter5_reg;
        add_ln458_reg_3985 <= add_ln458_fu_1547_p2;
        add_ln460_reg_3995 <= add_ln460_fu_1585_p2;
        add_ln476_1_reg_4260 <= add_ln476_1_fu_2468_p2;
        add_ln476_reg_4255 <= add_ln476_fu_2462_p2;
        add_ln479_1_reg_4280 <= add_ln479_1_fu_2872_p2;
        add_ln479_reg_4275 <= add_ln479_fu_2866_p2;
        add_ln492_2_reg_4285 <= add_ln492_2_fu_2881_p2;
        add_ln495_1_reg_4343 <= add_ln495_1_fu_3087_p2;
        add_ln504_2_reg_4421 <= add_ln504_2_fu_3230_p2;
        add_ln504_2_reg_4421_pp0_iter17_reg <= add_ln504_2_reg_4421;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ave_1_reg_4055 <= ave_1_fu_1812_p2;
        ave_1_reg_4055_pp0_iter10_reg <= ave_1_reg_4055_pp0_iter9_reg;
        ave_1_reg_4055_pp0_iter11_reg <= ave_1_reg_4055_pp0_iter10_reg;
        ave_1_reg_4055_pp0_iter12_reg <= ave_1_reg_4055_pp0_iter11_reg;
        ave_1_reg_4055_pp0_iter13_reg <= ave_1_reg_4055_pp0_iter12_reg;
        ave_1_reg_4055_pp0_iter5_reg <= ave_1_reg_4055;
        ave_1_reg_4055_pp0_iter6_reg <= ave_1_reg_4055_pp0_iter5_reg;
        ave_1_reg_4055_pp0_iter7_reg <= ave_1_reg_4055_pp0_iter6_reg;
        ave_1_reg_4055_pp0_iter8_reg <= ave_1_reg_4055_pp0_iter7_reg;
        ave_1_reg_4055_pp0_iter9_reg <= ave_1_reg_4055_pp0_iter8_reg;
        ave_2_reg_4070 <= ave_2_fu_1834_p2;
        ave_2_reg_4070_pp0_iter10_reg <= ave_2_reg_4070_pp0_iter9_reg;
        ave_2_reg_4070_pp0_iter11_reg <= ave_2_reg_4070_pp0_iter10_reg;
        ave_2_reg_4070_pp0_iter12_reg <= ave_2_reg_4070_pp0_iter11_reg;
        ave_2_reg_4070_pp0_iter13_reg <= ave_2_reg_4070_pp0_iter12_reg;
        ave_2_reg_4070_pp0_iter5_reg <= ave_2_reg_4070;
        ave_2_reg_4070_pp0_iter6_reg <= ave_2_reg_4070_pp0_iter5_reg;
        ave_2_reg_4070_pp0_iter7_reg <= ave_2_reg_4070_pp0_iter6_reg;
        ave_2_reg_4070_pp0_iter8_reg <= ave_2_reg_4070_pp0_iter7_reg;
        ave_2_reg_4070_pp0_iter9_reg <= ave_2_reg_4070_pp0_iter8_reg;
        ave_3_reg_4085 <= ave_3_fu_1868_p2;
        ave_3_reg_4085_pp0_iter10_reg <= ave_3_reg_4085_pp0_iter9_reg;
        ave_3_reg_4085_pp0_iter11_reg <= ave_3_reg_4085_pp0_iter10_reg;
        ave_3_reg_4085_pp0_iter12_reg <= ave_3_reg_4085_pp0_iter11_reg;
        ave_3_reg_4085_pp0_iter5_reg <= ave_3_reg_4085;
        ave_3_reg_4085_pp0_iter6_reg <= ave_3_reg_4085_pp0_iter5_reg;
        ave_3_reg_4085_pp0_iter7_reg <= ave_3_reg_4085_pp0_iter6_reg;
        ave_3_reg_4085_pp0_iter8_reg <= ave_3_reg_4085_pp0_iter7_reg;
        ave_3_reg_4085_pp0_iter9_reg <= ave_3_reg_4085_pp0_iter8_reg;
        ave_reg_4027 <= ave_fu_1774_p2;
        ave_reg_4027_pp0_iter10_reg <= ave_reg_4027_pp0_iter9_reg;
        ave_reg_4027_pp0_iter11_reg <= ave_reg_4027_pp0_iter10_reg;
        ave_reg_4027_pp0_iter12_reg <= ave_reg_4027_pp0_iter11_reg;
        ave_reg_4027_pp0_iter5_reg <= ave_reg_4027;
        ave_reg_4027_pp0_iter6_reg <= ave_reg_4027_pp0_iter5_reg;
        ave_reg_4027_pp0_iter7_reg <= ave_reg_4027_pp0_iter6_reg;
        ave_reg_4027_pp0_iter8_reg <= ave_reg_4027_pp0_iter7_reg;
        ave_reg_4027_pp0_iter9_reg <= ave_reg_4027_pp0_iter8_reg;
        cmp147_reg_3711_pp0_iter2_reg <= cmp147_reg_3711_pp0_iter1_reg;
        g_2_reg_724_pp0_iter10_reg <= g_2_reg_724_pp0_iter9_reg;
        g_2_reg_724_pp0_iter11_reg <= g_2_reg_724_pp0_iter10_reg;
        g_2_reg_724_pp0_iter12_reg <= g_2_reg_724_pp0_iter11_reg;
        g_2_reg_724_pp0_iter13_reg <= g_2_reg_724_pp0_iter12_reg;
        g_2_reg_724_pp0_iter14_reg <= g_2_reg_724_pp0_iter13_reg;
        g_2_reg_724_pp0_iter15_reg <= g_2_reg_724_pp0_iter14_reg;
        g_2_reg_724_pp0_iter16_reg <= g_2_reg_724_pp0_iter15_reg;
        g_2_reg_724_pp0_iter17_reg <= g_2_reg_724_pp0_iter16_reg;
        g_2_reg_724_pp0_iter18_reg <= g_2_reg_724_pp0_iter17_reg;
        g_2_reg_724_pp0_iter4_reg <= g_2_reg_724;
        g_2_reg_724_pp0_iter5_reg <= g_2_reg_724_pp0_iter4_reg;
        g_2_reg_724_pp0_iter6_reg <= g_2_reg_724_pp0_iter5_reg;
        g_2_reg_724_pp0_iter7_reg <= g_2_reg_724_pp0_iter6_reg;
        g_2_reg_724_pp0_iter8_reg <= g_2_reg_724_pp0_iter7_reg;
        g_2_reg_724_pp0_iter9_reg <= g_2_reg_724_pp0_iter8_reg;
        icmp_ln318_reg_3698_pp0_iter10_reg <= icmp_ln318_reg_3698_pp0_iter9_reg;
        icmp_ln318_reg_3698_pp0_iter11_reg <= icmp_ln318_reg_3698_pp0_iter10_reg;
        icmp_ln318_reg_3698_pp0_iter12_reg <= icmp_ln318_reg_3698_pp0_iter11_reg;
        icmp_ln318_reg_3698_pp0_iter13_reg <= icmp_ln318_reg_3698_pp0_iter12_reg;
        icmp_ln318_reg_3698_pp0_iter14_reg <= icmp_ln318_reg_3698_pp0_iter13_reg;
        icmp_ln318_reg_3698_pp0_iter15_reg <= icmp_ln318_reg_3698_pp0_iter14_reg;
        icmp_ln318_reg_3698_pp0_iter16_reg <= icmp_ln318_reg_3698_pp0_iter15_reg;
        icmp_ln318_reg_3698_pp0_iter17_reg <= icmp_ln318_reg_3698_pp0_iter16_reg;
        icmp_ln318_reg_3698_pp0_iter2_reg <= icmp_ln318_reg_3698_pp0_iter1_reg;
        icmp_ln318_reg_3698_pp0_iter3_reg <= icmp_ln318_reg_3698_pp0_iter2_reg;
        icmp_ln318_reg_3698_pp0_iter4_reg <= icmp_ln318_reg_3698_pp0_iter3_reg;
        icmp_ln318_reg_3698_pp0_iter5_reg <= icmp_ln318_reg_3698_pp0_iter4_reg;
        icmp_ln318_reg_3698_pp0_iter6_reg <= icmp_ln318_reg_3698_pp0_iter5_reg;
        icmp_ln318_reg_3698_pp0_iter7_reg <= icmp_ln318_reg_3698_pp0_iter6_reg;
        icmp_ln318_reg_3698_pp0_iter8_reg <= icmp_ln318_reg_3698_pp0_iter7_reg;
        icmp_ln318_reg_3698_pp0_iter9_reg <= icmp_ln318_reg_3698_pp0_iter8_reg;
        icmp_ln328_reg_3707_pp0_iter2_reg <= icmp_ln328_reg_3707_pp0_iter1_reg;
        icmp_ln439_reg_3735_pp0_iter10_reg <= icmp_ln439_reg_3735_pp0_iter9_reg;
        icmp_ln439_reg_3735_pp0_iter11_reg <= icmp_ln439_reg_3735_pp0_iter10_reg;
        icmp_ln439_reg_3735_pp0_iter12_reg <= icmp_ln439_reg_3735_pp0_iter11_reg;
        icmp_ln439_reg_3735_pp0_iter13_reg <= icmp_ln439_reg_3735_pp0_iter12_reg;
        icmp_ln439_reg_3735_pp0_iter14_reg <= icmp_ln439_reg_3735_pp0_iter13_reg;
        icmp_ln439_reg_3735_pp0_iter15_reg <= icmp_ln439_reg_3735_pp0_iter14_reg;
        icmp_ln439_reg_3735_pp0_iter16_reg <= icmp_ln439_reg_3735_pp0_iter15_reg;
        icmp_ln439_reg_3735_pp0_iter17_reg <= icmp_ln439_reg_3735_pp0_iter16_reg;
        icmp_ln439_reg_3735_pp0_iter18_reg <= icmp_ln439_reg_3735_pp0_iter17_reg;
        icmp_ln439_reg_3735_pp0_iter2_reg <= icmp_ln439_reg_3735_pp0_iter1_reg;
        icmp_ln439_reg_3735_pp0_iter3_reg <= icmp_ln439_reg_3735_pp0_iter2_reg;
        icmp_ln439_reg_3735_pp0_iter4_reg <= icmp_ln439_reg_3735_pp0_iter3_reg;
        icmp_ln439_reg_3735_pp0_iter5_reg <= icmp_ln439_reg_3735_pp0_iter4_reg;
        icmp_ln439_reg_3735_pp0_iter6_reg <= icmp_ln439_reg_3735_pp0_iter5_reg;
        icmp_ln439_reg_3735_pp0_iter7_reg <= icmp_ln439_reg_3735_pp0_iter6_reg;
        icmp_ln439_reg_3735_pp0_iter8_reg <= icmp_ln439_reg_3735_pp0_iter7_reg;
        icmp_ln439_reg_3735_pp0_iter9_reg <= icmp_ln439_reg_3735_pp0_iter8_reg;
        linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg <= linebuf_yuv_1_addr_reg_3751;
        linebuf_yuv_2_addr_reg_3757_pp0_iter2_reg <= linebuf_yuv_2_addr_reg_3757;
        linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg <= linebuf_yuv_3_addr_reg_3763;
        lshr_ln501_1_reg_4366 <= {{mul_ln501_1_fu_3131_p2[17:8]}};
        lshr_ln501_1_reg_4366_pp0_iter13_reg <= lshr_ln501_1_reg_4366;
        lshr_ln501_2_reg_4371 <= {{mul_ln501_2_fu_3149_p2[17:8]}};
        lshr_ln501_2_reg_4371_pp0_iter13_reg <= lshr_ln501_2_reg_4371;
        lshr_ln501_3_reg_4376 <= {{mul_ln501_3_fu_3167_p2[17:8]}};
        lshr_ln_reg_4361 <= {{mul_ln501_fu_3113_p2[17:8]}};
        mean_3_reg_4159 <= mean_3_fu_2247_p3;
        mean_reg_4151 <= mean_fu_2174_p3;
        mul_ln504_1_reg_4401 <= mul_ln504_1_fu_3206_p2;
        mul_ln504_2_reg_4406 <= mul_ln504_2_fu_3212_p2;
        norm_reg_4353 <= DIV2_TABLE_q0;
        p_load51_reg_3907_pp0_iter10_reg <= p_load51_reg_3907_pp0_iter9_reg;
        p_load51_reg_3907_pp0_iter11_reg <= p_load51_reg_3907_pp0_iter10_reg;
        p_load51_reg_3907_pp0_iter12_reg <= p_load51_reg_3907_pp0_iter11_reg;
        p_load51_reg_3907_pp0_iter13_reg <= p_load51_reg_3907_pp0_iter12_reg;
        p_load51_reg_3907_pp0_iter14_reg <= p_load51_reg_3907_pp0_iter13_reg;
        p_load51_reg_3907_pp0_iter15_reg <= p_load51_reg_3907_pp0_iter14_reg;
        p_load51_reg_3907_pp0_iter16_reg <= p_load51_reg_3907_pp0_iter15_reg;
        p_load51_reg_3907_pp0_iter17_reg <= p_load51_reg_3907_pp0_iter16_reg;
        p_load51_reg_3907_pp0_iter4_reg <= p_load51_reg_3907;
        p_load51_reg_3907_pp0_iter5_reg <= p_load51_reg_3907_pp0_iter4_reg;
        p_load51_reg_3907_pp0_iter6_reg <= p_load51_reg_3907_pp0_iter5_reg;
        p_load51_reg_3907_pp0_iter7_reg <= p_load51_reg_3907_pp0_iter6_reg;
        p_load51_reg_3907_pp0_iter8_reg <= p_load51_reg_3907_pp0_iter7_reg;
        p_load51_reg_3907_pp0_iter9_reg <= p_load51_reg_3907_pp0_iter8_reg;
        p_load52_reg_3902_pp0_iter10_reg <= p_load52_reg_3902_pp0_iter9_reg;
        p_load52_reg_3902_pp0_iter11_reg <= p_load52_reg_3902_pp0_iter10_reg;
        p_load52_reg_3902_pp0_iter12_reg <= p_load52_reg_3902_pp0_iter11_reg;
        p_load52_reg_3902_pp0_iter13_reg <= p_load52_reg_3902_pp0_iter12_reg;
        p_load52_reg_3902_pp0_iter14_reg <= p_load52_reg_3902_pp0_iter13_reg;
        p_load52_reg_3902_pp0_iter15_reg <= p_load52_reg_3902_pp0_iter14_reg;
        p_load52_reg_3902_pp0_iter16_reg <= p_load52_reg_3902_pp0_iter15_reg;
        p_load52_reg_3902_pp0_iter17_reg <= p_load52_reg_3902_pp0_iter16_reg;
        p_load52_reg_3902_pp0_iter4_reg <= p_load52_reg_3902;
        p_load52_reg_3902_pp0_iter5_reg <= p_load52_reg_3902_pp0_iter4_reg;
        p_load52_reg_3902_pp0_iter6_reg <= p_load52_reg_3902_pp0_iter5_reg;
        p_load52_reg_3902_pp0_iter7_reg <= p_load52_reg_3902_pp0_iter6_reg;
        p_load52_reg_3902_pp0_iter8_reg <= p_load52_reg_3902_pp0_iter7_reg;
        p_load52_reg_3902_pp0_iter9_reg <= p_load52_reg_3902_pp0_iter8_reg;
        p_load53_reg_3897_pp0_iter10_reg <= p_load53_reg_3897_pp0_iter9_reg;
        p_load53_reg_3897_pp0_iter11_reg <= p_load53_reg_3897_pp0_iter10_reg;
        p_load53_reg_3897_pp0_iter12_reg <= p_load53_reg_3897_pp0_iter11_reg;
        p_load53_reg_3897_pp0_iter13_reg <= p_load53_reg_3897_pp0_iter12_reg;
        p_load53_reg_3897_pp0_iter14_reg <= p_load53_reg_3897_pp0_iter13_reg;
        p_load53_reg_3897_pp0_iter15_reg <= p_load53_reg_3897_pp0_iter14_reg;
        p_load53_reg_3897_pp0_iter16_reg <= p_load53_reg_3897_pp0_iter15_reg;
        p_load53_reg_3897_pp0_iter17_reg <= p_load53_reg_3897_pp0_iter16_reg;
        p_load53_reg_3897_pp0_iter4_reg <= p_load53_reg_3897;
        p_load53_reg_3897_pp0_iter5_reg <= p_load53_reg_3897_pp0_iter4_reg;
        p_load53_reg_3897_pp0_iter6_reg <= p_load53_reg_3897_pp0_iter5_reg;
        p_load53_reg_3897_pp0_iter7_reg <= p_load53_reg_3897_pp0_iter6_reg;
        p_load53_reg_3897_pp0_iter8_reg <= p_load53_reg_3897_pp0_iter7_reg;
        p_load53_reg_3897_pp0_iter9_reg <= p_load53_reg_3897_pp0_iter8_reg;
        p_load54_reg_3892_pp0_iter10_reg <= p_load54_reg_3892_pp0_iter9_reg;
        p_load54_reg_3892_pp0_iter11_reg <= p_load54_reg_3892_pp0_iter10_reg;
        p_load54_reg_3892_pp0_iter12_reg <= p_load54_reg_3892_pp0_iter11_reg;
        p_load54_reg_3892_pp0_iter13_reg <= p_load54_reg_3892_pp0_iter12_reg;
        p_load54_reg_3892_pp0_iter14_reg <= p_load54_reg_3892_pp0_iter13_reg;
        p_load54_reg_3892_pp0_iter15_reg <= p_load54_reg_3892_pp0_iter14_reg;
        p_load54_reg_3892_pp0_iter16_reg <= p_load54_reg_3892_pp0_iter15_reg;
        p_load54_reg_3892_pp0_iter17_reg <= p_load54_reg_3892_pp0_iter16_reg;
        p_load54_reg_3892_pp0_iter4_reg <= p_load54_reg_3892;
        p_load54_reg_3892_pp0_iter5_reg <= p_load54_reg_3892_pp0_iter4_reg;
        p_load54_reg_3892_pp0_iter6_reg <= p_load54_reg_3892_pp0_iter5_reg;
        p_load54_reg_3892_pp0_iter7_reg <= p_load54_reg_3892_pp0_iter6_reg;
        p_load54_reg_3892_pp0_iter8_reg <= p_load54_reg_3892_pp0_iter7_reg;
        p_load54_reg_3892_pp0_iter9_reg <= p_load54_reg_3892_pp0_iter8_reg;
        p_load55_reg_3887_pp0_iter10_reg <= p_load55_reg_3887_pp0_iter9_reg;
        p_load55_reg_3887_pp0_iter11_reg <= p_load55_reg_3887_pp0_iter10_reg;
        p_load55_reg_3887_pp0_iter12_reg <= p_load55_reg_3887_pp0_iter11_reg;
        p_load55_reg_3887_pp0_iter13_reg <= p_load55_reg_3887_pp0_iter12_reg;
        p_load55_reg_3887_pp0_iter14_reg <= p_load55_reg_3887_pp0_iter13_reg;
        p_load55_reg_3887_pp0_iter15_reg <= p_load55_reg_3887_pp0_iter14_reg;
        p_load55_reg_3887_pp0_iter16_reg <= p_load55_reg_3887_pp0_iter15_reg;
        p_load55_reg_3887_pp0_iter17_reg <= p_load55_reg_3887_pp0_iter16_reg;
        p_load55_reg_3887_pp0_iter4_reg <= p_load55_reg_3887;
        p_load55_reg_3887_pp0_iter5_reg <= p_load55_reg_3887_pp0_iter4_reg;
        p_load55_reg_3887_pp0_iter6_reg <= p_load55_reg_3887_pp0_iter5_reg;
        p_load55_reg_3887_pp0_iter7_reg <= p_load55_reg_3887_pp0_iter6_reg;
        p_load55_reg_3887_pp0_iter8_reg <= p_load55_reg_3887_pp0_iter7_reg;
        p_load55_reg_3887_pp0_iter9_reg <= p_load55_reg_3887_pp0_iter8_reg;
        p_load56_reg_3882_pp0_iter10_reg <= p_load56_reg_3882_pp0_iter9_reg;
        p_load56_reg_3882_pp0_iter11_reg <= p_load56_reg_3882_pp0_iter10_reg;
        p_load56_reg_3882_pp0_iter12_reg <= p_load56_reg_3882_pp0_iter11_reg;
        p_load56_reg_3882_pp0_iter13_reg <= p_load56_reg_3882_pp0_iter12_reg;
        p_load56_reg_3882_pp0_iter14_reg <= p_load56_reg_3882_pp0_iter13_reg;
        p_load56_reg_3882_pp0_iter15_reg <= p_load56_reg_3882_pp0_iter14_reg;
        p_load56_reg_3882_pp0_iter16_reg <= p_load56_reg_3882_pp0_iter15_reg;
        p_load56_reg_3882_pp0_iter17_reg <= p_load56_reg_3882_pp0_iter16_reg;
        p_load56_reg_3882_pp0_iter4_reg <= p_load56_reg_3882;
        p_load56_reg_3882_pp0_iter5_reg <= p_load56_reg_3882_pp0_iter4_reg;
        p_load56_reg_3882_pp0_iter6_reg <= p_load56_reg_3882_pp0_iter5_reg;
        p_load56_reg_3882_pp0_iter7_reg <= p_load56_reg_3882_pp0_iter6_reg;
        p_load56_reg_3882_pp0_iter8_reg <= p_load56_reg_3882_pp0_iter7_reg;
        p_load56_reg_3882_pp0_iter9_reg <= p_load56_reg_3882_pp0_iter8_reg;
        p_load57_reg_3877_pp0_iter10_reg <= p_load57_reg_3877_pp0_iter9_reg;
        p_load57_reg_3877_pp0_iter11_reg <= p_load57_reg_3877_pp0_iter10_reg;
        p_load57_reg_3877_pp0_iter12_reg <= p_load57_reg_3877_pp0_iter11_reg;
        p_load57_reg_3877_pp0_iter13_reg <= p_load57_reg_3877_pp0_iter12_reg;
        p_load57_reg_3877_pp0_iter14_reg <= p_load57_reg_3877_pp0_iter13_reg;
        p_load57_reg_3877_pp0_iter15_reg <= p_load57_reg_3877_pp0_iter14_reg;
        p_load57_reg_3877_pp0_iter16_reg <= p_load57_reg_3877_pp0_iter15_reg;
        p_load57_reg_3877_pp0_iter17_reg <= p_load57_reg_3877_pp0_iter16_reg;
        p_load57_reg_3877_pp0_iter4_reg <= p_load57_reg_3877;
        p_load57_reg_3877_pp0_iter5_reg <= p_load57_reg_3877_pp0_iter4_reg;
        p_load57_reg_3877_pp0_iter6_reg <= p_load57_reg_3877_pp0_iter5_reg;
        p_load57_reg_3877_pp0_iter7_reg <= p_load57_reg_3877_pp0_iter6_reg;
        p_load57_reg_3877_pp0_iter8_reg <= p_load57_reg_3877_pp0_iter7_reg;
        p_load57_reg_3877_pp0_iter9_reg <= p_load57_reg_3877_pp0_iter8_reg;
        p_load58_reg_3872_pp0_iter10_reg <= p_load58_reg_3872_pp0_iter9_reg;
        p_load58_reg_3872_pp0_iter11_reg <= p_load58_reg_3872_pp0_iter10_reg;
        p_load58_reg_3872_pp0_iter12_reg <= p_load58_reg_3872_pp0_iter11_reg;
        p_load58_reg_3872_pp0_iter13_reg <= p_load58_reg_3872_pp0_iter12_reg;
        p_load58_reg_3872_pp0_iter14_reg <= p_load58_reg_3872_pp0_iter13_reg;
        p_load58_reg_3872_pp0_iter15_reg <= p_load58_reg_3872_pp0_iter14_reg;
        p_load58_reg_3872_pp0_iter16_reg <= p_load58_reg_3872_pp0_iter15_reg;
        p_load58_reg_3872_pp0_iter17_reg <= p_load58_reg_3872_pp0_iter16_reg;
        p_load58_reg_3872_pp0_iter4_reg <= p_load58_reg_3872;
        p_load58_reg_3872_pp0_iter5_reg <= p_load58_reg_3872_pp0_iter4_reg;
        p_load58_reg_3872_pp0_iter6_reg <= p_load58_reg_3872_pp0_iter5_reg;
        p_load58_reg_3872_pp0_iter7_reg <= p_load58_reg_3872_pp0_iter6_reg;
        p_load58_reg_3872_pp0_iter8_reg <= p_load58_reg_3872_pp0_iter7_reg;
        p_load58_reg_3872_pp0_iter9_reg <= p_load58_reg_3872_pp0_iter8_reg;
        p_load59_reg_3867_pp0_iter10_reg <= p_load59_reg_3867_pp0_iter9_reg;
        p_load59_reg_3867_pp0_iter11_reg <= p_load59_reg_3867_pp0_iter10_reg;
        p_load59_reg_3867_pp0_iter12_reg <= p_load59_reg_3867_pp0_iter11_reg;
        p_load59_reg_3867_pp0_iter13_reg <= p_load59_reg_3867_pp0_iter12_reg;
        p_load59_reg_3867_pp0_iter14_reg <= p_load59_reg_3867_pp0_iter13_reg;
        p_load59_reg_3867_pp0_iter15_reg <= p_load59_reg_3867_pp0_iter14_reg;
        p_load59_reg_3867_pp0_iter16_reg <= p_load59_reg_3867_pp0_iter15_reg;
        p_load59_reg_3867_pp0_iter17_reg <= p_load59_reg_3867_pp0_iter16_reg;
        p_load59_reg_3867_pp0_iter4_reg <= p_load59_reg_3867;
        p_load59_reg_3867_pp0_iter5_reg <= p_load59_reg_3867_pp0_iter4_reg;
        p_load59_reg_3867_pp0_iter6_reg <= p_load59_reg_3867_pp0_iter5_reg;
        p_load59_reg_3867_pp0_iter7_reg <= p_load59_reg_3867_pp0_iter6_reg;
        p_load59_reg_3867_pp0_iter8_reg <= p_load59_reg_3867_pp0_iter7_reg;
        p_load59_reg_3867_pp0_iter9_reg <= p_load59_reg_3867_pp0_iter8_reg;
        p_load60_reg_3862_pp0_iter10_reg <= p_load60_reg_3862_pp0_iter9_reg;
        p_load60_reg_3862_pp0_iter11_reg <= p_load60_reg_3862_pp0_iter10_reg;
        p_load60_reg_3862_pp0_iter12_reg <= p_load60_reg_3862_pp0_iter11_reg;
        p_load60_reg_3862_pp0_iter13_reg <= p_load60_reg_3862_pp0_iter12_reg;
        p_load60_reg_3862_pp0_iter14_reg <= p_load60_reg_3862_pp0_iter13_reg;
        p_load60_reg_3862_pp0_iter15_reg <= p_load60_reg_3862_pp0_iter14_reg;
        p_load60_reg_3862_pp0_iter16_reg <= p_load60_reg_3862_pp0_iter15_reg;
        p_load60_reg_3862_pp0_iter17_reg <= p_load60_reg_3862_pp0_iter16_reg;
        p_load60_reg_3862_pp0_iter4_reg <= p_load60_reg_3862;
        p_load60_reg_3862_pp0_iter5_reg <= p_load60_reg_3862_pp0_iter4_reg;
        p_load60_reg_3862_pp0_iter6_reg <= p_load60_reg_3862_pp0_iter5_reg;
        p_load60_reg_3862_pp0_iter7_reg <= p_load60_reg_3862_pp0_iter6_reg;
        p_load60_reg_3862_pp0_iter8_reg <= p_load60_reg_3862_pp0_iter7_reg;
        p_load60_reg_3862_pp0_iter9_reg <= p_load60_reg_3862_pp0_iter8_reg;
        p_load61_reg_3857_pp0_iter10_reg <= p_load61_reg_3857_pp0_iter9_reg;
        p_load61_reg_3857_pp0_iter11_reg <= p_load61_reg_3857_pp0_iter10_reg;
        p_load61_reg_3857_pp0_iter12_reg <= p_load61_reg_3857_pp0_iter11_reg;
        p_load61_reg_3857_pp0_iter13_reg <= p_load61_reg_3857_pp0_iter12_reg;
        p_load61_reg_3857_pp0_iter14_reg <= p_load61_reg_3857_pp0_iter13_reg;
        p_load61_reg_3857_pp0_iter15_reg <= p_load61_reg_3857_pp0_iter14_reg;
        p_load61_reg_3857_pp0_iter16_reg <= p_load61_reg_3857_pp0_iter15_reg;
        p_load61_reg_3857_pp0_iter17_reg <= p_load61_reg_3857_pp0_iter16_reg;
        p_load61_reg_3857_pp0_iter4_reg <= p_load61_reg_3857;
        p_load61_reg_3857_pp0_iter5_reg <= p_load61_reg_3857_pp0_iter4_reg;
        p_load61_reg_3857_pp0_iter6_reg <= p_load61_reg_3857_pp0_iter5_reg;
        p_load61_reg_3857_pp0_iter7_reg <= p_load61_reg_3857_pp0_iter6_reg;
        p_load61_reg_3857_pp0_iter8_reg <= p_load61_reg_3857_pp0_iter7_reg;
        p_load61_reg_3857_pp0_iter9_reg <= p_load61_reg_3857_pp0_iter8_reg;
        p_load62_reg_3852_pp0_iter10_reg <= p_load62_reg_3852_pp0_iter9_reg;
        p_load62_reg_3852_pp0_iter11_reg <= p_load62_reg_3852_pp0_iter10_reg;
        p_load62_reg_3852_pp0_iter12_reg <= p_load62_reg_3852_pp0_iter11_reg;
        p_load62_reg_3852_pp0_iter13_reg <= p_load62_reg_3852_pp0_iter12_reg;
        p_load62_reg_3852_pp0_iter14_reg <= p_load62_reg_3852_pp0_iter13_reg;
        p_load62_reg_3852_pp0_iter15_reg <= p_load62_reg_3852_pp0_iter14_reg;
        p_load62_reg_3852_pp0_iter16_reg <= p_load62_reg_3852_pp0_iter15_reg;
        p_load62_reg_3852_pp0_iter17_reg <= p_load62_reg_3852_pp0_iter16_reg;
        p_load62_reg_3852_pp0_iter4_reg <= p_load62_reg_3852;
        p_load62_reg_3852_pp0_iter5_reg <= p_load62_reg_3852_pp0_iter4_reg;
        p_load62_reg_3852_pp0_iter6_reg <= p_load62_reg_3852_pp0_iter5_reg;
        p_load62_reg_3852_pp0_iter7_reg <= p_load62_reg_3852_pp0_iter6_reg;
        p_load62_reg_3852_pp0_iter8_reg <= p_load62_reg_3852_pp0_iter7_reg;
        p_load62_reg_3852_pp0_iter9_reg <= p_load62_reg_3852_pp0_iter8_reg;
        p_load63_reg_3847_pp0_iter10_reg <= p_load63_reg_3847_pp0_iter9_reg;
        p_load63_reg_3847_pp0_iter11_reg <= p_load63_reg_3847_pp0_iter10_reg;
        p_load63_reg_3847_pp0_iter12_reg <= p_load63_reg_3847_pp0_iter11_reg;
        p_load63_reg_3847_pp0_iter13_reg <= p_load63_reg_3847_pp0_iter12_reg;
        p_load63_reg_3847_pp0_iter14_reg <= p_load63_reg_3847_pp0_iter13_reg;
        p_load63_reg_3847_pp0_iter15_reg <= p_load63_reg_3847_pp0_iter14_reg;
        p_load63_reg_3847_pp0_iter16_reg <= p_load63_reg_3847_pp0_iter15_reg;
        p_load63_reg_3847_pp0_iter17_reg <= p_load63_reg_3847_pp0_iter16_reg;
        p_load63_reg_3847_pp0_iter4_reg <= p_load63_reg_3847;
        p_load63_reg_3847_pp0_iter5_reg <= p_load63_reg_3847_pp0_iter4_reg;
        p_load63_reg_3847_pp0_iter6_reg <= p_load63_reg_3847_pp0_iter5_reg;
        p_load63_reg_3847_pp0_iter7_reg <= p_load63_reg_3847_pp0_iter6_reg;
        p_load63_reg_3847_pp0_iter8_reg <= p_load63_reg_3847_pp0_iter7_reg;
        p_load63_reg_3847_pp0_iter9_reg <= p_load63_reg_3847_pp0_iter8_reg;
        p_load64_reg_3842_pp0_iter10_reg <= p_load64_reg_3842_pp0_iter9_reg;
        p_load64_reg_3842_pp0_iter11_reg <= p_load64_reg_3842_pp0_iter10_reg;
        p_load64_reg_3842_pp0_iter12_reg <= p_load64_reg_3842_pp0_iter11_reg;
        p_load64_reg_3842_pp0_iter13_reg <= p_load64_reg_3842_pp0_iter12_reg;
        p_load64_reg_3842_pp0_iter14_reg <= p_load64_reg_3842_pp0_iter13_reg;
        p_load64_reg_3842_pp0_iter15_reg <= p_load64_reg_3842_pp0_iter14_reg;
        p_load64_reg_3842_pp0_iter16_reg <= p_load64_reg_3842_pp0_iter15_reg;
        p_load64_reg_3842_pp0_iter17_reg <= p_load64_reg_3842_pp0_iter16_reg;
        p_load64_reg_3842_pp0_iter4_reg <= p_load64_reg_3842;
        p_load64_reg_3842_pp0_iter5_reg <= p_load64_reg_3842_pp0_iter4_reg;
        p_load64_reg_3842_pp0_iter6_reg <= p_load64_reg_3842_pp0_iter5_reg;
        p_load64_reg_3842_pp0_iter7_reg <= p_load64_reg_3842_pp0_iter6_reg;
        p_load64_reg_3842_pp0_iter8_reg <= p_load64_reg_3842_pp0_iter7_reg;
        p_load64_reg_3842_pp0_iter9_reg <= p_load64_reg_3842_pp0_iter8_reg;
        p_load65_reg_3788_pp0_iter10_reg <= p_load65_reg_3788_pp0_iter9_reg;
        p_load65_reg_3788_pp0_iter11_reg <= p_load65_reg_3788_pp0_iter10_reg;
        p_load65_reg_3788_pp0_iter12_reg <= p_load65_reg_3788_pp0_iter11_reg;
        p_load65_reg_3788_pp0_iter13_reg <= p_load65_reg_3788_pp0_iter12_reg;
        p_load65_reg_3788_pp0_iter14_reg <= p_load65_reg_3788_pp0_iter13_reg;
        p_load65_reg_3788_pp0_iter15_reg <= p_load65_reg_3788_pp0_iter14_reg;
        p_load65_reg_3788_pp0_iter16_reg <= p_load65_reg_3788_pp0_iter15_reg;
        p_load65_reg_3788_pp0_iter17_reg <= p_load65_reg_3788_pp0_iter16_reg;
        p_load65_reg_3788_pp0_iter3_reg <= p_load65_reg_3788;
        p_load65_reg_3788_pp0_iter4_reg <= p_load65_reg_3788_pp0_iter3_reg;
        p_load65_reg_3788_pp0_iter5_reg <= p_load65_reg_3788_pp0_iter4_reg;
        p_load65_reg_3788_pp0_iter6_reg <= p_load65_reg_3788_pp0_iter5_reg;
        p_load65_reg_3788_pp0_iter7_reg <= p_load65_reg_3788_pp0_iter6_reg;
        p_load65_reg_3788_pp0_iter8_reg <= p_load65_reg_3788_pp0_iter7_reg;
        p_load65_reg_3788_pp0_iter9_reg <= p_load65_reg_3788_pp0_iter8_reg;
        p_load67_reg_3837_pp0_iter10_reg <= p_load67_reg_3837_pp0_iter9_reg;
        p_load67_reg_3837_pp0_iter11_reg <= p_load67_reg_3837_pp0_iter10_reg;
        p_load67_reg_3837_pp0_iter12_reg <= p_load67_reg_3837_pp0_iter11_reg;
        p_load67_reg_3837_pp0_iter13_reg <= p_load67_reg_3837_pp0_iter12_reg;
        p_load67_reg_3837_pp0_iter14_reg <= p_load67_reg_3837_pp0_iter13_reg;
        p_load67_reg_3837_pp0_iter15_reg <= p_load67_reg_3837_pp0_iter14_reg;
        p_load67_reg_3837_pp0_iter16_reg <= p_load67_reg_3837_pp0_iter15_reg;
        p_load67_reg_3837_pp0_iter17_reg <= p_load67_reg_3837_pp0_iter16_reg;
        p_load67_reg_3837_pp0_iter4_reg <= p_load67_reg_3837;
        p_load67_reg_3837_pp0_iter5_reg <= p_load67_reg_3837_pp0_iter4_reg;
        p_load67_reg_3837_pp0_iter6_reg <= p_load67_reg_3837_pp0_iter5_reg;
        p_load67_reg_3837_pp0_iter7_reg <= p_load67_reg_3837_pp0_iter6_reg;
        p_load67_reg_3837_pp0_iter8_reg <= p_load67_reg_3837_pp0_iter7_reg;
        p_load67_reg_3837_pp0_iter9_reg <= p_load67_reg_3837_pp0_iter8_reg;
        p_load69_reg_3781_pp0_iter10_reg <= p_load69_reg_3781_pp0_iter9_reg;
        p_load69_reg_3781_pp0_iter11_reg <= p_load69_reg_3781_pp0_iter10_reg;
        p_load69_reg_3781_pp0_iter12_reg <= p_load69_reg_3781_pp0_iter11_reg;
        p_load69_reg_3781_pp0_iter13_reg <= p_load69_reg_3781_pp0_iter12_reg;
        p_load69_reg_3781_pp0_iter14_reg <= p_load69_reg_3781_pp0_iter13_reg;
        p_load69_reg_3781_pp0_iter15_reg <= p_load69_reg_3781_pp0_iter14_reg;
        p_load69_reg_3781_pp0_iter16_reg <= p_load69_reg_3781_pp0_iter15_reg;
        p_load69_reg_3781_pp0_iter17_reg <= p_load69_reg_3781_pp0_iter16_reg;
        p_load69_reg_3781_pp0_iter3_reg <= p_load69_reg_3781;
        p_load69_reg_3781_pp0_iter4_reg <= p_load69_reg_3781_pp0_iter3_reg;
        p_load69_reg_3781_pp0_iter5_reg <= p_load69_reg_3781_pp0_iter4_reg;
        p_load69_reg_3781_pp0_iter6_reg <= p_load69_reg_3781_pp0_iter5_reg;
        p_load69_reg_3781_pp0_iter7_reg <= p_load69_reg_3781_pp0_iter6_reg;
        p_load69_reg_3781_pp0_iter8_reg <= p_load69_reg_3781_pp0_iter7_reg;
        p_load69_reg_3781_pp0_iter9_reg <= p_load69_reg_3781_pp0_iter8_reg;
        p_load71_reg_3832_pp0_iter10_reg <= p_load71_reg_3832_pp0_iter9_reg;
        p_load71_reg_3832_pp0_iter11_reg <= p_load71_reg_3832_pp0_iter10_reg;
        p_load71_reg_3832_pp0_iter12_reg <= p_load71_reg_3832_pp0_iter11_reg;
        p_load71_reg_3832_pp0_iter13_reg <= p_load71_reg_3832_pp0_iter12_reg;
        p_load71_reg_3832_pp0_iter14_reg <= p_load71_reg_3832_pp0_iter13_reg;
        p_load71_reg_3832_pp0_iter15_reg <= p_load71_reg_3832_pp0_iter14_reg;
        p_load71_reg_3832_pp0_iter16_reg <= p_load71_reg_3832_pp0_iter15_reg;
        p_load71_reg_3832_pp0_iter17_reg <= p_load71_reg_3832_pp0_iter16_reg;
        p_load71_reg_3832_pp0_iter4_reg <= p_load71_reg_3832;
        p_load71_reg_3832_pp0_iter5_reg <= p_load71_reg_3832_pp0_iter4_reg;
        p_load71_reg_3832_pp0_iter6_reg <= p_load71_reg_3832_pp0_iter5_reg;
        p_load71_reg_3832_pp0_iter7_reg <= p_load71_reg_3832_pp0_iter6_reg;
        p_load71_reg_3832_pp0_iter8_reg <= p_load71_reg_3832_pp0_iter7_reg;
        p_load71_reg_3832_pp0_iter9_reg <= p_load71_reg_3832_pp0_iter8_reg;
        p_load73_reg_3774_pp0_iter10_reg <= p_load73_reg_3774_pp0_iter9_reg;
        p_load73_reg_3774_pp0_iter11_reg <= p_load73_reg_3774_pp0_iter10_reg;
        p_load73_reg_3774_pp0_iter12_reg <= p_load73_reg_3774_pp0_iter11_reg;
        p_load73_reg_3774_pp0_iter13_reg <= p_load73_reg_3774_pp0_iter12_reg;
        p_load73_reg_3774_pp0_iter14_reg <= p_load73_reg_3774_pp0_iter13_reg;
        p_load73_reg_3774_pp0_iter15_reg <= p_load73_reg_3774_pp0_iter14_reg;
        p_load73_reg_3774_pp0_iter16_reg <= p_load73_reg_3774_pp0_iter15_reg;
        p_load73_reg_3774_pp0_iter17_reg <= p_load73_reg_3774_pp0_iter16_reg;
        p_load73_reg_3774_pp0_iter3_reg <= p_load73_reg_3774;
        p_load73_reg_3774_pp0_iter4_reg <= p_load73_reg_3774_pp0_iter3_reg;
        p_load73_reg_3774_pp0_iter5_reg <= p_load73_reg_3774_pp0_iter4_reg;
        p_load73_reg_3774_pp0_iter6_reg <= p_load73_reg_3774_pp0_iter5_reg;
        p_load73_reg_3774_pp0_iter7_reg <= p_load73_reg_3774_pp0_iter6_reg;
        p_load73_reg_3774_pp0_iter8_reg <= p_load73_reg_3774_pp0_iter7_reg;
        p_load73_reg_3774_pp0_iter9_reg <= p_load73_reg_3774_pp0_iter8_reg;
        p_load_reg_3912_pp0_iter10_reg <= p_load_reg_3912_pp0_iter9_reg;
        p_load_reg_3912_pp0_iter11_reg <= p_load_reg_3912_pp0_iter10_reg;
        p_load_reg_3912_pp0_iter12_reg <= p_load_reg_3912_pp0_iter11_reg;
        p_load_reg_3912_pp0_iter13_reg <= p_load_reg_3912_pp0_iter12_reg;
        p_load_reg_3912_pp0_iter14_reg <= p_load_reg_3912_pp0_iter13_reg;
        p_load_reg_3912_pp0_iter15_reg <= p_load_reg_3912_pp0_iter14_reg;
        p_load_reg_3912_pp0_iter16_reg <= p_load_reg_3912_pp0_iter15_reg;
        p_load_reg_3912_pp0_iter17_reg <= p_load_reg_3912_pp0_iter16_reg;
        p_load_reg_3912_pp0_iter4_reg <= p_load_reg_3912;
        p_load_reg_3912_pp0_iter5_reg <= p_load_reg_3912_pp0_iter4_reg;
        p_load_reg_3912_pp0_iter6_reg <= p_load_reg_3912_pp0_iter5_reg;
        p_load_reg_3912_pp0_iter7_reg <= p_load_reg_3912_pp0_iter6_reg;
        p_load_reg_3912_pp0_iter8_reg <= p_load_reg_3912_pp0_iter7_reg;
        p_load_reg_3912_pp0_iter9_reg <= p_load_reg_3912_pp0_iter8_reg;
        select_ln510_reg_4433 <= select_ln510_fu_3365_p3;
        sext_ln465_1_reg_4011 <= sext_ln465_1_fu_1745_p1;
        sext_ln465_1_reg_4011_pp0_iter5_reg <= sext_ln465_1_reg_4011;
        sext_ln465_2_reg_4016 <= sext_ln465_2_fu_1748_p1;
        sext_ln465_2_reg_4016_pp0_iter5_reg <= sext_ln465_2_reg_4016;
        sext_ln465_3_reg_4021 <= sext_ln465_3_fu_1751_p1;
        sext_ln465_3_reg_4021_pp0_iter5_reg <= sext_ln465_3_reg_4021;
        sext_ln465_reg_4005 <= sext_ln465_fu_1742_p1;
        sext_ln465_reg_4005_pp0_iter5_reg <= sext_ln465_reg_4005;
        sext_ln466_1_reg_4038 <= sext_ln466_1_fu_1783_p1;
        sext_ln466_2_reg_4044 <= sext_ln466_2_fu_1786_p1;
        sext_ln466_3_reg_4050 <= sext_ln466_3_fu_1789_p1;
        sext_ln466_reg_4033 <= sext_ln466_fu_1780_p1;
        sext_ln467_1_reg_4065 <= sext_ln467_1_fu_1821_p1;
        sext_ln467_reg_4060 <= sext_ln467_fu_1818_p1;
        sext_ln468_1_reg_4080 <= sext_ln468_1_fu_1844_p1;
        sext_ln468_1_reg_4080_pp0_iter5_reg <= sext_ln468_1_reg_4080;
        sext_ln468_reg_4075 <= sext_ln468_fu_1840_p1;
        sext_ln468_reg_4075_pp0_iter5_reg <= sext_ln468_reg_4075;
        sub_ln477_1_reg_4178 <= sub_ln477_1_fu_2263_p2;
        sub_ln477_2_reg_4189 <= sub_ln477_2_fu_2272_p2;
        sub_ln477_3_reg_4200 <= sub_ln477_3_fu_2281_p2;
        sub_ln477_reg_4167 <= sub_ln477_fu_2254_p2;
        sub_ln478_1_reg_4222 <= sub_ln478_1_fu_2299_p2;
        sub_ln478_2_reg_4233 <= sub_ln478_2_fu_2308_p2;
        sub_ln478_3_reg_4244 <= sub_ln478_3_fu_2317_p2;
        sub_ln478_reg_4211 <= sub_ln478_fu_2290_p2;
        sub_ln504_1_reg_4428 <= sub_ln504_1_fu_3259_p2;
        tmp_26_reg_4091 <= ave_fu_1774_p2[32'd11];
        tmp_27_reg_4101 <= ave_1_fu_1812_p2[32'd11];
        tmp_28_reg_4116 <= ave_2_fu_1834_p2[32'd11];
        tmp_29_reg_4131 <= ave_3_fu_1868_p2[32'd11];
        tmp_53_reg_3742_pp0_iter10_reg <= tmp_53_reg_3742_pp0_iter9_reg;
        tmp_53_reg_3742_pp0_iter11_reg <= tmp_53_reg_3742_pp0_iter10_reg;
        tmp_53_reg_3742_pp0_iter12_reg <= tmp_53_reg_3742_pp0_iter11_reg;
        tmp_53_reg_3742_pp0_iter13_reg <= tmp_53_reg_3742_pp0_iter12_reg;
        tmp_53_reg_3742_pp0_iter14_reg <= tmp_53_reg_3742_pp0_iter13_reg;
        tmp_53_reg_3742_pp0_iter15_reg <= tmp_53_reg_3742_pp0_iter14_reg;
        tmp_53_reg_3742_pp0_iter16_reg <= tmp_53_reg_3742_pp0_iter15_reg;
        tmp_53_reg_3742_pp0_iter17_reg <= tmp_53_reg_3742_pp0_iter16_reg;
        tmp_53_reg_3742_pp0_iter18_reg <= tmp_53_reg_3742_pp0_iter17_reg;
        tmp_53_reg_3742_pp0_iter2_reg <= tmp_53_reg_3742_pp0_iter1_reg;
        tmp_53_reg_3742_pp0_iter3_reg <= tmp_53_reg_3742_pp0_iter2_reg;
        tmp_53_reg_3742_pp0_iter4_reg <= tmp_53_reg_3742_pp0_iter3_reg;
        tmp_53_reg_3742_pp0_iter5_reg <= tmp_53_reg_3742_pp0_iter4_reg;
        tmp_53_reg_3742_pp0_iter6_reg <= tmp_53_reg_3742_pp0_iter5_reg;
        tmp_53_reg_3742_pp0_iter7_reg <= tmp_53_reg_3742_pp0_iter6_reg;
        tmp_53_reg_3742_pp0_iter8_reg <= tmp_53_reg_3742_pp0_iter7_reg;
        tmp_53_reg_3742_pp0_iter9_reg <= tmp_53_reg_3742_pp0_iter8_reg;
        trunc_ln472_2_reg_4096 <= {{ave_fu_1774_p2[11:2]}};
        trunc_ln472_3_reg_4136 <= {{ave_3_fu_1868_p2[11:2]}};
        trunc_ln472_4_reg_4106 <= {{sub_ln472_2_fu_1900_p2[11:2]}};
        trunc_ln472_5_reg_4111 <= {{ave_1_fu_1812_p2[11:2]}};
        trunc_ln472_7_reg_4121 <= {{sub_ln472_4_fu_1934_p2[11:2]}};
        trunc_ln472_8_reg_4126 <= {{ave_2_fu_1834_p2[11:2]}};
        trunc_ln61_12_reg_4172 <= trunc_ln61_12_fu_2259_p1;
        trunc_ln61_13_reg_4183 <= trunc_ln61_13_fu_2268_p1;
        trunc_ln61_14_reg_4194 <= trunc_ln61_14_fu_2277_p1;
        trunc_ln61_15_reg_4205 <= trunc_ln61_15_fu_2286_p1;
        trunc_ln61_16_reg_4216 <= trunc_ln61_16_fu_2295_p1;
        trunc_ln61_17_reg_4227 <= trunc_ln61_17_fu_2304_p1;
        trunc_ln61_18_reg_4238 <= trunc_ln61_18_fu_2313_p1;
        trunc_ln61_19_reg_4249 <= trunc_ln61_19_fu_2322_p1;
        var_1_reg_4265 <= {{add_ln477_2_fu_2586_p2[11:1]}};
        var_2_reg_4270 <= {{add_ln478_2_fu_2714_p2[11:1]}};
        var_quant_3_reg_4305 <= {{add_ln492_5_fu_3003_p2[10:1]}};
        var_quant_reg_4290 <= {{add_ln492_1_fu_2944_p2[10:1]}};
        w_3_reg_4315 <= {{DIV1_TABLE_q3[9:2]}};
        w_3_reg_4315_pp0_iter10_reg <= w_3_reg_4315_pp0_iter9_reg;
        w_3_reg_4315_pp0_iter11_reg <= w_3_reg_4315_pp0_iter10_reg;
        w_3_reg_4315_pp0_iter9_reg <= w_3_reg_4315;
        w_5_reg_4321 <= {{DIV1_TABLE_q2[9:2]}};
        w_5_reg_4321_pp0_iter10_reg <= w_5_reg_4321_pp0_iter9_reg;
        w_5_reg_4321_pp0_iter11_reg <= w_5_reg_4321_pp0_iter10_reg;
        w_5_reg_4321_pp0_iter9_reg <= w_5_reg_4321;
        w_7_reg_4337 <= {{DIV1_TABLE_q0[9:1]}};
        w_7_reg_4337_pp0_iter10_reg <= w_7_reg_4337;
        w_7_reg_4337_pp0_iter11_reg <= w_7_reg_4337_pp0_iter10_reg;
        w_8_reg_4332 <= {{DIV1_TABLE_q1[9:1]}};
        w_8_reg_4332_pp0_iter10_reg <= w_8_reg_4332;
        w_8_reg_4332_pp0_iter11_reg <= w_8_reg_4332_pp0_iter10_reg;
        zext_ln450_1_reg_3917[7 : 0] <= zext_ln450_1_fu_1295_p1[7 : 0];
        zext_ln450_3_reg_3922[7 : 0] <= zext_ln450_3_fu_1303_p1[7 : 0];
        zext_ln452_1_reg_3940[7 : 0] <= zext_ln452_1_fu_1371_p1[7 : 0];
        zext_ln455_2_reg_3960[7 : 0] <= zext_ln455_2_fu_1467_p1[7 : 0];
        zext_ln458_1_reg_3980[7 : 0] <= zext_ln458_1_fu_1543_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBufVal_5_reg_3805 <= linebuf_yuv_1_q1;
        LineBufVal_6_reg_3814 <= linebuf_yuv_2_q1;
        LineBufVal_7_reg_3824 <= linebuf_yuv_3_q1;
        LineBufVal_reg_3795 <= linebuf_yuv_q0;
        p_load65_reg_3788 <= empty_130_fu_248;
        p_load69_reg_3781 <= empty_128_fu_240;
        p_load73_reg_3774 <= empty_126_fu_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp147_reg_3711 <= cmp147_fu_964_p2;
        cmp147_reg_3711_pp0_iter1_reg <= cmp147_reg_3711;
        icmp_ln318_reg_3698 <= icmp_ln318_fu_936_p2;
        icmp_ln318_reg_3698_pp0_iter1_reg <= icmp_ln318_reg_3698;
        icmp_ln328_reg_3707 <= icmp_ln328_fu_958_p2;
        icmp_ln328_reg_3707_pp0_iter1_reg <= icmp_ln328_reg_3707;
        icmp_ln439_reg_3735 <= icmp_ln439_fu_980_p2;
        icmp_ln439_reg_3735_pp0_iter1_reg <= icmp_ln439_reg_3735;
        linebuf_yuv_1_addr_reg_3751 <= zext_ln318_fu_1005_p1;
        linebuf_yuv_2_addr_reg_3757 <= zext_ln318_fu_1005_p1;
        linebuf_yuv_3_addr_reg_3763 <= zext_ln318_fu_1005_p1;
        tmp_53_reg_3742 <= or_ln585_fu_986_p2[32'd16];
        tmp_53_reg_3742_pp0_iter1_reg <= tmp_53_reg_3742;
        x_11_reg_3702 <= x_11_fu_942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0_0_03845_44964_ph_reg_632 <= ap_phi_reg_pp0_iter0_p_0_0_03845_44964_ph_reg_632;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_load51_reg_3907 <= empty_144_fu_304;
        p_load52_reg_3902 <= empty_143_fu_300;
        p_load53_reg_3897 <= empty_142_fu_296;
        p_load54_reg_3892 <= empty_141_fu_292;
        p_load55_reg_3887 <= empty_140_fu_288;
        p_load56_reg_3882 <= empty_139_fu_284;
        p_load57_reg_3877 <= empty_138_fu_280;
        p_load58_reg_3872 <= empty_137_fu_276;
        p_load59_reg_3867 <= empty_136_fu_272;
        p_load60_reg_3862 <= empty_135_fu_268;
        p_load61_reg_3857 <= empty_134_fu_264;
        p_load62_reg_3852 <= empty_133_fu_260;
        p_load63_reg_3847 <= empty_132_fu_256;
        p_load64_reg_3842 <= empty_131_fu_252;
        p_load67_reg_3837 <= empty_129_fu_244;
        p_load71_reg_3832 <= empty_127_fu_236;
        p_load_reg_3912 <= empty_145_fu_308;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce0_local = 1'b1;
    end else begin
        DIV1_TABLE_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce1_local = 1'b1;
    end else begin
        DIV1_TABLE_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce2_local = 1'b1;
    end else begin
        DIV1_TABLE_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce3_local = 1'b1;
    end else begin
        DIV1_TABLE_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV2_TABLE_ce0_local = 1'b1;
    end else begin
        DIV2_TABLE_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln318_fu_936_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (ap_predicate_op125_read_state2 == 1'b1))) begin
        ap_frp_data_issued_nxt_imgBayer_op125 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_imgBayer_op125 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_imgBayer_op125 == 1'b1)) begin
        ap_frp_data_next_issued_imgBayer = 1'd1;
    end else begin
        ap_frp_data_next_issued_imgBayer = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln328_fu_958_p2 == 1'd1) & (cmp84_read_read_fu_328_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln318_fu_936_p2 == 1'd0))) begin
        ap_frp_data_req_imgBayer_op125 = 1'd1;
    end else begin
        ap_frp_data_req_imgBayer_op125 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_146_phi_fu_646_p4 = p_load65_reg_3788;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_146_phi_fu_646_p4 = select_ln387_16_fu_1214_p3;
        end else begin
            ap_phi_mux_empty_146_phi_fu_646_p4 = ap_phi_reg_pp0_iter3_empty_146_reg_643;
        end
    end else begin
        ap_phi_mux_empty_146_phi_fu_646_p4 = ap_phi_reg_pp0_iter3_empty_146_reg_643;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_147_phi_fu_655_p4 = empty_145_fu_308;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_147_phi_fu_655_p4 = select_ln387_17_fu_1221_p3;
        end else begin
            ap_phi_mux_empty_147_phi_fu_655_p4 = ap_phi_reg_pp0_iter3_empty_147_reg_652;
        end
    end else begin
        ap_phi_mux_empty_147_phi_fu_655_p4 = ap_phi_reg_pp0_iter3_empty_147_reg_652;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_148_phi_fu_664_p4 = empty_143_fu_300;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_148_phi_fu_664_p4 = select_ln387_18_fu_1229_p3;
        end else begin
            ap_phi_mux_empty_148_phi_fu_664_p4 = ap_phi_reg_pp0_iter3_empty_148_reg_661;
        end
    end else begin
        ap_phi_mux_empty_148_phi_fu_664_p4 = ap_phi_reg_pp0_iter3_empty_148_reg_661;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_149_phi_fu_673_p4 = empty_144_fu_304;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_149_phi_fu_673_p4 = select_ln387_19_fu_1237_p3;
        end else begin
            ap_phi_mux_empty_149_phi_fu_673_p4 = ap_phi_reg_pp0_iter3_empty_149_reg_670;
        end
    end else begin
        ap_phi_mux_empty_149_phi_fu_673_p4 = ap_phi_reg_pp0_iter3_empty_149_reg_670;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_150_phi_fu_682_p4 = empty_129_fu_244;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_150_phi_fu_682_p4 = select_ln387_8_fu_1159_p3;
        end else begin
            ap_phi_mux_empty_150_phi_fu_682_p4 = ap_phi_reg_pp0_iter3_empty_150_reg_679;
        end
    end else begin
        ap_phi_mux_empty_150_phi_fu_682_p4 = ap_phi_reg_pp0_iter3_empty_150_reg_679;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_151_phi_fu_691_p4 = empty_142_fu_296;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_151_phi_fu_691_p4 = select_ln387_9_fu_1166_p3;
        end else begin
            ap_phi_mux_empty_151_phi_fu_691_p4 = ap_phi_reg_pp0_iter3_empty_151_reg_688;
        end
    end else begin
        ap_phi_mux_empty_151_phi_fu_691_p4 = ap_phi_reg_pp0_iter3_empty_151_reg_688;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_152_phi_fu_700_p4 = empty_140_fu_288;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_152_phi_fu_700_p4 = select_ln387_10_fu_1173_p3;
        end else begin
            ap_phi_mux_empty_152_phi_fu_700_p4 = ap_phi_reg_pp0_iter3_empty_152_reg_697;
        end
    end else begin
        ap_phi_mux_empty_152_phi_fu_700_p4 = ap_phi_reg_pp0_iter3_empty_152_reg_697;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_153_phi_fu_709_p4 = empty_141_fu_292;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_153_phi_fu_709_p4 = select_ln387_11_fu_1180_p3;
        end else begin
            ap_phi_mux_empty_153_phi_fu_709_p4 = ap_phi_reg_pp0_iter3_empty_153_reg_706;
        end
    end else begin
        ap_phi_mux_empty_153_phi_fu_709_p4 = ap_phi_reg_pp0_iter3_empty_153_reg_706;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_154_phi_fu_718_p4 = p_load69_reg_3781;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_154_phi_fu_718_p4 = select_ln387_12_fu_1187_p3;
        end else begin
            ap_phi_mux_empty_154_phi_fu_718_p4 = ap_phi_reg_pp0_iter3_empty_154_reg_715;
        end
    end else begin
        ap_phi_mux_empty_154_phi_fu_718_p4 = ap_phi_reg_pp0_iter3_empty_154_reg_715;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_155_phi_fu_737_p4 = empty_137_fu_276;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_155_phi_fu_737_p4 = select_ln387_14_fu_1200_p3;
        end else begin
            ap_phi_mux_empty_155_phi_fu_737_p4 = ap_phi_reg_pp0_iter3_empty_155_reg_734;
        end
    end else begin
        ap_phi_mux_empty_155_phi_fu_737_p4 = ap_phi_reg_pp0_iter3_empty_155_reg_734;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_156_phi_fu_746_p4 = empty_138_fu_280;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_156_phi_fu_746_p4 = select_ln387_15_fu_1207_p3;
        end else begin
            ap_phi_mux_empty_156_phi_fu_746_p4 = ap_phi_reg_pp0_iter3_empty_156_reg_743;
        end
    end else begin
        ap_phi_mux_empty_156_phi_fu_746_p4 = ap_phi_reg_pp0_iter3_empty_156_reg_743;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_157_phi_fu_755_p4 = empty_127_fu_236;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_157_phi_fu_755_p4 = select_ln387_fu_1104_p3;
        end else begin
            ap_phi_mux_empty_157_phi_fu_755_p4 = ap_phi_reg_pp0_iter3_empty_157_reg_752;
        end
    end else begin
        ap_phi_mux_empty_157_phi_fu_755_p4 = ap_phi_reg_pp0_iter3_empty_157_reg_752;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_158_phi_fu_764_p4 = empty_136_fu_272;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_158_phi_fu_764_p4 = select_ln387_1_fu_1111_p3;
        end else begin
            ap_phi_mux_empty_158_phi_fu_764_p4 = ap_phi_reg_pp0_iter3_empty_158_reg_761;
        end
    end else begin
        ap_phi_mux_empty_158_phi_fu_764_p4 = ap_phi_reg_pp0_iter3_empty_158_reg_761;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_159_phi_fu_773_p4 = empty_134_fu_264;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_159_phi_fu_773_p4 = select_ln387_2_fu_1118_p3;
        end else begin
            ap_phi_mux_empty_159_phi_fu_773_p4 = ap_phi_reg_pp0_iter3_empty_159_reg_770;
        end
    end else begin
        ap_phi_mux_empty_159_phi_fu_773_p4 = ap_phi_reg_pp0_iter3_empty_159_reg_770;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_160_phi_fu_782_p4 = empty_135_fu_268;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_160_phi_fu_782_p4 = select_ln387_3_fu_1125_p3;
        end else begin
            ap_phi_mux_empty_160_phi_fu_782_p4 = ap_phi_reg_pp0_iter3_empty_160_reg_779;
        end
    end else begin
        ap_phi_mux_empty_160_phi_fu_782_p4 = ap_phi_reg_pp0_iter3_empty_160_reg_779;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_161_phi_fu_791_p4 = p_load73_reg_3774;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_161_phi_fu_791_p4 = select_ln387_4_fu_1132_p3;
        end else begin
            ap_phi_mux_empty_161_phi_fu_791_p4 = ap_phi_reg_pp0_iter3_empty_161_reg_788;
        end
    end else begin
        ap_phi_mux_empty_161_phi_fu_791_p4 = ap_phi_reg_pp0_iter3_empty_161_reg_788;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_162_phi_fu_800_p4 = empty_133_fu_260;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_162_phi_fu_800_p4 = select_ln387_5_fu_1138_p3;
        end else begin
            ap_phi_mux_empty_162_phi_fu_800_p4 = ap_phi_reg_pp0_iter3_empty_162_reg_797;
        end
    end else begin
        ap_phi_mux_empty_162_phi_fu_800_p4 = ap_phi_reg_pp0_iter3_empty_162_reg_797;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_163_phi_fu_809_p4 = empty_131_fu_252;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_163_phi_fu_809_p4 = select_ln387_6_fu_1145_p3;
        end else begin
            ap_phi_mux_empty_163_phi_fu_809_p4 = ap_phi_reg_pp0_iter3_empty_163_reg_806;
        end
    end else begin
        ap_phi_mux_empty_163_phi_fu_809_p4 = ap_phi_reg_pp0_iter3_empty_163_reg_806;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_164_phi_fu_818_p4 = empty_132_fu_256;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_164_phi_fu_818_p4 = select_ln387_7_fu_1152_p3;
        end else begin
            ap_phi_mux_empty_164_phi_fu_818_p4 = ap_phi_reg_pp0_iter3_empty_164_reg_815;
        end
    end else begin
        ap_phi_mux_empty_164_phi_fu_818_p4 = ap_phi_reg_pp0_iter3_empty_164_reg_815;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_g_2_phi_fu_727_p4 = empty_139_fu_284;
        end else if ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_g_2_phi_fu_727_p4 = select_ln387_13_fu_1193_p3;
        end else begin
            ap_phi_mux_g_2_phi_fu_727_p4 = ap_phi_reg_pp0_iter3_g_2_reg_724;
        end
    end else begin
        ap_phi_mux_g_2_phi_fu_727_p4 = ap_phi_reg_pp0_iter3_g_2_reg_724;
    end
end

always @ (*) begin
    if (((cmp84_read_reg_3681 == 1'd0) & (icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4 = linebuf_yuv_q0;
    end else begin
        ap_phi_mux_p_0_0_03845_44964_ph_phi_fu_635_p4 = ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_z = 17'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_228;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op125_read_state2 == 1'b1)))) begin
        imgBayer_read_local = 1'b1;
    end else begin
        imgBayer_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((pf_imgG_U_data_out_vld == 1'b1)) begin
        imgG_write = 1'b1;
    end else begin
        imgG_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (tmp_53_reg_3742_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imgG_write_local = 1'b1;
    end else begin
        imgG_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_1_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_1_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_1_we0_local = 1'b1;
    end else begin
        linebuf_yuv_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_2_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_2_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_2_we0_local = 1'b1;
    end else begin
        linebuf_yuv_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_3_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_3_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_3_we0_local = 1'b1;
    end else begin
        linebuf_yuv_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((cmp84 == 1'd1) & (icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        linebuf_yuv_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((cmp84 == 1'd1) & (icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        linebuf_yuv_we0_local = 1'b1;
    end else begin
        linebuf_yuv_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3698_pp0_iter17_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DIV1_TABLE_address0 = zext_ln493_3_fu_3043_p1;

assign DIV1_TABLE_address1 = zext_ln493_fu_3019_p1;

assign DIV1_TABLE_address2 = zext_ln493_2_fu_2998_p1;

assign DIV1_TABLE_address3 = zext_ln493_1_fu_2978_p1;

assign DIV2_TABLE_address0 = zext_ln497_fu_3105_p1;

assign K_10_fu_1736_p2 = (zext_ln460_fu_1729_p1 - zext_ln460_2_fu_1733_p1);

assign K_11_fu_1613_p2 = (zext_ln461_fu_1599_p1 - zext_ln461_1_fu_1609_p1);

assign K_1_fu_1353_p2 = (zext_ln451_fu_1331_p1 - zext_ln451_3_fu_1349_p1);

assign K_2_fu_1385_p2 = (sub_ln452_fu_1379_p2 - zext_ln451_1_fu_1335_p1);

assign K_3_fu_1413_p2 = (zext_ln453_fu_1399_p1 - zext_ln453_1_fu_1409_p1);

assign K_4_fu_1445_p2 = (sub_ln454_fu_1439_p2 - zext_ln452_2_fu_1375_p1);

assign K_5_fu_1481_p2 = (zext_ln455_fu_1459_p1 - zext_ln455_3_fu_1477_p1);

assign K_6_fu_1505_p2 = (sub_ln456_fu_1499_p2 - zext_ln450_4_fu_1307_p1);

assign K_7_fu_1537_p2 = (zext_ln457_fu_1519_p1 - zext_ln457_2_fu_1533_p1);

assign K_8_fu_1715_p2 = (zext_ln458_fu_1708_p1 - zext_ln458_2_fu_1712_p1);

assign K_9_fu_1575_p2 = (zext_ln459_fu_1561_p1 - zext_ln459_1_fu_1571_p1);

assign K_fu_1317_p2 = (sub_ln450_fu_1311_p2 - zext_ln450_2_fu_1299_p1);

assign PixBufVal_fu_1245_p3 = ((cmp170[0:0] == 1'b1) ? LineBufVal_reg_3795 : p_0_0_03845_44964_ph_reg_632);

assign add_ln451_fu_1343_p2 = (zext_ln451_2_fu_1339_p1 + zext_ln450_1_fu_1295_p1);

assign add_ln453_fu_1403_p2 = (zext_ln452_1_fu_1371_p1 + zext_ln450_3_fu_1303_p1);

assign add_ln455_fu_1471_p2 = (zext_ln454_1_fu_1431_p1 + zext_ln455_2_fu_1467_p1);

assign add_ln457_fu_1527_p2 = (zext_ln455_2_fu_1467_p1 + zext_ln457_1_fu_1523_p1);

assign add_ln458_fu_1547_p2 = (zext_ln458_1_fu_1543_p1 + zext_ln457_1_fu_1523_p1);

assign add_ln459_fu_1565_p2 = (zext_ln450_3_fu_1303_p1 + zext_ln458_1_fu_1543_p1);

assign add_ln460_fu_1585_p2 = (zext_ln458_1_fu_1543_p1 + zext_ln460_1_fu_1581_p1);

assign add_ln461_fu_1603_p2 = (zext_ln450_1_fu_1295_p1 + zext_ln460_1_fu_1581_p1);

assign add_ln465_1_fu_1764_p2 = ($signed(sext_ln465_fu_1742_p1) + $signed(sext_ln465_1_fu_1745_p1));

assign add_ln465_fu_1754_p2 = ($signed(sext_ln465_2_fu_1748_p1) + $signed(sext_ln465_3_fu_1751_p1));

assign add_ln466_1_fu_1802_p2 = ($signed(sext_ln466_3_fu_1789_p1) + $signed(sext_ln466_fu_1780_p1));

assign add_ln466_fu_1792_p2 = ($signed(sext_ln466_1_fu_1783_p1) + $signed(sext_ln466_2_fu_1786_p1));

assign add_ln467_fu_1824_p2 = ($signed(sext_ln467_fu_1818_p1) + $signed(sext_ln467_1_fu_1821_p1));

assign add_ln468_1_fu_1858_p2 = ($signed(sext_ln465_3_fu_1751_p1) + $signed(sext_ln465_fu_1742_p1));

assign add_ln468_fu_1848_p2 = ($signed(sext_ln468_fu_1840_p1) + $signed(sext_ln468_1_fu_1844_p1));

assign add_ln476_1_fu_2468_p2 = (zext_ln476_fu_2356_p1 + zext_ln476_2_fu_2424_p1);

assign add_ln476_2_fu_2893_p2 = (zext_ln476_5_fu_2890_p1 + zext_ln476_4_fu_2887_p1);

assign add_ln476_fu_2462_p2 = (zext_ln476_3_fu_2458_p1 + zext_ln476_1_fu_2390_p1);

assign add_ln477_1_fu_2576_p2 = (zext_ln477_fu_2493_p1 + zext_ln477_2_fu_2539_p1);

assign add_ln477_2_fu_2586_p2 = (zext_ln477_5_fu_2582_p1 + zext_ln477_4_fu_2572_p1);

assign add_ln477_fu_2566_p2 = (zext_ln477_3_fu_2562_p1 + zext_ln477_1_fu_2516_p1);

assign add_ln478_1_fu_2704_p2 = (zext_ln478_fu_2621_p1 + zext_ln478_2_fu_2667_p1);

assign add_ln478_2_fu_2714_p2 = (zext_ln478_5_fu_2710_p1 + zext_ln478_4_fu_2700_p1);

assign add_ln478_fu_2694_p2 = (zext_ln478_3_fu_2690_p1 + zext_ln478_1_fu_2644_p1);

assign add_ln479_1_fu_2872_p2 = (zext_ln479_fu_2760_p1 + zext_ln479_2_fu_2828_p1);

assign add_ln479_2_fu_2915_p2 = (zext_ln479_5_fu_2912_p1 + zext_ln479_4_fu_2909_p1);

assign add_ln479_fu_2866_p2 = (zext_ln479_3_fu_2862_p1 + zext_ln479_1_fu_2794_p1);

assign add_ln483_fu_2046_p2 = (zext_ln483_fu_2008_p1 + zext_ln483_1_fu_2042_p1);

assign add_ln484_fu_2130_p2 = (zext_ln484_fu_2092_p1 + zext_ln484_1_fu_2126_p1);

assign add_ln492_1_fu_2944_p2 = (zext_ln492_fu_2940_p1 + var_fu_2899_p4);

assign add_ln492_2_fu_2881_p2 = (zext_ln484_2_fu_2878_p1 + 9'd1);

assign add_ln492_3_fu_2963_p2 = (zext_ln492_1_fu_2960_p1 + var_1_reg_4265);

assign add_ln492_4_fu_2983_p2 = (zext_ln492_1_fu_2960_p1 + var_2_reg_4270);

assign add_ln492_5_fu_3003_p2 = (zext_ln492_fu_2940_p1 + var_3_fu_2921_p4);

assign add_ln492_fu_2934_p2 = (zext_ln483_2_fu_2931_p1 + 9'd1);

assign add_ln495_1_fu_3087_p2 = (zext_ln495_1_fu_3083_p1 + zext_ln494_fu_3057_p1);

assign add_ln495_fu_3077_p2 = (zext_ln488_1_fu_3061_p1 + zext_ln488_2_fu_3064_p1);

assign add_ln504_2_fu_3230_p2 = ($signed(sext_ln504_5_fu_3227_p1) + $signed(sext_ln504_4_fu_3224_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19 = ((1'b1 == 1'b0) & (tmp_53_reg_3742_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'b1 == 1'b0) & (ap_predicate_op125_read_state2 == 1'b1));
end

always @ (*) begin
    ap_condition_1225 = ((cmp84_read_reg_3681 == 1'd0) & (icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3241 = ((cmp84 == 1'd1) & (icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3267 = ((icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_3270 = ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_imgG_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(imgBayer_num_data_valid < (ap_frp_data_req_imgBayer + ap_frp_data_req_imgBayer_op125));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_118 = (ap_predicate_op118_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_120 = (ap_predicate_op120_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_126 = (ap_predicate_op126_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_131 = (ap_predicate_op131_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_132 = (ap_predicate_op132_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_133 = (ap_predicate_op133_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_134 = (ap_predicate_op134_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_184 = (ap_predicate_op184_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_0_0_03845_44964_ph_reg_632 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_146_reg_643 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_147_reg_652 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_148_reg_661 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_149_reg_670 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_150_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_151_reg_688 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_152_reg_697 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_153_reg_706 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_154_reg_715 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_155_reg_734 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_156_reg_743 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_157_reg_752 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_158_reg_761 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_159_reg_770 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_160_reg_779 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_161_reg_788 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_162_reg_797 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_163_reg_806 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_164_reg_815 = 'bx;

assign ap_phi_reg_pp0_iter3_g_2_reg_724 = 'bx;

always @ (*) begin
    ap_predicate_op118_load_state2 = ((icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0));
end

always @ (*) begin
    ap_predicate_op120_load_state2 = ((icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0));
end

always @ (*) begin
    ap_predicate_op122_load_state2 = ((icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_load_state2 = ((icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_read_state2 = ((cmp84 == 1'd1) & (icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0));
end

always @ (*) begin
    ap_predicate_op126_store_state2 = ((cmp84 == 1'd1) & (icmp_ln328_reg_3707 == 1'd1) & (icmp_ln318_reg_3698 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_load_state3 = ((icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_load_state3 = ((icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op133_load_state3 = ((icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op134_load_state3 = ((icmp_ln328_reg_3707_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_store_state4 = ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_store_state4 = ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_store_state4 = ((icmp_ln328_reg_3707_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_3698_pp0_iter2_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign ave_1_fu_1812_p2 = ($signed(sext_ln466_5_fu_1808_p1) + $signed(sext_ln466_4_fu_1798_p1));

assign ave_2_fu_1834_p2 = ($signed(sext_ln466_4_fu_1798_p1) + $signed(sext_ln467_2_fu_1830_p1));

assign ave_3_fu_1868_p2 = ($signed(sext_ln468_3_fu_1864_p1) + $signed(sext_ln468_2_fu_1854_p1));

assign ave_fu_1774_p2 = ($signed(sext_ln465_5_fu_1770_p1) + $signed(sext_ln465_4_fu_1760_p1));

assign cmp147_fu_964_p2 = ((ap_sig_allocacmp_z == 17'd0) ? 1'b1 : 1'b0);

assign cmp84_read_read_fu_328_p2 = cmp84;

assign cmp84_read_reg_3681 = cmp84;

assign g_1_fu_3310_p3 = ((icmp_ln439_reg_3735_pp0_iter17_reg[0:0] == 1'b1) ? g_fu_3304_p2 : zext_ln504_4_fu_3265_p1);

assign g_fu_3304_p2 = ($signed(sext_ln504_7_fu_3300_p1) + $signed(zext_ln504_4_fu_3265_p1));

assign grp_fu_3511_p1 = grp_fu_3511_p10;

assign grp_fu_3511_p10 = lshr_ln501_3_reg_4376;

assign grp_fu_3520_p1 = grp_fu_3520_p10;

assign grp_fu_3520_p10 = lshr_ln_reg_4361;

assign icmp_ln318_fu_936_p2 = ((ap_sig_allocacmp_z == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_958_p2 = ((ap_sig_allocacmp_z < zext_ln275_cast_fu_824_p1) ? 1'b1 : 1'b0);

assign icmp_ln439_fu_980_p2 = ((xor_r == zext_ln439_fu_976_p1) ? 1'b1 : 1'b0);

assign icmp_ln510_fu_3335_p2 = (($signed(tmp_52_fu_3325_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign imgBayer_blk_n = 1'b1;

assign imgBayer_read = imgBayer_read_local;

assign imgG_blk_n = 1'b1;

assign imgG_din = pf_imgG_U_data_out;

assign linebuf_yuv_1_address0 = linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg;

assign linebuf_yuv_1_address1 = zext_ln318_fu_1005_p1;

assign linebuf_yuv_2_address0 = linebuf_yuv_2_addr_reg_3757_pp0_iter2_reg;

assign linebuf_yuv_2_address1 = zext_ln318_fu_1005_p1;

assign linebuf_yuv_3_address0 = linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg;

assign linebuf_yuv_3_address1 = zext_ln318_fu_1005_p1;

assign linebuf_yuv_address0 = zext_ln318_fu_1005_p1;

assign mean_1_fu_2193_p3 = ((tmp_27_reg_4101[0:0] == 1'b1) ? sub_ln472_3_fu_2187_p2 : sext_ln472_7_fu_2184_p1);

assign mean_2_fu_2212_p3 = ((tmp_28_reg_4116[0:0] == 1'b1) ? sub_ln472_5_fu_2206_p2 : sext_ln472_9_fu_2203_p1);

assign mean_3_fu_2247_p3 = ((tmp_29_reg_4131[0:0] == 1'b1) ? sub_ln472_7_fu_2241_p2 : sext_ln472_11_fu_2238_p1);

assign mean_fu_2174_p3 = ((tmp_26_reg_4091[0:0] == 1'b1) ? sub_ln472_1_fu_2168_p2 : sext_ln472_3_fu_2165_p1);

assign mul_ln501_1_fu_3131_p1 = mul_ln501_1_fu_3131_p10;

assign mul_ln501_1_fu_3131_p10 = w_3_reg_4315_pp0_iter11_reg;

assign mul_ln501_2_fu_3149_p1 = mul_ln501_2_fu_3149_p10;

assign mul_ln501_2_fu_3149_p10 = w_5_reg_4321_pp0_iter11_reg;

assign mul_ln501_3_fu_3167_p1 = mul_ln501_3_fu_3167_p10;

assign mul_ln501_3_fu_3167_p10 = w_7_reg_4337_pp0_iter11_reg;

assign mul_ln501_fu_3113_p1 = mul_ln501_fu_3113_p10;

assign mul_ln501_fu_3113_p10 = w_8_reg_4332_pp0_iter11_reg;

assign mul_ln504_1_fu_3206_p1 = mul_ln504_1_fu_3206_p10;

assign mul_ln504_1_fu_3206_p10 = lshr_ln501_1_reg_4366_pp0_iter13_reg;

assign mul_ln504_2_fu_3212_p1 = mul_ln504_2_fu_3212_p10;

assign mul_ln504_2_fu_3212_p10 = lshr_ln501_2_reg_4371_pp0_iter13_reg;

assign or_ln510_fu_3359_p2 = (tmp_51_fu_3317_p3 | icmp_ln510_fu_3335_p2);

assign or_ln585_fu_986_p2 = (out_y | out_x_fu_948_p2);

assign or_ln587_3_fu_3401_p4 = {{{outpix_0_2_0_0_0_load_fu_3394_p3}, {select_ln510_reg_4433}}, {outpix_0_0_0_0_0_load_fu_3387_p3}};

assign out_x_fu_948_p2 = ($signed(ap_sig_allocacmp_z) + $signed(17'd131070));

assign outpix_0_0_0_0_0_load_fu_3387_p3 = ((icmp_ln439_reg_3735_pp0_iter18_reg[0:0] == 1'b1) ? select_ln506_fu_3373_p3 : 8'd0);

assign outpix_0_2_0_0_0_load_fu_3394_p3 = ((icmp_ln439_reg_3735_pp0_iter18_reg[0:0] == 1'b1) ? select_ln507_fu_3380_p3 : 8'd0);

assign p_out = p_load65_reg_3788_pp0_iter17_reg;

assign p_out1 = p_load67_reg_3837_pp0_iter17_reg;

assign p_out10 = p_load55_reg_3887_pp0_iter17_reg;

assign p_out11 = p_load56_reg_3882_pp0_iter17_reg;

assign p_out12 = p_load57_reg_3877_pp0_iter17_reg;

assign p_out13 = p_load58_reg_3872_pp0_iter17_reg;

assign p_out14 = p_load59_reg_3867_pp0_iter17_reg;

assign p_out15 = p_load60_reg_3862_pp0_iter17_reg;

assign p_out16 = p_load61_reg_3857_pp0_iter17_reg;

assign p_out17 = p_load62_reg_3852_pp0_iter17_reg;

assign p_out18 = p_load63_reg_3847_pp0_iter17_reg;

assign p_out19 = p_load64_reg_3842_pp0_iter17_reg;

assign p_out2 = p_load69_reg_3781_pp0_iter17_reg;

assign p_out3 = p_load71_reg_3832_pp0_iter17_reg;

assign p_out4 = p_load73_reg_3774_pp0_iter17_reg;

assign p_out5 = p_load_reg_3912_pp0_iter17_reg;

assign p_out6 = p_load51_reg_3907_pp0_iter17_reg;

assign p_out7 = p_load52_reg_3902_pp0_iter17_reg;

assign p_out8 = p_load53_reg_3897_pp0_iter17_reg;

assign p_out9 = p_load54_reg_3892_pp0_iter17_reg;

assign select_ln387_10_fu_1173_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_reg_3795 : empty_140_fu_288);

assign select_ln387_11_fu_1180_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_reg_3795 : empty_141_fu_292);

assign select_ln387_12_fu_1187_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_5_reg_3805 : p_load69_reg_3781);

assign select_ln387_13_fu_1193_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_5_reg_3805 : empty_139_fu_284);

assign select_ln387_14_fu_1200_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_5_reg_3805 : empty_137_fu_276);

assign select_ln387_15_fu_1207_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_5_reg_3805 : empty_138_fu_280);

assign select_ln387_16_fu_1214_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? p_0_0_03845_44964_ph_reg_632 : p_load65_reg_3788);

assign select_ln387_17_fu_1221_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? p_0_0_03845_44964_ph_reg_632 : empty_145_fu_308);

assign select_ln387_18_fu_1229_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? p_0_0_03845_44964_ph_reg_632 : empty_143_fu_300);

assign select_ln387_19_fu_1237_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? p_0_0_03845_44964_ph_reg_632 : empty_144_fu_304);

assign select_ln387_1_fu_1111_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_6_reg_3814 : empty_136_fu_272);

assign select_ln387_2_fu_1118_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_6_reg_3814 : empty_134_fu_264);

assign select_ln387_3_fu_1125_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_6_reg_3814 : empty_135_fu_268);

assign select_ln387_4_fu_1132_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_7_reg_3824 : p_load73_reg_3774);

assign select_ln387_5_fu_1138_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_7_reg_3824 : empty_133_fu_260);

assign select_ln387_6_fu_1145_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_7_reg_3824 : empty_131_fu_252);

assign select_ln387_7_fu_1152_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_7_reg_3824 : empty_132_fu_256);

assign select_ln387_8_fu_1159_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_reg_3795 : empty_129_fu_244);

assign select_ln387_9_fu_1166_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_reg_3795 : empty_142_fu_296);

assign select_ln387_fu_1104_p3 = ((cmp147_reg_3711_pp0_iter2_reg[0:0] == 1'b1) ? LineBufVal_6_reg_3814 : empty_127_fu_236);

assign select_ln403_1_fu_1252_p3 = ((cmp170[0:0] == 1'b1) ? LineBufVal_5_reg_3805 : p_0_0_03845_44964_ph_reg_632);

assign select_ln403_2_fu_1259_p3 = ((cmp170[0:0] == 1'b1) ? LineBufVal_6_reg_3814 : p_0_0_03845_44964_ph_reg_632);

assign select_ln504_fu_3293_p3 = ((tmp_50_fu_3269_p3[0:0] == 1'b1) ? sub_ln504_1_reg_4428 : zext_ln504_6_fu_3289_p1);

assign select_ln506_fu_3373_p3 = ((cmp689[0:0] == 1'b1) ? g_2_reg_724_pp0_iter18_reg : 8'd0);

assign select_ln507_fu_3380_p3 = ((cmp689[0:0] == 1'b1) ? 8'd0 : g_2_reg_724_pp0_iter18_reg);

assign select_ln510_1_fu_3351_p3 = ((xor_ln510_fu_3345_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln510_fu_3365_p3 = ((or_ln510_fu_3359_p2[0:0] == 1'b1) ? select_ln510_1_fu_3351_p3 : trunc_ln510_fu_3341_p1);

assign select_ln61_10_fu_2660_p3 = ((tmp_40_fu_2653_p3[0:0] == 1'b1) ? sub_ln61_18_fu_2648_p2 : trunc_ln61_18_reg_4238);

assign select_ln61_11_fu_2683_p3 = ((tmp_41_fu_2676_p3[0:0] == 1'b1) ? sub_ln61_19_fu_2671_p2 : trunc_ln61_19_reg_4249);

assign select_ln61_12_fu_2752_p3 = ((tmp_42_fu_2744_p3[0:0] == 1'b1) ? sub_ln61_20_fu_2738_p2 : trunc_ln61_20_fu_2734_p1);

assign select_ln61_13_fu_2786_p3 = ((tmp_43_fu_2778_p3[0:0] == 1'b1) ? sub_ln61_21_fu_2772_p2 : trunc_ln61_21_fu_2768_p1);

assign select_ln61_14_fu_2820_p3 = ((tmp_44_fu_2812_p3[0:0] == 1'b1) ? sub_ln61_22_fu_2806_p2 : trunc_ln61_22_fu_2802_p1);

assign select_ln61_15_fu_2854_p3 = ((tmp_45_fu_2846_p3[0:0] == 1'b1) ? sub_ln61_23_fu_2840_p2 : trunc_ln61_23_fu_2836_p1);

assign select_ln61_16_fu_2000_p3 = ((tmp_46_fu_1992_p3[0:0] == 1'b1) ? sub_ln61_24_fu_1986_p2 : trunc_ln61_24_fu_1982_p1);

assign select_ln61_17_fu_2034_p3 = ((tmp_47_fu_2026_p3[0:0] == 1'b1) ? sub_ln61_25_fu_2020_p2 : trunc_ln61_25_fu_2016_p1);

assign select_ln61_18_fu_2084_p3 = ((tmp_48_fu_2076_p3[0:0] == 1'b1) ? sub_ln61_26_fu_2070_p2 : trunc_ln61_26_fu_2066_p1);

assign select_ln61_19_fu_2118_p3 = ((tmp_49_fu_2110_p3[0:0] == 1'b1) ? sub_ln61_27_fu_2104_p2 : trunc_ln61_27_fu_2100_p1);

assign select_ln61_1_fu_2382_p3 = ((tmp_31_fu_2374_p3[0:0] == 1'b1) ? sub_ln61_9_fu_2368_p2 : trunc_ln61_9_fu_2364_p1);

assign select_ln61_2_fu_2416_p3 = ((tmp_32_fu_2408_p3[0:0] == 1'b1) ? sub_ln61_10_fu_2402_p2 : trunc_ln61_10_fu_2398_p1);

assign select_ln61_3_fu_2450_p3 = ((tmp_33_fu_2442_p3[0:0] == 1'b1) ? sub_ln61_11_fu_2436_p2 : trunc_ln61_11_fu_2432_p1);

assign select_ln61_4_fu_2486_p3 = ((tmp_34_fu_2479_p3[0:0] == 1'b1) ? sub_ln61_12_fu_2474_p2 : trunc_ln61_12_reg_4172);

assign select_ln61_5_fu_2509_p3 = ((tmp_35_fu_2502_p3[0:0] == 1'b1) ? sub_ln61_13_fu_2497_p2 : trunc_ln61_13_reg_4183);

assign select_ln61_6_fu_2532_p3 = ((tmp_36_fu_2525_p3[0:0] == 1'b1) ? sub_ln61_14_fu_2520_p2 : trunc_ln61_14_reg_4194);

assign select_ln61_7_fu_2555_p3 = ((tmp_37_fu_2548_p3[0:0] == 1'b1) ? sub_ln61_15_fu_2543_p2 : trunc_ln61_15_reg_4205);

assign select_ln61_8_fu_2614_p3 = ((tmp_38_fu_2607_p3[0:0] == 1'b1) ? sub_ln61_16_fu_2602_p2 : trunc_ln61_16_reg_4216);

assign select_ln61_9_fu_2637_p3 = ((tmp_39_fu_2630_p3[0:0] == 1'b1) ? sub_ln61_17_fu_2625_p2 : trunc_ln61_17_reg_4227);

assign select_ln61_fu_2348_p3 = ((tmp_30_fu_2340_p3[0:0] == 1'b1) ? sub_ln61_fu_2334_p2 : trunc_ln61_fu_2330_p1);

assign sext_ln465_1_fu_1745_p1 = $signed(K_2_reg_3945);

assign sext_ln465_2_fu_1748_p1 = $signed(K_4_reg_3955);

assign sext_ln465_3_fu_1751_p1 = $signed(K_6_reg_3970);

assign sext_ln465_4_fu_1760_p1 = $signed(add_ln465_fu_1754_p2);

assign sext_ln465_5_fu_1770_p1 = $signed(add_ln465_1_fu_1764_p2);

assign sext_ln465_fu_1742_p1 = $signed(K_reg_3930);

assign sext_ln466_1_fu_1783_p1 = $signed(K_3_reg_3950);

assign sext_ln466_2_fu_1786_p1 = $signed(K_9_reg_3990);

assign sext_ln466_3_fu_1789_p1 = $signed(K_11_reg_4000);

assign sext_ln466_4_fu_1798_p1 = $signed(add_ln466_fu_1792_p2);

assign sext_ln466_5_fu_1808_p1 = $signed(add_ln466_1_fu_1802_p2);

assign sext_ln466_fu_1780_p1 = $signed(K_1_reg_3935);

assign sext_ln467_1_fu_1821_p1 = $signed(K_7_reg_3975);

assign sext_ln467_2_fu_1830_p1 = $signed(add_ln467_fu_1824_p2);

assign sext_ln467_fu_1818_p1 = $signed(K_5_reg_3965);

assign sext_ln468_1_fu_1844_p1 = $signed(K_10_fu_1736_p2);

assign sext_ln468_2_fu_1854_p1 = $signed(add_ln468_fu_1848_p2);

assign sext_ln468_3_fu_1864_p1 = $signed(add_ln468_1_fu_1858_p2);

assign sext_ln468_fu_1840_p1 = $signed(K_8_fu_1715_p2);

assign sext_ln472_10_fu_2234_p1 = $signed(trunc_ln472_s_fu_2224_p4);

assign sext_ln472_11_fu_2238_p1 = $signed(trunc_ln472_3_reg_4136);

assign sext_ln472_1_fu_2161_p1 = $signed(trunc_ln472_1_fu_2151_p4);

assign sext_ln472_3_fu_2165_p1 = $signed(trunc_ln472_2_reg_4096);

assign sext_ln472_5_fu_2181_p1 = $signed(trunc_ln472_4_reg_4106);

assign sext_ln472_7_fu_2184_p1 = $signed(trunc_ln472_5_reg_4111);

assign sext_ln472_8_fu_2200_p1 = $signed(trunc_ln472_7_reg_4121);

assign sext_ln472_9_fu_2203_p1 = $signed(trunc_ln472_8_reg_4126);

assign sext_ln504_4_fu_3224_p1 = grp_fu_3520_p3;

assign sext_ln504_5_fu_3227_p1 = grp_fu_3511_p3;

assign sext_ln504_6_fu_3251_p1 = $signed(trunc_ln504_1_fu_3241_p4);

assign sext_ln504_7_fu_3300_p1 = $signed(select_ln504_fu_3293_p3);

assign sext_ln504_8_fu_3285_p1 = $signed(trunc_ln504_2_fu_3276_p4);

assign shl_ln10_fu_1721_p3 = {{empty_127_fu_236}, {1'd0}};

assign shl_ln11_fu_1591_p3 = {{ap_phi_mux_empty_161_phi_fu_791_p4}, {1'd0}};

assign shl_ln1_fu_1700_p3 = {{empty_129_fu_244}, {1'd0}};

assign shl_ln2_fu_1553_p3 = {{ap_phi_mux_empty_154_phi_fu_718_p4}, {1'd0}};

assign shl_ln3_fu_1323_p3 = {{ap_phi_mux_empty_164_phi_fu_818_p4}, {1'd0}};

assign shl_ln4_fu_1359_p3 = {{ap_phi_mux_empty_159_phi_fu_773_p4}, {1'd0}};

assign shl_ln5_fu_1391_p3 = {{ap_phi_mux_empty_156_phi_fu_746_p4}, {1'd0}};

assign shl_ln6_fu_1419_p3 = {{ap_phi_mux_empty_152_phi_fu_700_p4}, {1'd0}};

assign shl_ln7_fu_1451_p3 = {{ap_phi_mux_empty_149_phi_fu_673_p4}, {1'd0}};

assign shl_ln8_fu_1487_p3 = {{ap_phi_mux_empty_151_phi_fu_691_p4}, {1'd0}};

assign shl_ln9_fu_1511_p3 = {{ap_phi_mux_empty_146_phi_fu_646_p4}, {1'd0}};

assign shl_ln_fu_1283_p3 = {{ap_phi_mux_empty_158_phi_fu_764_p4}, {1'd0}};

assign sub_ln450_fu_1311_p2 = (zext_ln450_fu_1291_p1 - zext_ln450_4_fu_1307_p1);

assign sub_ln452_fu_1379_p2 = (zext_ln452_fu_1367_p1 - zext_ln452_2_fu_1375_p1);

assign sub_ln454_fu_1439_p2 = (zext_ln454_fu_1427_p1 - zext_ln454_2_fu_1435_p1);

assign sub_ln456_fu_1499_p2 = (zext_ln456_fu_1495_p1 - zext_ln455_1_fu_1463_p1);

assign sub_ln472_1_fu_2168_p2 = ($signed(11'd0) - $signed(sext_ln472_1_fu_2161_p1));

assign sub_ln472_2_fu_1900_p2 = ($signed(12'd0) - $signed(ave_1_fu_1812_p2));

assign sub_ln472_3_fu_2187_p2 = ($signed(11'd0) - $signed(sext_ln472_5_fu_2181_p1));

assign sub_ln472_4_fu_1934_p2 = ($signed(12'd0) - $signed(ave_2_fu_1834_p2));

assign sub_ln472_5_fu_2206_p2 = ($signed(11'd0) - $signed(sext_ln472_8_fu_2200_p1));

assign sub_ln472_6_fu_2219_p2 = ($signed(12'd0) - $signed(ave_3_reg_4085));

assign sub_ln472_7_fu_2241_p2 = ($signed(11'd0) - $signed(sext_ln472_10_fu_2234_p1));

assign sub_ln472_fu_2146_p2 = ($signed(12'd0) - $signed(ave_reg_4027));

assign sub_ln476_1_fu_2360_p2 = ($signed(sext_ln465_1_reg_4011_pp0_iter5_reg) - $signed(mean_reg_4151));

assign sub_ln476_2_fu_2394_p2 = ($signed(sext_ln465_2_reg_4016_pp0_iter5_reg) - $signed(mean_reg_4151));

assign sub_ln476_3_fu_2428_p2 = ($signed(sext_ln465_3_reg_4021_pp0_iter5_reg) - $signed(mean_reg_4151));

assign sub_ln476_fu_2326_p2 = ($signed(sext_ln465_reg_4005_pp0_iter5_reg) - $signed(mean_reg_4151));

assign sub_ln477_1_fu_2263_p2 = ($signed(sext_ln466_1_reg_4038) - $signed(mean_1_fu_2193_p3));

assign sub_ln477_2_fu_2272_p2 = ($signed(sext_ln466_2_reg_4044) - $signed(mean_1_fu_2193_p3));

assign sub_ln477_3_fu_2281_p2 = ($signed(sext_ln466_3_reg_4050) - $signed(mean_1_fu_2193_p3));

assign sub_ln477_fu_2254_p2 = ($signed(sext_ln466_reg_4033) - $signed(mean_1_fu_2193_p3));

assign sub_ln478_1_fu_2299_p2 = ($signed(sext_ln467_reg_4060) - $signed(mean_2_fu_2212_p3));

assign sub_ln478_2_fu_2308_p2 = ($signed(sext_ln467_1_reg_4065) - $signed(mean_2_fu_2212_p3));

assign sub_ln478_3_fu_2317_p2 = ($signed(sext_ln466_2_reg_4044) - $signed(mean_2_fu_2212_p3));

assign sub_ln478_fu_2290_p2 = ($signed(sext_ln466_1_reg_4038) - $signed(mean_2_fu_2212_p3));

assign sub_ln479_1_fu_2764_p2 = ($signed(sext_ln465_3_reg_4021_pp0_iter5_reg) - $signed(mean_3_reg_4159));

assign sub_ln479_2_fu_2798_p2 = ($signed(sext_ln468_reg_4075_pp0_iter5_reg) - $signed(mean_3_reg_4159));

assign sub_ln479_3_fu_2832_p2 = ($signed(sext_ln468_1_reg_4080_pp0_iter5_reg) - $signed(mean_3_reg_4159));

assign sub_ln479_fu_2730_p2 = ($signed(sext_ln465_reg_4005_pp0_iter5_reg) - $signed(mean_3_reg_4159));

assign sub_ln483_1_fu_2012_p2 = (zext_ln455_2_reg_3960 - zext_ln450_3_reg_3922);

assign sub_ln483_fu_1978_p2 = (zext_ln450_1_reg_3917 - zext_ln450_3_reg_3922);

assign sub_ln484_1_fu_2096_p2 = (zext_ln458_1_reg_3980 - zext_ln450_3_reg_3922);

assign sub_ln484_fu_2062_p2 = (zext_ln452_1_reg_3940 - zext_ln450_3_reg_3922);

assign sub_ln504_1_fu_3259_p2 = (13'd0 - zext_ln504_5_fu_3255_p1);

assign sub_ln504_fu_3236_p2 = (24'd0 - add_ln504_2_reg_4421);

assign sub_ln61_10_fu_2402_p2 = (10'd0 - trunc_ln61_10_fu_2398_p1);

assign sub_ln61_11_fu_2436_p2 = (10'd0 - trunc_ln61_11_fu_2432_p1);

assign sub_ln61_12_fu_2474_p2 = (10'd0 - trunc_ln61_12_reg_4172);

assign sub_ln61_13_fu_2497_p2 = (10'd0 - trunc_ln61_13_reg_4183);

assign sub_ln61_14_fu_2520_p2 = (10'd0 - trunc_ln61_14_reg_4194);

assign sub_ln61_15_fu_2543_p2 = (10'd0 - trunc_ln61_15_reg_4205);

assign sub_ln61_16_fu_2602_p2 = (10'd0 - trunc_ln61_16_reg_4216);

assign sub_ln61_17_fu_2625_p2 = (10'd0 - trunc_ln61_17_reg_4227);

assign sub_ln61_18_fu_2648_p2 = (10'd0 - trunc_ln61_18_reg_4238);

assign sub_ln61_19_fu_2671_p2 = (10'd0 - trunc_ln61_19_reg_4249);

assign sub_ln61_20_fu_2738_p2 = (10'd0 - trunc_ln61_20_fu_2734_p1);

assign sub_ln61_21_fu_2772_p2 = (10'd0 - trunc_ln61_21_fu_2768_p1);

assign sub_ln61_22_fu_2806_p2 = (10'd0 - trunc_ln61_22_fu_2802_p1);

assign sub_ln61_23_fu_2840_p2 = (10'd0 - trunc_ln61_23_fu_2836_p1);

assign sub_ln61_24_fu_1986_p2 = (8'd0 - trunc_ln61_24_fu_1982_p1);

assign sub_ln61_25_fu_2020_p2 = (8'd0 - trunc_ln61_25_fu_2016_p1);

assign sub_ln61_26_fu_2070_p2 = (8'd0 - trunc_ln61_26_fu_2066_p1);

assign sub_ln61_27_fu_2104_p2 = (8'd0 - trunc_ln61_27_fu_2100_p1);

assign sub_ln61_9_fu_2368_p2 = (10'd0 - trunc_ln61_9_fu_2364_p1);

assign sub_ln61_fu_2334_p2 = (10'd0 - trunc_ln61_fu_2330_p1);

assign sw_1_fu_3099_p2 = (zext_ln495_fu_3096_p1 + zext_ln488_fu_3093_p1);

assign tmp_30_fu_2340_p3 = sub_ln476_fu_2326_p2[32'd10];

assign tmp_31_fu_2374_p3 = sub_ln476_1_fu_2360_p2[32'd10];

assign tmp_32_fu_2408_p3 = sub_ln476_2_fu_2394_p2[32'd10];

assign tmp_33_fu_2442_p3 = sub_ln476_3_fu_2428_p2[32'd10];

assign tmp_34_fu_2479_p3 = sub_ln477_reg_4167[32'd10];

assign tmp_35_fu_2502_p3 = sub_ln477_1_reg_4178[32'd10];

assign tmp_36_fu_2525_p3 = sub_ln477_2_reg_4189[32'd10];

assign tmp_37_fu_2548_p3 = sub_ln477_3_reg_4200[32'd10];

assign tmp_38_fu_2607_p3 = sub_ln478_reg_4211[32'd10];

assign tmp_39_fu_2630_p3 = sub_ln478_1_reg_4222[32'd10];

assign tmp_40_fu_2653_p3 = sub_ln478_2_reg_4233[32'd10];

assign tmp_41_fu_2676_p3 = sub_ln478_3_reg_4244[32'd10];

assign tmp_42_fu_2744_p3 = sub_ln479_fu_2730_p2[32'd10];

assign tmp_43_fu_2778_p3 = sub_ln479_1_fu_2764_p2[32'd10];

assign tmp_44_fu_2812_p3 = sub_ln479_2_fu_2798_p2[32'd10];

assign tmp_45_fu_2846_p3 = sub_ln479_3_fu_2832_p2[32'd10];

assign tmp_46_fu_1992_p3 = sub_ln483_fu_1978_p2[32'd8];

assign tmp_47_fu_2026_p3 = sub_ln483_1_fu_2012_p2[32'd8];

assign tmp_48_fu_2076_p3 = sub_ln484_fu_2062_p2[32'd8];

assign tmp_49_fu_2110_p3 = sub_ln484_1_fu_2096_p2[32'd8];

assign tmp_50_fu_3269_p3 = add_ln504_2_reg_4421_pp0_iter17_reg[32'd23];

assign tmp_51_fu_3317_p3 = g_1_fu_3310_p3[32'd13];

assign tmp_52_fu_3325_p4 = {{g_1_fu_3310_p3[13:8]}};

assign trunc_ln279_fu_954_p1 = out_x_fu_948_p2[0:0];

assign trunc_ln472_1_fu_2151_p4 = {{sub_ln472_fu_2146_p2[11:2]}};

assign trunc_ln472_s_fu_2224_p4 = {{sub_ln472_6_fu_2219_p2[11:2]}};

assign trunc_ln504_1_fu_3241_p4 = {{sub_ln504_fu_3236_p2[23:13]}};

assign trunc_ln504_2_fu_3276_p4 = {{add_ln504_2_reg_4421_pp0_iter17_reg[23:13]}};

assign trunc_ln510_fu_3341_p1 = g_1_fu_3310_p3[7:0];

assign trunc_ln61_10_fu_2398_p1 = sub_ln476_2_fu_2394_p2[9:0];

assign trunc_ln61_11_fu_2432_p1 = sub_ln476_3_fu_2428_p2[9:0];

assign trunc_ln61_12_fu_2259_p1 = sub_ln477_fu_2254_p2[9:0];

assign trunc_ln61_13_fu_2268_p1 = sub_ln477_1_fu_2263_p2[9:0];

assign trunc_ln61_14_fu_2277_p1 = sub_ln477_2_fu_2272_p2[9:0];

assign trunc_ln61_15_fu_2286_p1 = sub_ln477_3_fu_2281_p2[9:0];

assign trunc_ln61_16_fu_2295_p1 = sub_ln478_fu_2290_p2[9:0];

assign trunc_ln61_17_fu_2304_p1 = sub_ln478_1_fu_2299_p2[9:0];

assign trunc_ln61_18_fu_2313_p1 = sub_ln478_2_fu_2308_p2[9:0];

assign trunc_ln61_19_fu_2322_p1 = sub_ln478_3_fu_2317_p2[9:0];

assign trunc_ln61_20_fu_2734_p1 = sub_ln479_fu_2730_p2[9:0];

assign trunc_ln61_21_fu_2768_p1 = sub_ln479_1_fu_2764_p2[9:0];

assign trunc_ln61_22_fu_2802_p1 = sub_ln479_2_fu_2798_p2[9:0];

assign trunc_ln61_23_fu_2836_p1 = sub_ln479_3_fu_2832_p2[9:0];

assign trunc_ln61_24_fu_1982_p1 = sub_ln483_fu_1978_p2[7:0];

assign trunc_ln61_25_fu_2016_p1 = sub_ln483_1_fu_2012_p2[7:0];

assign trunc_ln61_26_fu_2066_p1 = sub_ln484_fu_2062_p2[7:0];

assign trunc_ln61_27_fu_2100_p1 = sub_ln484_1_fu_2096_p2[7:0];

assign trunc_ln61_9_fu_2364_p1 = sub_ln476_1_fu_2360_p2[9:0];

assign trunc_ln61_fu_2330_p1 = sub_ln476_fu_2326_p2[9:0];

assign var_3_fu_2921_p4 = {{add_ln479_2_fu_2915_p2[11:1]}};

assign var_fu_2899_p4 = {{add_ln476_2_fu_2893_p2[11:1]}};

assign var_quant_1_fu_2968_p4 = {{add_ln492_3_fu_2963_p2[10:1]}};

assign var_quant_2_fu_2988_p4 = {{add_ln492_4_fu_2983_p2[10:1]}};

assign w_8_fu_3047_p4 = {{DIV1_TABLE_q1[9:1]}};

assign x_11_fu_942_p2 = (ap_sig_allocacmp_z + 17'd1);

assign xor_ln439_fu_970_p2 = (trunc_ln279_fu_954_p1 ^ empty);

assign xor_ln510_fu_3345_p2 = (tmp_51_fu_3317_p3 ^ 1'd1);

assign zext_ln275_cast_fu_824_p1 = zext_ln275;

assign zext_ln318_fu_1005_p1 = x_11_reg_3702;

assign zext_ln439_fu_976_p1 = xor_ln439_fu_970_p2;

assign zext_ln450_1_fu_1295_p1 = ap_phi_mux_empty_162_phi_fu_800_p4;

assign zext_ln450_2_fu_1299_p1 = ap_phi_mux_empty_162_phi_fu_800_p4;

assign zext_ln450_3_fu_1303_p1 = ap_phi_mux_g_2_phi_fu_727_p4;

assign zext_ln450_4_fu_1307_p1 = ap_phi_mux_g_2_phi_fu_727_p4;

assign zext_ln450_fu_1291_p1 = shl_ln_fu_1283_p3;

assign zext_ln451_1_fu_1335_p1 = ap_phi_mux_empty_163_phi_fu_809_p4;

assign zext_ln451_2_fu_1339_p1 = ap_phi_mux_empty_163_phi_fu_809_p4;

assign zext_ln451_3_fu_1349_p1 = add_ln451_fu_1343_p2;

assign zext_ln451_fu_1331_p1 = shl_ln3_fu_1323_p3;

assign zext_ln452_1_fu_1371_p1 = ap_phi_mux_empty_155_phi_fu_737_p4;

assign zext_ln452_2_fu_1375_p1 = ap_phi_mux_empty_155_phi_fu_737_p4;

assign zext_ln452_fu_1367_p1 = shl_ln4_fu_1359_p3;

assign zext_ln453_1_fu_1409_p1 = add_ln453_fu_1403_p2;

assign zext_ln453_fu_1399_p1 = shl_ln5_fu_1391_p3;

assign zext_ln454_1_fu_1431_p1 = ap_phi_mux_empty_148_phi_fu_664_p4;

assign zext_ln454_2_fu_1435_p1 = ap_phi_mux_empty_148_phi_fu_664_p4;

assign zext_ln454_fu_1427_p1 = shl_ln6_fu_1419_p3;

assign zext_ln455_1_fu_1463_p1 = ap_phi_mux_empty_147_phi_fu_655_p4;

assign zext_ln455_2_fu_1467_p1 = ap_phi_mux_empty_147_phi_fu_655_p4;

assign zext_ln455_3_fu_1477_p1 = add_ln455_fu_1471_p2;

assign zext_ln455_fu_1459_p1 = shl_ln7_fu_1451_p3;

assign zext_ln456_fu_1495_p1 = shl_ln8_fu_1487_p3;

assign zext_ln457_1_fu_1523_p1 = empty_130_fu_248;

assign zext_ln457_2_fu_1533_p1 = add_ln457_fu_1527_p2;

assign zext_ln457_fu_1519_p1 = shl_ln9_fu_1511_p3;

assign zext_ln458_1_fu_1543_p1 = empty_128_fu_240;

assign zext_ln458_2_fu_1712_p1 = add_ln458_reg_3985;

assign zext_ln458_fu_1708_p1 = shl_ln1_fu_1700_p3;

assign zext_ln459_1_fu_1571_p1 = add_ln459_fu_1565_p2;

assign zext_ln459_fu_1561_p1 = shl_ln2_fu_1553_p3;

assign zext_ln460_1_fu_1581_p1 = empty_126_fu_232;

assign zext_ln460_2_fu_1733_p1 = add_ln460_reg_3995;

assign zext_ln460_fu_1729_p1 = shl_ln10_fu_1721_p3;

assign zext_ln461_1_fu_1609_p1 = add_ln461_fu_1603_p2;

assign zext_ln461_fu_1599_p1 = shl_ln11_fu_1591_p3;

assign zext_ln476_1_fu_2390_p1 = select_ln61_1_fu_2382_p3;

assign zext_ln476_2_fu_2424_p1 = select_ln61_2_fu_2416_p3;

assign zext_ln476_3_fu_2458_p1 = select_ln61_3_fu_2450_p3;

assign zext_ln476_4_fu_2887_p1 = add_ln476_reg_4255;

assign zext_ln476_5_fu_2890_p1 = add_ln476_1_reg_4260;

assign zext_ln476_fu_2356_p1 = select_ln61_fu_2348_p3;

assign zext_ln477_1_fu_2516_p1 = select_ln61_5_fu_2509_p3;

assign zext_ln477_2_fu_2539_p1 = select_ln61_6_fu_2532_p3;

assign zext_ln477_3_fu_2562_p1 = select_ln61_7_fu_2555_p3;

assign zext_ln477_4_fu_2572_p1 = add_ln477_fu_2566_p2;

assign zext_ln477_5_fu_2582_p1 = add_ln477_1_fu_2576_p2;

assign zext_ln477_fu_2493_p1 = select_ln61_4_fu_2486_p3;

assign zext_ln478_1_fu_2644_p1 = select_ln61_9_fu_2637_p3;

assign zext_ln478_2_fu_2667_p1 = select_ln61_10_fu_2660_p3;

assign zext_ln478_3_fu_2690_p1 = select_ln61_11_fu_2683_p3;

assign zext_ln478_4_fu_2700_p1 = add_ln478_fu_2694_p2;

assign zext_ln478_5_fu_2710_p1 = add_ln478_1_fu_2704_p2;

assign zext_ln478_fu_2621_p1 = select_ln61_8_fu_2614_p3;

assign zext_ln479_1_fu_2794_p1 = select_ln61_13_fu_2786_p3;

assign zext_ln479_2_fu_2828_p1 = select_ln61_14_fu_2820_p3;

assign zext_ln479_3_fu_2862_p1 = select_ln61_15_fu_2854_p3;

assign zext_ln479_4_fu_2909_p1 = add_ln479_reg_4275;

assign zext_ln479_5_fu_2912_p1 = add_ln479_1_reg_4280;

assign zext_ln479_fu_2760_p1 = select_ln61_12_fu_2752_p3;

assign zext_ln483_1_fu_2042_p1 = select_ln61_17_fu_2034_p3;

assign zext_ln483_2_fu_2931_p1 = SD_reg_4141_pp0_iter6_reg;

assign zext_ln483_fu_2008_p1 = select_ln61_16_fu_2000_p3;

assign zext_ln484_1_fu_2126_p1 = select_ln61_19_fu_2118_p3;

assign zext_ln484_2_fu_2878_p1 = SD_1_reg_4146_pp0_iter5_reg;

assign zext_ln484_fu_2092_p1 = select_ln61_18_fu_2084_p3;

assign zext_ln488_1_fu_3061_p1 = w_3_reg_4315;

assign zext_ln488_2_fu_3064_p1 = w_5_reg_4321;

assign zext_ln488_fu_3093_p1 = w_7_reg_4337;

assign zext_ln492_1_fu_2960_p1 = add_ln492_2_reg_4285;

assign zext_ln492_fu_2940_p1 = add_ln492_fu_2934_p2;

assign zext_ln493_1_fu_2978_p1 = var_quant_1_fu_2968_p4;

assign zext_ln493_2_fu_2998_p1 = var_quant_2_fu_2988_p4;

assign zext_ln493_3_fu_3043_p1 = var_quant_3_reg_4305;

assign zext_ln493_fu_3019_p1 = var_quant_reg_4290;

assign zext_ln494_fu_3057_p1 = w_8_fu_3047_p4;

assign zext_ln495_1_fu_3083_p1 = add_ln495_fu_3077_p2;

assign zext_ln495_fu_3096_p1 = add_ln495_1_reg_4343;

assign zext_ln497_fu_3105_p1 = sw_1_fu_3099_p2;

assign zext_ln504_4_fu_3265_p1 = g_2_reg_724_pp0_iter17_reg;

assign zext_ln504_5_fu_3255_p1 = $unsigned(sext_ln504_6_fu_3251_p1);

assign zext_ln504_6_fu_3289_p1 = $unsigned(sext_ln504_8_fu_3285_p1);

always @ (posedge ap_clk) begin
    zext_ln450_1_reg_3917[8] <= 1'b0;
    zext_ln450_3_reg_3922[8] <= 1'b0;
    zext_ln452_1_reg_3940[8] <= 1'b0;
    zext_ln455_2_reg_3960[8] <= 1'b0;
    zext_ln458_1_reg_3980[8] <= 1'b0;
end

endmodule //kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
