$date
	Fri Jan 30 11:11:39 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_fetch_tb $end
$var wire 64 ! pc_current [63:0] $end
$var wire 32 " instruction [31:0] $end
$var reg 1 # branch_taken $end
$var reg 64 $ branch_target_addr [63:0] $end
$var reg 1 % clk $end
$var reg 1 & rst_n $end
$var reg 1 ' stall $end
$scope module dut $end
$var wire 1 # branch_taken $end
$var wire 64 ( branch_target_addr [63:0] $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$var wire 1 ' stall $end
$var wire 64 ) pc_next [63:0] $end
$var reg 32 * instruction [31:0] $end
$var reg 64 + pc_current [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b10011 *
b100 )
b0 (
0'
0&
0%
b0 $
0#
b10011 "
b0 !
$end
#5000
1%
#10000
0%
#15000
b1000 )
b10100000000000100010011 "
b10100000000000100010011 *
b100 !
b100 +
1%
1&
#20000
0%
#25000
b1100 )
b1100010000001000110011 "
b1100010000001000110011 *
b1000 !
b1000 +
1%
#30000
0%
#35000
b10000 )
b11111110000000000000101011100011 "
b11111110000000000000101011100011 *
b1100 !
b1100 +
1%
#40000
0%
#45000
1%
1'
#50000
0%
#55000
1%
#60000
0%
#65000
b10100 )
b11000101000001010010011 "
b11000101000001010010011 *
b10000 !
b10000 +
1%
0'
#70000
0%
#75000
b11100000000001110010011 "
b11100000000001110010011 *
b101000 !
b101000 +
b101000 )
1%
b101000 $
b101000 (
1#
#80000
0%
#85000
b101100 !
b101100 +
b110000 )
1%
0#
#90000
0%
#95000
b110100 )
bx "
bx *
b110000 !
b110000 +
1%
#100000
0%
#105000
b100 )
b10011 "
b10011 *
b0 !
b0 +
1%
0&
#110000
0%
#115000
b1000 )
b10100000000000100010011 "
b10100000000000100010011 *
b100 !
b100 +
1%
1&
#120000
0%
#125000
b1100 )
b1100010000001000110011 "
b1100010000001000110011 *
b1000 !
b1000 +
1%
#130000
0%
#135000
b10000 )
b11111110000000000000101011100011 "
b11111110000000000000101011100011 *
b1100 !
b1100 +
1%
#140000
0%
#145000
b10100 )
b11000101000001010010011 "
b11000101000001010010011 *
b10000 !
b10000 +
1%
