# ğŸ”§ Verilog_Basics-1_Combinational_Logic

A collection of essential combinational logic circuits implemented in Verilog HDL.  
This repository serves as a foundational reference for anyone learning or revising Verilog combinational logic design. Each module includes:

- âœ… Verilog source code  
- ğŸ“‚ Organized folder structure  
- ğŸ–¼ï¸ Simulation outputs/waveforms  
- ğŸ§ª Testbenches for verification

---

## ğŸ“ Repository Structure

Each topic below is organized into its own folder with the following contents:

- `module.v` â†’ Verilog HDL source code  
- `tb_module.v` â†’ Testbench file  
- `output.png / output.txt` â†’ Simulation result or waveform  

---

<details>
<summary>ğŸ”Œ Logic Gates</summary>

- [x] AND, OR, NOT, NAND, NOR, XOR, XNOR  
- Implemented using:
  - âœ… Gate-Level Modeling
  - âœ… Dataflow Modeling

ğŸ“ [`/Logic_Gates_GateLevel`](./Logic_Gates_GateLevel)  
ğŸ“ [`/Logic_Gates_Dataflow`](./Logic_Gates_Dataflow)
</details>

<details>
<summary>â• Adders</summary>

- [x] Half Adder  
- [x] Full Adder  
- [x] Full Adder using 2 Half Adders  
- [x] Ripple Carry Adder (4-bit)  
- [x] Carry Look Ahead Adder  
- [x] Carry Save Adder  
- [x] BCD Adder

ğŸ“ [`/Half_Adder`](./Half_Adder)  
ğŸ“ [`/Full_Adder`](./Full_Adder)  
ğŸ“ [`/Full_Adder_using_Half_Adder`](./Full_Adder_using_Half_Adder)  
ğŸ“ [`/Ripple_Carry_Adder_4bit`](./Ripple_Carry_Adder_4bit)  
ğŸ“ [`/Carry_Lookahead_Adder`](./Carry_Lookahead_Adder)  
ğŸ“ [`/Carry_Save_Adder`](./Carry_Save_Adder)  
ğŸ“ [`/BCD_Adder`](./BCD_Adder)
</details>

<details>
<summary>â– Subtractors</summary>

- [x] Half Subtractor  
- [x] Full Subtractor  
- [x] Full Subtractor using 2 Half Subtractors

ğŸ“ [`/Half_Subtractor`](./Half_Subtractor)  
ğŸ“ [`/Full_Subtractor`](./Full_Subtractor)  
ğŸ“ [`/Full_Subtractor_using_Half_Subtractor`](./Full_Subtractor_using_Half_Subtractor)
</details>

<details>
<summary>ğŸ”€ Multiplexers & Demultiplexers</summary>

- [x] 2:1 MUX  
- [x] 8:1 MUX  
- [x] 8:1 MUX using 2:1 MUX  
- [x] 1:8 DEMUX

ğŸ“ [`/MUX_2to1`](./MUX_2to1)  
ğŸ“ [`/MUX_8to1`](./MUX_8to1)  
ğŸ“ [`/MUX_8to1_using_2to1`](./MUX_8to1_using_2to1)  
ğŸ“ [`/DEMUX_1to8`](./DEMUX_1to8)
</details>

<details>
<summary>ğŸ“¥ Encoders</summary>

- [x] 8:3 Encoder  
- [x] Priority Encoder  
- [x] Decimal to BCD Encoder  
- [x] Octal to Binary Encoder

ğŸ“ [`/Encoder_8to3`](./Encoder_8to3)  
ğŸ“ [`/Priority_Encoder`](./Priority_Encoder)  
ğŸ“ [`/Decimal_to_BCD`](./Decimal_to_BCD)  
ğŸ“ [`/Octal_to_Binary`](./Octal_to_Binary)
</details>

<details>
<summary>ğŸ” Converters</summary>

- [x] Binary to Gray Code  
- [x] Gray Code to Binary  
- [x] BCD to Excess-3  
- [x] Binary to 7-Segment Display

ğŸ“ [`/Binary_to_Gray`](./Binary_to_Gray)  
ğŸ“ [`/Gray_to_Binary`](./Gray_to_Binary)  
ğŸ“ [`/BCD_to_Excess3`](./BCD_to_Excess3)  
ğŸ“ [`/Binary_to_7Segment`](./Binary_to_7Segment)
</details>

<details>
<summary>ğŸ§® Comparators & Parity</summary>

- [x] 4-bit Comparator  
- [x] Even Parity Generator  
- [x] Odd Parity Generator  
- [x] Even Parity Checker  
- [x] Odd Parity Checker

ğŸ“ [`/Comparator_4bit`](./Comparator_4bit)  
ğŸ“ [`/Even_Parity_Generator`](./Even_Parity_Generator)  
ğŸ“ [`/Odd_Parity_Generator`](./Odd_Parity_Generator)  
ğŸ“ [`/Even_Parity_Checker`](./Even_Parity_Checker)  
ğŸ“ [`/Odd_Parity_Checker`](./Odd_Parity_Checker)
</details>

<details>
<summary>ğŸ“ Miscellaneous</summary>

- [x] Squares of 3-bit Numbers  
- [x] Tri-state Buffer

ğŸ“ [`/Square_3bit`](./Square_3bit)  
ğŸ“ [`/Tristate_Buffer`](./Tristate_Buffer)
</details>

---

## ğŸš€ How to Simulate

1. Use any Verilog simulator (ModelSim, Vivado, Icarus Verilog, etc.)  
2. Run the testbench file:  
