Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 31 05:41:42 2019
| Host         : Ege-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            7 |
|     10 |            3 |
|     11 |            1 |
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8251 |         1422 |
| No           | No                    | Yes                    |              25 |           14 |
| No           | Yes                   | No                     |             106 |           29 |
| Yes          | No                    | No                     |             121 |           37 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |             204 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                  Enable Signal                 |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  u_ClockController/inst/clk_out3                        | u_servo_y/v_start_pulse                        | u_servo_y/v_start_pulse0_out                        |                1 |              1 |
|  u_ClockController/inst/clk_out3                        | u_servo_x/v_start_pulse                        | u_servo_x/v_start_pulse0_out                        |                1 |              1 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/o_HSYNC1_out             | u_VGAController/u_VGA/o_HSYNC_i_1_n_0               |                1 |              1 |
| ~i_camera_pclk_IBUF_BUFG                                |                                                |                                                     |                1 |              2 |
|  i_camera_pclk_IBUF_BUFG                                |                                                |                                                     |                1 |              2 |
|  i_camera_pclk_IBUF_BUFG                                | u_CameraDataCapture/s_pixel_data[2]_i_1_n_0    |                                                     |                2 |              3 |
|  u_ClockController/inst/clk_out3                        | u_CameraController/u_I2C_Controller/E[0]       | u_DebouncedReset/o_reset_reg_inv_0                  |                2 |              4 |
|  u_ClockController/inst/clk_out3                        | u_CameraController/u_I2C_Controller/SD_COUNTER | u_DebouncedReset/o_reset_reg_inv_0                  |                2 |              6 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/E[0]                     | u_VGAController/u_VGA/s_VActive_reg_0[0]            |                2 |              8 |
|  u_ClockController/inst/clk_out3_ClockController_en_clk |                                                |                                                     |                1 |              8 |
|  u_ClockController/inst/clk_out1_ClockController_en_clk |                                                |                                                     |                1 |              8 |
|  u_ClockController/inst/clk_out3                        | u_calibrateServo/u_button2/s_pos[7]_i_1__0_n_0 |                                                     |                3 |              8 |
|  u_ClockController/inst/clk_out2_ClockController_en_clk |                                                |                                                     |                1 |              8 |
|  u_ClockController/inst/clk_out3                        | u_CameraController/LUT_INDEX[7]_i_1_n_0        | u_DebouncedReset/o_reset_reg_inv_0                  |                2 |              8 |
|  u_ClockController/inst/clk_out3                        | u_calibrateServo/u_button/s_pos[7]_i_1_n_0     |                                                     |                3 |              8 |
|  u_ClockController/inst/clk_out2                        |                                                | u_VGAController/u_VGA/s_HCounter[9]_i_1_n_0         |                3 |             10 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/s_VCounter               | u_VGAController/u_VGA/s_VCounter[9]_i_1_n_0         |                2 |             10 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/s_active_area            | u_VGAController/u_VGA/SR[0]                         |                3 |             10 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/s_active_area            | u_VGAController/u_VGA/s_pixelCounter_reg[1]         |                3 |             11 |
|  u_ClockController/inst/clk_out3                        | u_calibrateServo/o_servo_x_min[7]_i_1_n_0      |                                                     |                4 |             16 |
|  u_ClockController/inst/clk_out3                        | u_calibrateServo/o_servo_x_max[7]_i_1_n_0      |                                                     |                5 |             16 |
|  u_ClockController/inst/clk_out3                        | u_DebouncedReset/s_reset_counter[0]_i_2_n_0    | u_DebouncedReset/s_reset_counter[0]_i_1_n_0         |                4 |             16 |
|  i_camera_pclk_IBUF_BUFG                                | u_CameraDataCapture/s_address                  | i_camera_VSYNC_IBUF                                 |                5 |             18 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/s_active_area            | u_VGAController/u_VGA/s_VActive_reg_0[0]            |                5 |             18 |
|  u_ClockController/inst/clk_out3                        | u_servo_x/s_blank_time_counter1                | u_servo_x/v_start_pulse0_out                        |                5 |             20 |
|  u_ClockController/inst/clk_out3                        | u_servo_y/s_blank_time_counter1                | u_servo_y/v_start_pulse0_out                        |                5 |             20 |
|  u_ClockController/inst/clk_out3                        |                                                | u_calibrateServo/u_button2/s_counter[23]_i_1__0_n_0 |                7 |             24 |
|  u_ClockController/inst/clk_out3                        |                                                | u_servo_x/v_start_pulse                             |                6 |             24 |
|  u_ClockController/inst/clk_out3                        |                                                | u_calibrateServo/u_button/s_counter[23]_i_1_n_0     |                7 |             24 |
|  u_ClockController/inst/clk_out3                        |                                                | u_servo_y/v_start_pulse                             |                6 |             24 |
|  u_ClockController/inst/clk_out3                        |                                                | u_DebouncedReset/o_reset_reg_inv_0                  |               14 |             25 |
|  u_ClockController/inst/clk_out2                        |                                                |                                                     |               16 |             31 |
|  u_ClockController/inst/clk_out2                        | u_VGAController/u_VGA/s_totalY0                | u_VGAController/u_VGA/s_double_line_reg             |               19 |             70 |
|  u_ClockController/inst/clk_out2                        | u_BrightestPoint/s_result_totalY0              |                                                     |               20 |             70 |
|  u_ClockController/inst/clk_out3                        |                                                |                                                     |             1401 |           8204 |
+---------------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------+----------------+


