;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <922
	SUB -0, 200
	ADD 3, 220
	SUB #0, -92
	SUB #0, -92
	SPL 2, <82
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	DJN -1, @-20
	SUB <0, @2
	ADD 210, 30
	SUB 0, 700
	ADD 210, 30
	ADD #300, <90
	SUB <0, @2
	SUB -100, -100
	ADD 210, 60
	SUB <0, @2
	SUB <0, @2
	ADD #300, 90
	SUB <0, @2
	ADD 210, 30
	SUB <0, @2
	ADD 210, 30
	SUB #0, <-0
	CMP 320, 90
	SUB #0, <-0
	CMP -207, <-120
	SUB #0, <-0
	SUB #0, <-0
	ADD 210, 30
	SUB #0, <-0
	SUB #0, <-0
	SUB <0, @2
	SUB #0, <-0
	CMP -207, <-120
	SUB 320, 90
	MOV -1, <-20
	CMP @-127, 100
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	DJN 1, @-20
	DJN 1, @-20
