{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484108079093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 20:14:39 2017 " "Processing started: Tue Jan 10 20:14:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484108079101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1484108079101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_drc --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1484108079101 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1484108079918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079920 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079921 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079921 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079921 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079921 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079922 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079922 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079922 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079923 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079923 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079923 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079923 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079924 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079924 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079924 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079924 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079925 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079925 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079925 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079925 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079925 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079926 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079926 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079926 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079926 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079926 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079927 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079927 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079927 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079927 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079927 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079928 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079928 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079928 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079928 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079928 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079929 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079929 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079929 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1484108079929 ""}  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Design Assistant" 0 -1 1484108079930 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1484108079930 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 21 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 21 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " LEDR\[0\]~output " "Node  \"LEDR\[0\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[1\]~output " "Node  \"LEDR\[1\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 429 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[2\]~output " "Node  \"LEDR\[2\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 430 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[3\]~output " "Node  \"LEDR\[3\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[4\]~output " "Node  \"LEDR\[4\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 432 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[5\]~output " "Node  \"LEDR\[5\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 433 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[6\]~output " "Node  \"LEDR\[6\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 434 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[7\]~output " "Node  \"LEDR\[7\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 435 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[8\]~output " "Node  \"LEDR\[8\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 436 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[9\]~output " "Node  \"LEDR\[9\]~output\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 31 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[0\] " "Node  \"SW\[0\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 21 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[1\] " "Node  \"SW\[1\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 22 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[2\] " "Node  \"SW\[2\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 23 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 24 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[4\] " "Node  \"SW\[4\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 25 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[5\] " "Node  \"SW\[5\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 26 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[6\] " "Node  \"SW\[6\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 27 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[7\] " "Node  \"SW\[7\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 28 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[8\] " "Node  \"SW\[8\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 29 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""} { "Info" "IDRC_NODES_INFO" " SW\[9\] " "Node  \"SW\[9\]\"" {  } { { "Lab1TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/ee371_winter17/Lab1TopLevel.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Schoolwork/Winter_17/EE371/ee371_winter17/" { { 0 { 0 ""} 0 30 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484108079945 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1484108079945 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "21 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 21 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1484108079947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Schoolwork/Winter_17/EE371/ee371_winter17/output_files/DE1_SoC.drc.smsg " "Generated suppressed messages file D:/Schoolwork/Winter_17/EE371/ee371_winter17/output_files/DE1_SoC.drc.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Assistant" 0 -1 1484108079969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484108079998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 20:14:39 2017 " "Processing ended: Tue Jan 10 20:14:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484108079998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484108079998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484108079998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1484108079998 ""}
