#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 21 11:48:20 2023
# Process ID: 16016
# Current directory: C:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.runs/impl_1
# Command line: vivado.exe -log zynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_wrapper.tcl -notrace
# Log file: C:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.runs/impl_1/zynq_wrapper.vdi
# Journal file: C:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/kge7/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source zynq_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:XilinxVivadoÅ8.2dataoardsoard_filespynq-z2A.0' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kge7/Documents/GitHub/two_fifo/ip_repo/axisadd_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kge7/Documents/GitHub/two_fifo/ip_repo/axiaddone_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top zynq_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.dcp' for cell 'zynq_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_rst_ps7_0_100M_0/zynq_rst_ps7_0_100M_0.dcp' for cell 'zynq_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_dma_0_0/zynq_axi_dma_0_0.dcp' for cell 'zynq_i/dma_block_0/axi_dma_conv'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_0/zynq_axi_smc_0.dcp' for cell 'zynq_i/dma_block_0/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_1_0/zynq_axi_smc_1_0.dcp' for cell 'zynq_i/dma_block_0/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axis_data_fifo_0_0/zynq_axis_data_fifo_0_0.dcp' for cell 'zynq_i/dma_block_0/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axis_data_fifo_1_0/zynq_axis_data_fifo_1_0.dcp' for cell 'zynq_i/dma_block_0/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axisadd_0_1/zynq_axisadd_0_1.dcp' for cell 'zynq_i/dma_block_0/axisadd_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_auto_pc_0/zynq_auto_pc_0.dcp' for cell 'zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc] for cell 'zynq_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0.xdc] for cell 'zynq_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_dma_0_0/zynq_axi_dma_0_0.xdc] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_dma_0_0/zynq_axi_dma_0_0.xdc] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_rst_ps7_0_100M_0/zynq_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_rst_ps7_0_100M_0/zynq_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_rst_ps7_0_100M_0/zynq_rst_ps7_0_100M_0.xdc] for cell 'zynq_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_rst_ps7_0_100M_0/zynq_rst_ps7_0_100M_0.xdc] for cell 'zynq_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_0/bd_0/ip/ip_1/bd_7cab_psr_aclk_0_board.xdc] for cell 'zynq_i/dma_block_0/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_0/bd_0/ip/ip_1/bd_7cab_psr_aclk_0_board.xdc] for cell 'zynq_i/dma_block_0/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_0/bd_0/ip/ip_1/bd_7cab_psr_aclk_0.xdc] for cell 'zynq_i/dma_block_0/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_0/bd_0/ip/ip_1/bd_7cab_psr_aclk_0.xdc] for cell 'zynq_i/dma_block_0/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_1_0/bd_0/ip/ip_1/bd_f516_psr_aclk_0_board.xdc] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_1_0/bd_0/ip/ip_1/bd_f516_psr_aclk_0_board.xdc] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_1_0/bd_0/ip/ip_1/bd_f516_psr_aclk_0.xdc] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_smc_1_0/bd_0/ip/ip_1/bd_f516_psr_aclk_0.xdc] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axis_data_fifo_0_0/zynq_axis_data_fifo_0_0/zynq_axis_data_fifo_0_0.xdc] for cell 'zynq_i/dma_block_0/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axis_data_fifo_0_0/zynq_axis_data_fifo_0_0/zynq_axis_data_fifo_0_0.xdc] for cell 'zynq_i/dma_block_0/axis_data_fifo_0/inst'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axis_data_fifo_1_0/zynq_axis_data_fifo_1_0/zynq_axis_data_fifo_1_0.xdc] for cell 'zynq_i/dma_block_0/axis_data_fifo_1/inst'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axis_data_fifo_1_0/zynq_axis_data_fifo_1_0/zynq_axis_data_fifo_1_0.xdc] for cell 'zynq_i/dma_block_0/axis_data_fifo_1/inst'
Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_dma_0_0/zynq_axi_dma_0_0_clocks.xdc] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0'
Finished Parsing XDC File [c:/Users/kge7/Documents/GitHub/two_fifo/two_fifo/two_fifo.srcs/sources_1/bd/zynq/ip/zynq_axi_dma_0_0/zynq_axi_dma_0_0_clocks.xdc] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_i/dma_block_0/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_i/dma_block_0/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_i/dma_block_0/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_i/dma_block_0/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_i/dma_block_0/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_i/dma_block_0/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 93 instances

20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 793.250 ; gain = 432.441
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net zynq_i/dma_block_0/axisadd_0/inst/axisadd_v1_0_M00_AXIS_inst/m00_axis_tdata[0] has multiple drivers: zynq_i/dma_block_0/axisadd_0/inst/addname/y/O, and zynq_i/dma_block_0/axisadd_0/inst/axisadd_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/Q.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 798.918 ; gain = 5.668
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 11:48:44 2023...
