$date
	Sun Feb  6 16:11:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module j_ctr_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 8 $ q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
b0 !
$end
#5
0"
#10
1"
#15
0"
#20
1"
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
1"
#55
0"
#60
1"
#65
0"
#70
1"
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
1"
