{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424719508668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424719508684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 14:25:08 2015 " "Processing started: Mon Feb 23 14:25:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424719508684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424719508684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424719508684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424719509762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2a.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file lab2a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "Lab2a.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2a.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535183 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab2a-Structural " "Found design unit 2: Lab2a-Structural" {  } { { "Lab2a.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2a.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535183 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "Lab2a.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2a.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535183 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2a " "Found entity 2: Lab2a" {  } { { "Lab2a.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2a.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424719535183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2b.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file lab2b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM2-Behavioral " "Found design unit 1: FSM2-Behavioral" {  } { { "Lab2b.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2b.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab2b-Structural " "Found design unit 2: Lab2b-Structural" {  } { { "Lab2b.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2b.vhdl" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM2 " "Found entity 1: FSM2" {  } { { "Lab2b.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2b.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2b " "Found entity 2: Lab2b" {  } { { "Lab2b.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2b.vhdl" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2c.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file lab2c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM3-Behavioral " "Found design unit 1: FSM3-Behavioral" {  } { { "Lab2c.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab2c-Structural " "Found design unit 2: Lab2c-Structural" {  } { { "Lab2c.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2c.vhdl" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM3 " "Found entity 1: FSM3" {  } { { "Lab2c.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2c.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2c " "Found entity 2: Lab2c" {  } { { "Lab2c.vhdl" "" { Text "F:/altera/14.1/Lab2/Lab2c.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424719535199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2c " "Elaborating entity \"Lab2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424719535324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM3 FSM3:Lab2c " "Elaborating entity \"FSM3\" for hierarchy \"FSM3:Lab2c\"" {  } { { "Lab2c.vhdl" "Lab2c" { Text "F:/altera/14.1/Lab2/Lab2c.vhdl" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424719535339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1424719537402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424719538777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424719539324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424719539324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424719539527 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424719539527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424719539527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424719539527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424719539590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 14:25:39 2015 " "Processing ended: Mon Feb 23 14:25:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424719539590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424719539590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424719539590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424719539590 ""}
