
module inverseCDF #(
    parameter WIDTH = 32,
    parameter QINT = 16,         
    parametere QFRAC = WIDTH - QINT,
    parameter LUT_BITS = 10
)(
    input logic clk,
    input logic rst_n,         
    input logic valid_in,
    input logic signed [WIDTH-1:0] u_in,        // Q11.21 input in [0,1) sobol sequence numbers
    output logic valid_out,
    output logic signed [WIDTH-1:0] z_out       // Q11.21 output z-score
);

    // Step 1: Convert sobol sequence number to x âˆˆ (0,0.5]
    logic [WIDTH-1:0] x;
    logic negate;
    logic v1;

    inverseCDF_step1 #(WIDTH, QINT) step1 (
        .clk(clk),
        .rst_n(rst_n),
        .valid_in(valid_in),
        .u(u_in),
        .a(x),
        .negate(negate),
        .valid_out(v1)
    );

    // Step 2: Compute ln(x) using LUT and find sqrt(y) = sqrt(-2 * ln(x))
    logic [WIDTH-1:0] ln_x;
    logic v2a;

    fxlnLUT #(WIDTH, QINT, QFRAC, LUT_BITS) loglut (
        .clk(clk),
        .rst_n(rst_n),
        .valid_in(v1),
        .x(x),
        .ln_out(ln_x),
        .valid_out(v2a)
    );

    logic [WIDTH-1:0] neg2_ln_x;
    logic v2b;

    fxMul #(WIDTH, QINT) mul_neg2 (
        .clk(clk),
        .rst_n(rst_n),
        .a(ln_x),
        .b($signed(-(32'sd2 << QINT))),       // -2.0 in Q16.16
        .result(neg2_ln_x)
    );

    // Properly delay v2a to account for multiplication pipeline (2 cycles)
    logic [1:0] v2_pipe;
    always_ff @(posedge clk) begin
        if (!rst_n) 
            v2_pipe <= 2'b00;
        else 
            v2_pipe <= {v2_pipe[0], v2a};
    end
    assign v2b = v2_pipe[1];

    logic [WIDTH-1:0] t;
    logic v3;

    fxSqrt #(WIDTH, QINT) sqrt_unit (
        .clk(clk),
        .rst_n(rst_n),
        .valid_in(v2b),
        .a(neg2_ln_x),
        .sqrt_out(t),
        .valid_out(v3)
    );

    // Delay negate signal to align with t  
    /* verilator lint_off UNUSED */
    logic [9:0] negate_pipe;  // 10 stages to align with when fxInvCDF_ZS needs it
    /* verilator lint_on UNUSED */

    always_ff @(posedge clk) begin
        if (!rst_n)
            negate_pipe <= 10'b0;
        else
            negate_pipe <= {negate_pipe[8:0], negate};
    end

    // Step 3: Rational approximation (Zelen & Severo)
    logic signed [WIDTH-1:0] z;
    logic v4;

    fxInvCDF_ZS #(WIDTH, QINT) rational (
        .clk(clk),
        .rst_n(rst_n),
        .valid_in(v3),
        .t(t),
        .negate(negate_pipe[9]),  // 10 cycles of delay
        .z(z),
        .valid_out(v4)
    );

    assign z_out = z;
    assign valid_out = v4;

endmodule
