<InterfaceSummary>
<RtlPorts>
<name>in_stream0_V_data_V</name>
<CType>
<TypeName>ap_int 128</TypeName>
<TypeWidth>128</TypeWidth>
<PhysicalWidth>128</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_stream0_V_keep_V</name>
<CType>
<TypeName>ap_uint 16</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_stream0_V_strb_V</name>
<CType>
<TypeName>ap_uint 16</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_stream0_V_user_V</name>
<CType>
<TypeName>ap_uint 6</TypeName>
<TypeWidth>6</TypeWidth>
<PhysicalWidth>6</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_stream0_V_last_V</name>
<CType>
<TypeName>ap_uint 1</TypeName>
<TypeWidth>1</TypeWidth>
<PhysicalWidth>1</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_stream0_V_id_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>in_stream0_V_dest_V</name>
<CType>
<TypeName>ap_uint 6</TypeName>
<TypeWidth>6</TypeWidth>
<PhysicalWidth>6</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_data_V</name>
<CType>
<TypeName>ap_int 512</TypeName>
<TypeWidth>512</TypeWidth>
<PhysicalWidth>512</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_keep_V</name>
<CType>
<TypeName>ap_uint 64</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_strb_V</name>
<CType>
<TypeName>ap_uint 64</TypeName>
<TypeWidth>64</TypeWidth>
<PhysicalWidth>64</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_user_V</name>
<CType>
<TypeName>ap_uint 6</TypeName>
<TypeWidth>6</TypeWidth>
<PhysicalWidth>6</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_last_V</name>
<CType>
<TypeName>ap_uint 1</TypeName>
<TypeWidth>1</TypeWidth>
<PhysicalWidth>1</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_id_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_dest_V</name>
<CType>
<TypeName>ap_uint 6</TypeName>
<TypeWidth>6</TypeWidth>
<PhysicalWidth>6</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>N_ADDS</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

