<profile>

<section name = "Vitis HLS Report for 'Mat2AxiStream'" level="0">
<item name = "Date">Sun Feb 25 01:46:37 2024
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 64809, 0.100 us, 0.648 ms, 8, 64807, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="MatStream2AxiStream_U0">MatStream2AxiStream, 7, 64806, 70.000 ns, 0.648 ms, 7, 64806, none</column>
<column name="cols_npc_aligned31_U0">cols_npc_aligned31, 1, 1, 10.000 ns, 10.000 ns, 1, 1, none</column>
<column name="last_blk_pxl_width_U0">last_blk_pxl_width, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, 495, 340, -</column>
<column name="Instance">-, 0, 657, 1318, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="MatStream2AxiStream_U0">MatStream2AxiStream, 0, 0, 602, 1160, 0</column>
<column name="cols_npc_aligned31_U0">cols_npc_aligned31, 0, 0, 47, 93, 0</column>
<column name="last_blk_pxl_width_U0">last_blk_pxl_width, 0, 0, 8, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="cols_c_i_U">0, 99, 0, -, 2, 11, 22</column>
<column name="p_c11_i_U">0, 99, 0, -, 2, 7, 14</column>
<column name="p_c_i_U">0, 99, 0, -, 2, 7, 14</column>
<column name="p_channel_U">0, 99, 0, -, 2, 7, 14</column>
<column name="rows_c_i_U">0, 99, 0, -, 3, 32, 96</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="dst_mat_419_dout">in, 64, ap_fifo, dst_mat_419, pointer</column>
<column name="dst_mat_419_empty_n">in, 1, ap_fifo, dst_mat_419, pointer</column>
<column name="dst_mat_419_read">out, 1, ap_fifo, dst_mat_419, pointer</column>
<column name="ldata1_din">out, 64, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_dout">in, 11, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
</table>
</item>
</section>
</profile>
