// Seed: 4276880997
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    output supply0 id_8,
    input tri0 id_9,
    output tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wand id_14
    , id_32,
    output uwire id_15,
    output wand id_16,
    input wor id_17,
    output supply0 id_18,
    input uwire id_19,
    input supply0 id_20,
    output tri id_21,
    output supply1 id_22,
    input tri id_23,
    input supply1 id_24,
    output uwire id_25,
    input wand id_26,
    output tri0 id_27,
    input tri0 id_28,
    output supply0 id_29,
    input wor id_30
);
  assign id_22 = id_0;
  wire id_33;
  wire id_34;
  assign id_22 = id_9;
  if (1) assign id_21 = id_3;
  else tri0 id_35 = 1;
  wire id_36;
  assign id_35 = 1 == 1;
  wire id_37;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  tri   id_5
    , id_7
);
  wire id_8;
  module_0(
      id_2,
      id_1,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_1,
      id_4,
      id_0,
      id_1,
      id_4,
      id_1,
      id_0,
      id_1,
      id_5
  );
endmodule
