# Dual-Core RISC-V Microprocessor (RV32IMFA)
## üöÄ Key Features
* **ISA Support:** RV32IMFA (Integer, Multiply, Float, Atomic).
* **Micro-architecture:**
    * **5-Stage Pipeline:** Fetch, Decode, Execute, Memory, Writeback.
    * **Branch Prediction:** Dynamic prediction to reduce pipeline stalls.
    * **Cache:** L1 Instruction and Data Cache.
* **Interconnect:** Implements **TileLinkUH** and **AXI4 protocols** for efficient multi-core communication.
* **Software Ecosystem:** Includes a custom **Assembler** and **Instruction Set Simulator (ISS)** written in python.
* ## üõ†Ô∏è System Architecture<img width="1010" height="467" alt="image" src="https://github.com/user-attachments/assets/40196c4c-bd5c-44e1-9f11-d9d4ac9738b1" />
