
---------- Begin Simulation Statistics ----------
final_tick                               132135665500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 525513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732936                       # Number of bytes of host memory used
host_op_rate                                   803899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.71                       # Real time elapsed on the host
host_tick_rate                             1094613635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436881                       # Number of instructions simulated
sim_ops                                      97042211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132136                       # Number of seconds simulated
sim_ticks                                132135665500                       # Number of ticks simulated
system.cpu.Branches                           7714393                       # Number of branches fetched
system.cpu.committedInsts                    63436881                       # Number of instructions committed
system.cpu.committedOps                      97042211                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        264271331                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               264271330.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168377                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088668                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088668                       # number of integer instructions
system.cpu.num_int_register_reads           214307220                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409627                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099174                       # number of memory refs
system.cpu.num_store_insts                   10025423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879192     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011985     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043151                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        54672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        177090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2766                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35939862                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939862                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939862                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939862                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191613                       # number of overall misses
system.cpu.dcache.overall_misses::total        191613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10332128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10332128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10332128000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10332128000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53921.852901                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53921.852901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53921.852901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53921.852901                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       170717                       # number of writebacks
system.cpu.dcache.writebacks::total            170717                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10140515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10140515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10140515000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10140515000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52921.852901                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52921.852901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52921.852901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52921.852901                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2111664000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2111664000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26324.723247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26324.723247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2031448000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2031448000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25324.723247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25324.723247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8220464000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8220464000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73794.303258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73794.303258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8109067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8109067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72794.303258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72794.303258                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4081.284992                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.564842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4081.284992                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454563                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058352                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584526                       # number of overall hits
system.cpu.icache.overall_hits::total        85584526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    313114500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    313114500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    313114500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    313114500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78830.438066                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78830.438066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78830.438066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78830.438066                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    309142500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    309142500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    309142500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    309142500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77830.438066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77830.438066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77830.438066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77830.438066                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    313114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    313114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78830.438066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78830.438066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    309142500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    309142500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77830.438066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77830.438066                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2679.952395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.960222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2679.952395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180968                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 132135665500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73135                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73167                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data               73135                       # number of overall hits
system.l2.overall_hits::total                   73167                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             118478                       # number of demand (read+write) misses
system.l2.demand_misses::total                 122418                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3940                       # number of overall misses
system.l2.overall_misses::.cpu.data            118478                       # number of overall misses
system.l2.overall_misses::total                122418                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    302848500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9085111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9387960000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    302848500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9085111500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9387960000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.618319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.625907                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.618319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.625907                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76865.101523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76681.843887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76687.741999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76865.101523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76681.843887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76687.741999                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40048                       # number of writebacks
system.l2.writebacks::total                     40048                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        118478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            122418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       118478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           122418                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    263448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7900331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8163780000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    263448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7900331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8163780000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.618319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.625907                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.618319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.625907                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66865.101523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66681.843887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66687.741999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66865.101523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66681.843887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66687.741999                       # average overall mshr miss latency
system.l2.replacements                          57431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       170717                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           170717                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       170717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       170717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          103139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7855260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7855260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.925869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76161.883478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76161.883478                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       103139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         103139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6823870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6823870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.925869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66161.883478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66161.883478                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    302848500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    302848500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76865.101523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76865.101523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    263448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    263448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66865.101523                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66865.101523                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         64877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1229851000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1229851000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.191221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.191221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80178.042897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80178.042897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1076461000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1076461000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.191221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.191221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70178.042897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70178.042897                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 57737.900674                       # Cycle average of tags in use
system.l2.tags.total_refs                      383963                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    122773                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.127422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.187642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       702.663253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     57016.049778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.869996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.881010                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        54522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997040                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    890713                       # Number of tag accesses
system.l2.tags.data_accesses                   890713                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.171897936500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1205                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1205                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              318240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19919                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      122418                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40048                       # Number of write requests accepted
system.mem_ctrls.readBursts                    122418                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40048                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18979                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                122418                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                40048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.590041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.763451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1211.490830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1199     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.469710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.446439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.885535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              320     26.56%     26.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.08%     26.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              882     73.20%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1205                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3917376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1281536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     29.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132135650500                       # Total gap between requests
system.mem_ctrls.avgGap                     813312.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3791296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       673632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 954170.847991074785                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 28692450.184844303876                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5098033.127172618173                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       118478                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        40048                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    102596250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3066104000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2381702368000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26039.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25879.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  59471193.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3791296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3917376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1281536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1281536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       118478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         122418                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40048                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40048                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       954171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     28692450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         29646621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       954171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       954171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      9698638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         9698638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      9698638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       954171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     28692450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        39345259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               122418                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21051                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         8119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         7265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         8032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         7522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         7061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         7423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1382                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               873362750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             612090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3168700250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7134.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25884.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               99348                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18232                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        25884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   354.712409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   236.496180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.119461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6074     23.47%     23.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4625     17.87%     41.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7320     28.28%     69.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1274      4.92%     74.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1036      4.00%     78.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1679      6.49%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          612      2.36%     87.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          214      0.83%     88.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3050     11.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        25884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7834752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1347264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               59.293242                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               10.196066                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92598660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        49209765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      432905340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      53442360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10430440800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13962582630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38982131520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64003311075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   484.375742                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 101205252250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4412200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26518213250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        92248800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        49020015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      441159180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      56443860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10430440800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14006666430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38945008320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64020987405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.509517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 101105688250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4412200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26617777250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19279                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40048                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14624                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103139                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19279                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       299508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       299508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 299508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            122418                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  122418    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              122418                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           257225500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          404307750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       210765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34183                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11594560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11749440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           57431                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1281536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           253016                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010932                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103984                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 250250     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2766      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             253016                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 132135665500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          277777500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191613000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
