During the negative half cycle of the input signal (T1 to T2), the cathode is negative with respect to 
the anode. This causes D1 to be forward biased. Current flows through R1 and an output is developed. 