$date
	Sat Oct  1 15:33:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d51_tb $end
$var wire 4 ! y [3:0] $end
$var reg 2 " en [1:0] $end
$var reg 2 # w [1:0] $end
$scope module d2to4 $end
$var wire 2 $ en [1:0] $end
$var wire 2 % w [1:0] $end
$var reg 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b1 #
b1 %
#40
b10 #
b10 %
#60
b11 #
b11 %
#80
b1 !
b1 &
b1 "
b1 $
b0 #
b0 %
#100
b10 !
b10 &
b1 #
b1 %
#120
b100 !
b100 &
b10 #
b10 %
#140
b1000 !
b1000 &
b11 #
b11 %
#160
