// Seed: 1098986900
module module_0 #(
    parameter id_5 = 32'd0
) (
    output uwire id_0,
    input wor id_1,
    input wire id_2,
    input tri id_3,
    input wand id_4,
    output tri0 _id_5,
    output wand id_6,
    input uwire id_7,
    output tri0 id_8,
    output tri id_9,
    output wor id_10[-1  *  id_5 : -1],
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13
);
  assign id_8 = -1;
endmodule
module module_0 #(
    parameter id_0  = 32'd88,
    parameter id_1  = 32'd69,
    parameter id_10 = 32'd17,
    parameter id_11 = 32'd17,
    parameter id_16 = 32'd96,
    parameter id_3  = 32'd24
) (
    input tri0 _id_0,
    input uwire _id_1,
    input tri id_2,
    input supply1 _id_3,
    output tri0 id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand _id_10,
    input wor _id_11,
    input tri1 id_12
);
  assign id_8 = -1'b0;
  parameter id_14 = 1 | 1;
  assign id_8 = id_2;
  logic id_15;
  logic [7:0][-1 'b0 : -1  %  1] _id_16, id_17, id_18, id_19;
  assign id_17[id_10] = {id_17[-1 : id_11]{id_12}};
  wire id_20, id_21, id_22;
  parameter [1 'h0 -  id_0 : -1] id_23 = -1'h0;
  generate
    logic id_24[-1  &  id_16 : module_1];
    assign id_16 = id_11;
  endgenerate
  assign id_21 = id_7;
  logic id_25;
  ;
  wire id_26;
  always id_15[id_1.sum][id_3] = -1'b0;
  wire  id_27;
  logic id_28;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_6,
      id_5,
      id_16,
      id_4,
      id_7,
      id_8,
      id_8,
      id_8,
      id_2,
      id_4,
      id_12
  );
  assign modCall_1._id_5 = 0;
endmodule
