{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683303319636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683303319636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 21:45:19 2023 " "Processing started: Fri May 05 21:45:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683303319636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683303319636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683303319636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683303319899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683303319908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-bhv " "Found design unit 1: CPU_tb-bhv" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/CPU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/CPU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683303328747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhdl 69 34 " "Found 69 design units, including 34 entities, in source file components.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reverse_decoder_3to8-dec " "Found design unit 2: reverse_decoder_3to8-dec" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 custom_encoder-enc " "Found design unit 3: custom_encoder-enc" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 457 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor-sub " "Found design unit 4: subtractor-sub" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 T_reg-bhv " "Found design unit 5: T_reg-bhv" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 523 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 extender_nine-major_extending " "Found design unit 6: extender_nine-major_extending" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Lshifter6-multiply_by_two " "Found design unit 7: Lshifter6-multiply_by_two" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 573 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Lshifter9-multiply_by_two " "Found design unit 8: Lshifter9-multiply_by_two" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 597 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bbD1-blackboxed " "Found design unit 9: bbD1-blackboxed" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 623 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 bbD2-blackboxed2 " "Found design unit 10: bbD2-blackboxed2" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 665 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 bb_cwr_zwr-blackboxed3 " "Found design unit 11: bb_cwr_zwr-blackboxed3" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 706 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 bb_branching-blackboxed4 " "Found design unit 12: bb_branching-blackboxed4" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 pc_mux-blackboxed5 " "Found design unit 13: pc_mux-blackboxed5" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 802 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU_unit_cell-unit " "Found design unit 14: ALU_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 837 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ALU-addnand " "Found design unit 15: ALU-addnand" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 872 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDER_unit_cell-unit " "Found design unit 16: ADDER_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 908 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDER-add " "Found design unit 17: ADDER-add" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 949 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alpha-update " "Found design unit 18: alpha-update" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 991 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 CZreg-bhv " "Found design unit 19: CZreg-bhv" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 mux_2_1-Structer " "Found design unit 20: mux_2_1-Structer" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1060 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 mux_2_1_3-Structer " "Found design unit 21: mux_2_1_3-Structer" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1089 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 mux_4_1-Structer4 " "Found design unit 22: mux_4_1-Structer4" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 mux_4_1_1-Structer4 " "Found design unit 23: mux_4_1_1-Structer4" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 mux51-Structer5 " "Found design unit 24: mux51-Structer5" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 Memory_Code-memorykakaam " "Found design unit 25: Memory_Code-memorykakaam" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 Memory_Data-memorykakaam " "Found design unit 26: Memory_Data-memorykakaam" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 IF2IDreg-bhv1 " "Found design unit 27: IF2IDreg-bhv1" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1287 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 branch_predictor-predict " "Found design unit 28: branch_predictor-predict" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1339 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 controller-dictator " "Found design unit 29: controller-dictator" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1452 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 prog_reg-pr " "Found design unit 30: prog_reg-pr" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 signed_extender-ext " "Found design unit 31: signed_extender-ext" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 EX2MAreg-bhv4 " "Found design unit 32: EX2MAreg-bhv4" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1697 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 ID2ORreg-bhv2 " "Found design unit 33: ID2ORreg-bhv2" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1796 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 MA2WBreg-bhv5 " "Found design unit 34: MA2WBreg-bhv5" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 OR2EXreg-bhv3 " "Found design unit 35: OR2EXreg-bhv3" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1994 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_decoder_3to8 " "Found entity 1: reverse_decoder_3to8" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "2 custom_encoder " "Found entity 2: custom_encoder" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "4 T_reg " "Found entity 4: T_reg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "5 extender_nine " "Found entity 5: extender_nine" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lshifter6 " "Found entity 6: Lshifter6" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lshifter9 " "Found entity 7: Lshifter9" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "8 bbD1 " "Found entity 8: bbD1" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "9 bbD2 " "Found entity 9: bbD2" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "10 bb_cwr_zwr " "Found entity 10: bb_cwr_zwr" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "11 bb_branching " "Found entity 11: bb_branching" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "12 pc_mux " "Found entity 12: pc_mux" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU_unit_cell " "Found entity 13: ALU_unit_cell" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 863 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDER_unit_cell " "Found entity 15: ADDER_unit_cell" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDER " "Found entity 16: ADDER" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "17 alpha " "Found entity 17: alpha" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "18 CZreg " "Found entity 18: CZreg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "19 mux_2_1 " "Found entity 19: mux_2_1" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "20 mux_2_1_3 " "Found entity 20: mux_2_1_3" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1083 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux_4_1 " "Found entity 21: mux_4_1" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_4_1_1 " "Found entity 22: mux_4_1_1" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux51 " "Found entity 23: mux51" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "24 Memory_Code " "Found entity 24: Memory_Code" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "25 Memory_Data " "Found entity 25: Memory_Data" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "26 IF2IDreg " "Found entity 26: IF2IDreg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "27 branch_predictor " "Found entity 27: branch_predictor" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "28 controller " "Found entity 28: controller" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "29 prog_reg " "Found entity 29: prog_reg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "30 signed_extender " "Found entity 30: signed_extender" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "31 EX2MAreg " "Found entity 31: EX2MAreg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "32 ID2ORreg " "Found entity 32: ID2ORreg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "33 MA2WBreg " "Found entity 33: MA2WBreg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""} { "Info" "ISGN_ENTITY_NAME" "34 OR2EXreg " "Found entity 34: OR2EXreg" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 1953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683303328747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683303328763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-trivial " "Found design unit 1: DataPath-trivial" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303328763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683303328763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683303328795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_out DataPath.vhd(108) " "Verilog HDL or VHDL warning at DataPath.vhd(108): object \"alu_out\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683303328799 "|DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OR_2_0 DataPath.vhd(118) " "Verilog HDL or VHDL warning at DataPath.vhd(118): object \"OR_2_0\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683303328799 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_ALU_out DataPath.vhd(121) " "VHDL Signal Declaration warning at DataPath.vhd(121): used implicit default value for signal \"EX_ALU_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683303328799 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bb_PC_wr_suggestion DataPath.vhd(125) " "VHDL Signal Declaration warning at DataPath.vhd(125): used implicit default value for signal \"bb_PC_wr_suggestion\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683303328799 "|DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lol_ignore_this_signal DataPath.vhd(125) " "Verilog HDL or VHDL warning at DataPath.vhd(125): object \"lol_ignore_this_signal\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683303328799 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_RF_WR DataPath.vhd(127) " "VHDL Signal Declaration warning at DataPath.vhd(127): used implicit default value for signal \"ID_RF_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683303328799 "|DataPath"}
{ "Error" "EVRFX_VHDL_ERROR_BINDING_ENTITY_DOES_NOT_HAVE_SPECIFIED_PORT" "bb_branching pc_mux_branch Components.vhdl(77) " "VHDL Binding Indication error at Components.vhdl(77): design entity \"bb_branching\" does not contain port \"pc_mux_branch\" specified in associated component" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 77 0 0 } }  } 0 10565 "VHDL Binding Indication error at %3!s!: design entity \"%1!s!\" does not contain port \"%2!s!\" specified in associated component" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bb_branching Components.vhdl(760) " "HDL error at Components.vhdl(760): see declaration for object \"bb_branching\"" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 760 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EVRFX_VHDL_ERROR_BINDING_ENTITY_DOES_NOT_HAVE_SPECIFIED_PORT" "bb_branching if2id_wr_and_a Components.vhdl(77) " "VHDL Binding Indication error at Components.vhdl(77): design entity \"bb_branching\" does not contain port \"if2id_wr_and_a\" specified in associated component" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 77 0 0 } }  } 0 10565 "VHDL Binding Indication error at %3!s!: design entity \"%1!s!\" does not contain port \"%2!s!\" specified in associated component" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EVRFX_VHDL_ERROR_BINDING_ENTITY_DOES_NOT_HAVE_SPECIFIED_PORT" "bb_branching id2or_reset_all_wr Components.vhdl(77) " "VHDL Binding Indication error at Components.vhdl(77): design entity \"bb_branching\" does not contain port \"id2or_reset_all_wr\" specified in associated component" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 77 0 0 } }  } 0 10565 "VHDL Binding Indication error at %3!s!: design entity \"%1!s!\" does not contain port \"%2!s!\" specified in associated component" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EVRFX_VHDL_ERROR_BINDING_ENTITY_DOES_NOT_HAVE_SPECIFIED_PORT" "bb_branching or2ex_reset_all_wr Components.vhdl(77) " "VHDL Binding Indication error at Components.vhdl(77): design entity \"bb_branching\" does not contain port \"or2ex_reset_all_wr\" specified in associated component" {  } { { "Components.vhdl" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl" 77 0 0 } }  } 0 10565 "VHDL Binding Indication error at %3!s!: design entity \"%1!s!\" does not contain port \"%2!s!\" specified in associated component" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EVRFX_VHDL_BOUND_COMPONENT_ELAB_FAILURE" "BranchingBlackBox bb_branching work.bb_branching DataPath.vhd(258) " "VHDL Component Instantiation error at DataPath.vhd(258): failed to elaborate instance \"BranchingBlackBox\" of component \"bb_branching\", which was bound to primary unit \"work.bb_branching\" - check the primary and/or incremental bindings" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 258 0 0 } }  } 0 10992 "VHDL Component Instantiation error at %4!s!: failed to elaborate instance \"%1!s!\" of component \"%2!s!\", which was bound to primary unit \"%3!s!\" - check the primary and/or incremental bindings" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EVRFX_VHDL_SEE_BINDING" "primary BranchingBlackBox DataPath.vhd(52) " "VHDL Binding Indication error at DataPath.vhd(52): see primary binding for component instance \"BranchingBlackBox\"" {  } { { "DataPath.vhd" "" { Text "C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd" 52 0 0 } }  } 0 10961 "VHDL Binding Indication error at %3!s!: see %1!s! binding for component instance \"%2!s!\"" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1683303328812 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683303328891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 21:45:28 2023 " "Processing ended: Fri May 05 21:45:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683303328891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683303328891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683303328891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683303328891 ""}
