# Hardwareâ€‘Based Execution Time Signatures (ETS) for Realâ€‘Time Detection of Timing Attacks

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](./LICENSE)
[![Language: Verilog / SystemVerilog / C / Python](https://img.shields.io/badge/Languages-Mixed-blue.svg)](./)
[![Platform: FPGA / Embedded](https://img.shields.io/badge/Platform-FPGA%2FEmbedded-green.svg)]()

---

## ğŸ“˜ Table of Contents
1. [Introduction](#introduction)
2. [Motivation](#motivation)
3. [Key Features](#key-features)
4. [Architecture Overview](#architecture-overview)
5. [Repository Structure](#repository-structure)
6. [Quick Start](#quick-start)
7. [Detailed Usage](#detailed-usage)
   - [Hardware Implementation](#hardware-implementation)
   - [Simulation & Verification](#simulation--verification)
   - [Software Integration](#software-integration)
8. [Experiments & Results](#experiments--results)
9. [Contributing](#contributing)
10. [License](#license)
11. [Acknowledgements](#acknowledgements)
12. [Contact](#contact)

---

## ğŸ§© Introduction
This repository presents a **hardware-based framework** for detecting timing side-channel attacks using **Execution Time Signatures (ETS)**. ETS tracks execution-time variations at the instruction or block level and detects anomalies in real-time through a lightweight FPGA/SoC implementation.

---

## ğŸ’¡ Motivation
Timing side-channel attacks exploit variations in execution latency to leak secret information (like cryptographic keys). Existing software-based protections incur high overhead or fail to offer runtime guarantees.

**ETS** introduces a hardware-assisted solution â€” measuring instruction execution time at the hardware level, profiling baseline patterns, and continuously comparing them to detect malicious anomalies in real-time.

---

## ğŸš€ Key Features
- âš™ï¸ Real-time monitoring of execution time per instruction.
- ğŸ” Hardware-embedded anomaly detection engine.
- ğŸ’¾ Low-latency data logging with configurable window sizes.
- ğŸ” Supports FPGA & Embedded System deployment.
- ğŸ“Š Includes simulation testbenches and performance metrics.
- ğŸ”” On-anomaly alerts with interrupt or logging interface.

---

## ğŸ—ï¸ Architecture Overview
The ETS architecture consists of four primary modules:

1. **Signature Logger** â€“ Captures timing data for each critical operation.
2. **Baseline Profiler** â€“ Builds a timing profile during safe learning runs.
3. **Anomaly Detector** â€“ Compares current signatures with the baseline using configurable thresholds.
4. **Alert Handler** â€“ Triggers alarms or system interrupts upon detection.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Target Operation         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ Signature Logger   â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ Baseline Profiler  â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ Anomaly Detector   â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ Alert / Interrupt  â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“‚ Repository Structure
```
/
â”œâ”€â”€ docs/            â†’ Documentation, design flow, and block diagrams
â”œâ”€â”€ paper/           â†’ Research paper and references
â”œâ”€â”€ rtl/             â†’ Verilog/SystemVerilog source files
â”œâ”€â”€ sim/             â†’ Simulation testbenches and waveform scripts
â”œâ”€â”€ software/        â†’ C/Python firmware for integration
â”œâ”€â”€ tools/           â†’ Utility scripts and data processing
â”œâ”€â”€ constraints/     â†’ Timing and synthesis constraints for FPGA
â”œâ”€â”€ LICENSE          â†’ MIT License
â””â”€â”€ README.md        â†’ This file
```

---

## âš¡ Quick Start

### 1ï¸âƒ£ Clone Repository
```bash
git clone https://github.com/om-mahesh/Hardware-Based-Execution-Time-Signatures-ETS-for-Real-Time-Detection-of-Timing-Attacks.git
cd Hardware-Based-Execution-Time-Signatures-ETS-for-Real-Time-Detection-of-Timing-Attacks
```

### 2ï¸âƒ£ Build Hardware
Use your preferred FPGA tool (Vivado, Quartus, or Yosys) to synthesize RTL from `rtl/`.

### 3ï¸âƒ£ Run Simulation
```bash
cd sim/
make run
```
View the results in the generated waveform files.

### 4ï¸âƒ£ Deploy & Test
Upload the bitstream to your FPGA board and run firmware from `/software/` to interact with the ETS hardware.

---

## ğŸ”¬ Detailed Usage

### âš™ï¸ Hardware Implementation
- Synthesize RTL using FPGA vendor tools.
- Modify timing thresholds or window size in `rtl/config.v`.
- Integrate ETS logger around crypto cores or sensitive IP blocks.

### ğŸ§  Simulation & Verification
- Run testbenches in `/sim` for both baseline and attack scenarios.
- Analyze the waveform to visualize timing deviation patterns.
- Compare with baseline stored in `/tools/profiles/`.

### ğŸ’» Software Integration
- `/software/firmware` includes C drivers for reading ETS registers.
- `/software/python` offers live monitoring and anomaly plotting utilities.

---

## ğŸ“ˆ Experiments & Results
- **Baseline Runs:** Stable execution time distribution under normal load.
- **Attack Runs:** Clear deviations detected by ETS anomaly thresholds.
- **FPGA Resource Usage:** ~3% LUT, ~2% FF, negligible BRAM utilization.
- **Latency Overhead:** < 2% compared to unmonitored baseline.

Refer to `/paper/results.pdf` for detailed tables and graphs.

---

## ğŸ¤ Contributing
Contributions are welcome!  
If you'd like to improve the design or extend functionality, please:
1. Fork the repository
2. Create a feature branch (`git checkout -b feature/new-feature`)
3. Commit and push changes
4. Submit a Pull Request

Ensure proper documentation for any new module.

---

## ğŸ“œ License
This project is licensed under the [MIT License](./LICENSE).  
Youâ€™re free to use, modify, and distribute this work with attribution.

---

## ğŸ™ Acknowledgements
Developed at **Indian Institute of Technology Mandi (IIT Mandi)**.  
Special thanks to **Dr. Bikram Paul** and the **Embedded Systems & VLSI Research Group** for their invaluable guidance and insights.

---

## ğŸ“¬ Contact
**Author:** Om Maheshwari  
**Institute:** School of Computing and Electrical Engineering, IIT Mandi  
**Email:** b23089@students.iitmandi.ac.in  
**GitHub:** [om-mahesh](https://github.com/om-mahesh)  

> â€œTiming attacks are whispers â€” ETS teaches hardware to listen.â€

---


