#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Oct  8 17:59:08 2025
# Process ID         : 5758
# Current directory  : /home/aa/FPGA_space/FIR/build_linux
# Command line       : vivado
# Log file           : /home/aa/FPGA_space/FIR/build_linux/vivado.log
# Journal file       : /home/aa/FPGA_space/FIR/build_linux/vivado.jou
# Running On         : rog
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.198 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16563 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20858 MB
# Available Virtual  : 15566 MB
#-----------------------------------------------------------
start_gui
create_project lab4_vivado /home/aa/FPGA_space/FIR/lab4_vivado -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property  ip_repo_paths  /home/aa/FPGA_space/FIR/build_linux [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {/home/aa/FPGA_space/FIR/build_linux /home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/aa/FPGA_space/FIR/build_linux [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/aa/FPGA_space/FIR/build_linux [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property CONFIG.PCW_USE_S_AXI_GP0 {1} [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  /home/aa/FPGA_space/FIR/build_linux [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir_top:1.0 fir_top_0
endgroup
set_property location {1 231 44} [get_bd_cells processing_system7_0]
set_property location {1 157 -42} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_top_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins fir_top_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/fir_top_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
endgroup
open_bd_design {/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
