// Seed: 3487915928
module module_0 ();
  assign id_1 = 1;
  wire id_2 = id_1, id_3;
  assign module_1.id_6 = 0;
  reg id_4;
  always #1 begin : LABEL_0
    id_4 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri  id_7;
  wire id_8;
  uwire id_9, id_10, id_11;
  assign {1 < id_7, id_4 ? 1'd0 : 1, id_6, id_4 == id_6} = ({1, 1 < id_11}) & 1;
  wire id_12;
  module_0 modCall_1 ();
endmodule
