 library	IEEE;
 use	IEEE.STD_LOGIC_1164.ALL;--	Uncomment	the	following	library	declaration	if	using--	arithmetic	functions	with	Signed	or	Unsigned	values--use	IEEE.NUMERIC_STD.ALL;--	Uncomment	the	following	library	declaration	if	instantiating--	any	Xilinx	primitives	in	this	code.--library	UNISIM;--use	UNISIM.VComponents.all;
 entity	sdfg	is
				Port	(	D	:	in		STD_LOGIC_VECTOR	(3	downto	0);
											Y	:	out		STD_LOGIC_VECTOR	(3	downto	0);
											clk	:	in		STD_LOGIC;
											ch	:	in		STD_LOGIC_VECTOR	(1	downto	0));
 end	sdfg;
 architecture	Behavioral	of	sdfg	is
 signal	temp:STD_LOGIC_VECTOR(3	downto	0);
 begin
 process(D,clk)
 begin
	if(clk'event	and	clk='1')	then	
		if	(ch=	"00")	then
				temp(0)<=D(0);
				temp(3	downto	1)<=temp(2	downto	0);
				Y(3)<=temp(3);
			elsif(ch	="01")	then
					temp(0)<=D(0);
					temp(3	downto	1)<=temp(2	downto	0);
					Y<=temp;
			elsif(ch	=	"10")	then
							temp<=D;
							temp(3	downto	1)<=temp(2	downto	0);
							Y(3)<=temp(3);
			elsif	(ch	="11")	then
						temp	<=	D;
						temp(3	downto	1)<=temp(2	downto	0);
						Y<=temp;
			end	if;
 end	if;
	end	process;
 end	Behavioral;
