<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6ece497fall2017RomRamUART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6OverAll_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab6ece433fall2019template.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab6ece433fall2019template.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab6ece433fall2019template.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab6ece433fall2019template.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab6ece433fall2019template.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab6ece433fall2019template.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab6ece433fall2019template.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab6ece433fall2019template.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab6ece433fall2019template_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab6ece433fall2019template_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6ece433fall2019template_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570117544" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570117544" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8190612557262610104" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570117544" xil_pn:in_ck="-4330761426131829175" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-938377566293016521" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/Clock75MHz.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM50x7bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM50x7bits.v"/>
    </transform>
    <transform xil_pn:end_ts="1570117544" xil_pn:in_ck="1165026795343022247" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570117544" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3087908869828267978" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570117544" xil_pn:in_ck="1165026795343022247" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1570117544" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3868136612601273281" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1570117556" xil_pn:in_ck="-2765921677162298321" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2574611425096130522" xil_pn:start_ts="1570117544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.lso"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.ngc"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.ngr"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.prj"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.stx"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.syr"/>
      <outfile xil_pn:name="Lab6ece433fall2019template.xst"/>
      <outfile xil_pn:name="Lab6ece433fall2019template_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
