{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447429994700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447429994700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 15:53:14 2015 " "Processing started: Fri Nov 13 15:53:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447429994700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447429994700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off receiver -c receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off receiver -c receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447429994700 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447429994950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/assignment 1/uart/rxd _v2/seg/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/assignment 1/uart/rxd _v2/seg/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "../seg/seg.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/seg/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429994997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429994997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/assignment 1/uart/rxd _v2/rxd_shift/rxd_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/assignment 1/uart/rxd _v2/rxd_shift/rxd_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_shift " "Found entity 1: rxd_shift" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429994997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429994997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/assignment 1/uart/rxd _v2/rxd_parity/rxd_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/assignment 1/uart/rxd _v2/rxd_parity/rxd_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_parity " "Found entity 1: rxd_parity" {  } { { "../rxd_parity/rxd_parity.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_parity/rxd_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429994997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429994997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/assignment 1/uart/rxd _v2/rxd_controller/rxd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/assignment 1/uart/rxd _v2/rxd_controller/rxd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_controller " "Found entity 1: rxd_controller" {  } { { "../rxd_controller/rxd_controller.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_controller/rxd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/assignment 1/uart/rxd _v2/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/assignment 1/uart/rxd _v2/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter/counter.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/assignment 1/uart/rxd _v2/baud_done/baud_done.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/assignment 1/uart/rxd _v2/baud_done/baud_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_done " "Found entity 1: baud_done" {  } { { "../baud_done/baud_done.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/baud_done/baud_done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file receiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.bdf" "" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447429995012 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_out packed seg.v(6) " "Verilog HDL Port Declaration warning at seg.v(6): data type declaration for \"data_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "../seg/seg.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/seg/seg.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1447429995012 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_out seg.v(3) " "HDL info at seg.v(3): see declaration for object \"data_out\"" {  } { { "../seg/seg.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/seg/seg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447429995012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "receiver " "Elaborating entity \"receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447429995028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_parity rxd_parity:inst2 " "Elaborating entity \"rxd_parity\" for hierarchy \"rxd_parity:inst2\"" {  } { { "receiver.bdf" "inst2" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { { 360 736 944 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447429995044 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "parity_check rxd_parity.v(26) " "Verilog HDL Always Construct warning at rxd_parity.v(26): variable \"parity_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rxd_parity/rxd_parity.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_parity/rxd_parity.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447429995044 "|receiver|rxd_parity:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_controller rxd_controller:inst " "Elaborating entity \"rxd_controller\" for hierarchy \"rxd_controller:inst\"" {  } { { "receiver.bdf" "inst" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { { 168 376 576 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447429995059 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in rxd_controller.v(54) " "Verilog HDL Always Construct warning at rxd_controller.v(54): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rxd_controller/rxd_controller.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_controller/rxd_controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447429995059 "|receiver|rxd_controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in rxd_controller.v(95) " "Verilog HDL Always Construct warning at rxd_controller.v(95): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rxd_controller/rxd_controller.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_controller/rxd_controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447429995059 "|receiver|rxd_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_done baud_done:inst6 " "Elaborating entity \"baud_done\" for hierarchy \"baud_done:inst6\"" {  } { { "receiver.bdf" "inst6" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { { 480 408 576 560 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447429995059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst9 " "Elaborating entity \"counter\" for hierarchy \"counter:inst9\"" {  } { { "receiver.bdf" "inst9" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { { 8 704 864 120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447429995075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_shift rxd_shift:inst8 " "Elaborating entity \"rxd_shift\" for hierarchy \"rxd_shift:inst8\"" {  } { { "receiver.bdf" "inst8" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { { 184 728 920 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447429995075 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load rxd_shift.v(38) " "Verilog HDL Always Construct warning at rxd_shift.v(38): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data rxd_shift.v(40) " "Verilog HDL Always Construct warning at rxd_shift.v(40): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data rxd_shift.v(41) " "Verilog HDL Always Construct warning at rxd_shift.v(41): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 rxd_shift.v(44) " "Verilog HDL assignment warning at rxd_shift.v(44): truncated value with size 12 to match size of target (10)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out1 rxd_shift.v(32) " "Verilog HDL Always Construct warning at rxd_shift.v(32): inferring latch(es) for variable \"data_out1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out2 rxd_shift.v(32) " "Verilog HDL Always Construct warning at rxd_shift.v(32): inferring latch(es) for variable \"data_out2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[0\] rxd_shift.v(38) " "Inferred latch for \"data_out2\[0\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[1\] rxd_shift.v(38) " "Inferred latch for \"data_out2\[1\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[2\] rxd_shift.v(38) " "Inferred latch for \"data_out2\[2\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[3\] rxd_shift.v(38) " "Inferred latch for \"data_out2\[3\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[0\] rxd_shift.v(38) " "Inferred latch for \"data_out1\[0\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[1\] rxd_shift.v(38) " "Inferred latch for \"data_out1\[1\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[2\] rxd_shift.v(38) " "Inferred latch for \"data_out1\[2\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[3\] rxd_shift.v(38) " "Inferred latch for \"data_out1\[3\]\" at rxd_shift.v(38)" {  } { { "../rxd_shift/rxd_shift.v" "" { Text "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/rxd_shift/rxd_shift.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447429995075 "|receiver|rxd_shift:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst1 " "Elaborating entity \"seg\" for hierarchy \"seg:inst1\"" {  } { { "receiver.bdf" "inst1" { Schematic "F:/Liverpool/ELEC373/Assignment 1/UART/RXD _V2/receiver/receiver.bdf" { { 144 1024 1232 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447429995137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1447429995747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447429995903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447429995903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447429995934 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447429995934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447429995934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447429995934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447429995950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 15:53:15 2015 " "Processing ended: Fri Nov 13 15:53:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447429995950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447429995950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447429995950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447429995950 ""}
