INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/alu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/bcd27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD27
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_write is not allowed [F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port irrun is not allowed [F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/cpu.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/ddu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu
WARNING: [VRFC 10-1315] redeclaration of ansi port memshow is not allowed [F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/ddu.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/ins_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_split
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/mdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/opj_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opj_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/segout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segout
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sim_1/new/cpu_sim1.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro OP_J redefined [F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sim_1/new/define.v:36]
INFO: [VRFC 10-311] analyzing module cpu_sim1
