# generated files
app/app
phys/**
!phys/Makefile
sim/work/
verilog/work/
verilog/transcript

sim/*
# all generated files in ./sim/ except
!sim/*.cpp
!sim/Makefile
!sim/runsim

# ignore all logs everywhere
**/*.log

# IDE files
verilog/.dvt
verilog/.project

