
module Test(address,clock,q);

  input  address;
  input  clock;
  output [15:0] q;


endmodule

