/*
 * Copyright (C) 2015 sjbiwa All rights reserved.
 */

/*
 * irqdefs.h
 *
 *  Created on: 2015/03/31
 *      Author: biwa
 */

#ifndef IRQDEFS_H_
#define IRQDEFS_H_

#ifdef __cplusplus
extern "C" {
#endif

#define	IRQ_DMAC_BUS0				(32)
#define	IRQ_DMAC_BUS1				(33)
#define	IRQ_DMAC_PERI0				(34)
#define	IRQ_DMAC_PERI1				(35)
#define	IRQ_UPCTL0					(36)
#define	IRQ_UPCTL1					(37)
#define	IRQ_GPU_IRQJOB				(38)
#define	IRQ_GPU_IRQMMU				(39)
#define	IRQ_GPU_IRQGPU				(40)
#define	IRQ_VIDEO_ENCODER			(41)
#define	IRQ_VIDEO_DECODER			(42)
#define	IRQ_VIDEO_MMU				(43)
#define	IRQ_HEVC					(44)
#define	IRQ_VIP						(45)
#define	IRQ_ISP						(46)
#define	IRQ_VOP_BIG					(47)
#define	IRQ_VOP_LIT					(48)
#define	IRQ_IEP						(49)
#define	IRQ_RGA						(50)
#define	IRQ_DSI0_HOST				(51)
#define	IRQ_DSI1_HOST				(52)
#define	IRQ_CSI_HOST0				(53)
#define	IRQ_CSI_HOST1				(54)
#define	IRQ_USB_OTG					(55)
#define	IRQ_USB_HOST_0_EHCI			(56)
#define	IRQ_USB_HOST_1				(57)
#define	IRQ_HSIC					(58)
#define	IRQ_GMAC					(59)
#define	IRQ_GMAC_PMT				(60)
#define	IRQ_GPS						(61)
#define	IRQ_GPS_TIMER				(62)
#define	IRQ_HSADC_TSI				(63)
#define	IRQ_SDMMC					(64)
#define	IRQ_SDIO0					(65)
#define	IRQ_SDIO1					(66)
#define	IRQ_eMMC					(67)
#define	IRQ_SARADC					(68)
#define	IRQ_TSADC					(69)
#define	IRQ_NANDC0					(70)
#define	IRQ_PERI_MMU				(71)
#define	IRQ_NANDC1					(72)
#define	IRQ_USB_HOST0_OHCI			(73)
#define	IRQ_TPS						(74)
#define	IRQ_SCR						(75)
#define	IRQ_SPI0					(76)
#define	IRQ_SPI1					(77)
#define	IRQ_SPI2					(78)
#define	IRQ_PS2C					(79)
#define	IRQ_CRYPTO					(80)
#define	IRQ_HOST_PULSE0				(81)
#define	IRQ_HOST_PULSE1				(82)
#define	IRQ_HOST0					(83)
#define	IRQ_HOST1					(84)
#define	IRQ_I2SPCM8					(85)
#define	IRQ_SPDIF8					(86)
#define	IRQ_UART_BT					(87)
#define	IRQ_UART_BB					(88)
#define	IRQ_UART_DBG				(89)
#define	IRQ_UART_GPS				(90)
#define	IRQ_UART_EXP				(91)
#define	IRQ_I2C_PMU					(92)
#define	IRQ_I2C_AUDIO				(93)
#define	IRQ_I2C_SENSOR				(94)
#define	IRQ_I2C_CAM					(95)
#define	IRQ_I2C_TP					(96)
#define	IRQ_I2C_HDMI				(97)
#define	IRQ_TIMER_6CH0				(98)
#define	IRQ_TIMER_6CH1				(99)
#define	IRQ_TIMER_6CH2				(100)
#define	IRQ_TIMER_6CH3				(101)
#define	IRQ_TIMER_6CH4				(102)
#define	IRQ_TIMER_6CH5				(103)
#define	IRQ_TIMER_2CH0				(104)
#define	IRQ_TIMER_2CH1				(105)
#define	IRQ_PWM0					(106)
#define	IRQ_PWM1					(107)
#define	IRQ_PWM2					(108)
#define	IRQ_PWM3					(109)
#define	IRQ_RK_PWM					(110)
#define	IRQ_WDT						(111)
#define	IRQ_PMU						(112)
#define	IRQ_GPIO0					(113)
#define	IRQ_GPIO1					(114)
#define	IRQ_GPIO2					(115)
#define	IRQ_GPIO3					(116)
#define	IRQ_GPIO4					(117)
#define	IRQ_GPIO5					(118)
#define	IRQ_GPIO6					(119)
#define	IRQ_GPIO7					(120)
#define	IRQ_GPIO8					(121)
#define	IRQ_AHB_ARBITER0			(122)
#define	IRQ_AHB_ARBITER1			(123)
#define	IRQ_AHB_ARBITER2			(124)
#define	IRQ_USBOTG_ID				(125)
#define	IRQ_USBOTG_BVALID			(126)
#define	IRQ_USBOTG_LINESTATE		(127)
#define	IRQ_USBHOST0_LINESTATE		(128)
#define	IRQ_USBHOST1_LINESTATE		(129)
#define	IRQ_EDP_DP					(130)
#define	IRQ_SDMMC_DETECT_N			(131)
#define	IRQ_SDIO0_DETECT_N			(132)
#define	IRQ_SDIO1_DETECT_N			(133)
#define	IRQ_HDMI_WAKEUP				(134)
#define	IRQ_HDMI					(135)
#define	IRQ_CCP						(136)
#define	IRQ_CCS						(137)
#define	IRQ_SDMMC_DETECT			(138)
#define	IRQ_GPIO7_B3				(139)
#define	IRQ_GPIO7_C6				(140)
#define	IRQ_GPIO8_A2				(141)
#define	IRQ_EDP_HDMI				(142)
#define	IRQ_HEVC_MMU				(143)
#define	IRQ_PMUIRQ0					(186)
#define	IRQ_PMUIRQ1					(187)
#define	IRQ_PMUIRQ2					(188)
#define	IRQ_PMUIRQ3					(189)

#ifdef __cplusplus
}
#endif


#endif /* IRQDEFS_H_ */
