#include "emu/step/Test.h"

#include "emu/utils/IO.h"
#include "emu/utils/DOM.h"
#include "emu/utils/String.h"
#include "emu/utils/System.h"

#include "emu/pc/Crate.h"
#include "emu/pc/VMEController.h"
#include "emu/pc/CCB.h"
#include "emu/pc/TMB.h"
#include "emu/pc/DAQMB.h"
#include "emu/pc/DDU.h"
#include "emu/pc/ALCTController.h"
#include "emu/pc/ChamberUtilities.h"

#include "xcept/tools.h"

#include "log4cplus/helpers/sleep.h" // sleepmillis()

#include <algorithm>
#include <iomanip>
//#include <cmath>
#include <sys/stat.h>

using namespace emu::utils;

emu::step::Test::Test( const string& id, 
		       const string& group,
		       const string& testParametersXML, 
		       const string& generalSettingsXML,
		       const string& specialSettingsXML,
		       const bool    isFake,
		       Logger*       pLogger               )
  : TestParameters( id, testParametersXML, pLogger )
  , group_( group )
  , isFake_( isFake )
  , isToStop_( false )
  , runNumber_( 0 )
  , runStartTime_( "YYYY-MM-DD hh:mm:ss UTC" ){

  stringstream ss;
  if ( ! getProcedure( id, emu::step::Test::forConfigure_ ) || ! getProcedure( id, emu::step::Test::forEnable_ ) ){
    ss << "Failed to create test " << id_ << " because no configure and enable procedures are defined for it.";
    XCEPT_RAISE( xcept::Exception, ss.str() );
  }
  try{
    bsem_.take();
    createEndcap( generalSettingsXML, specialSettingsXML );
    bsem_.give();
  }
  catch ( xcept::Exception &e ){
    bsem_.give();
    ss << "Failed to create test " << id_ << ".";
    XCEPT_RETHROW( xcept::Exception, ss.str(), e );
  }

  progress_.setTotal( 1 ); // for the percent to be 0 before the total is set to its proper value
}

//emu::step::Test::~Test(){}

void emu::step::Test::configure(){
  configureCrates();
  ( this->*emu::step::Test::getProcedure( id_, emu::step::Test::forConfigure_ ) )();
}

void emu::step::Test::enable(){
  ( this->*emu::step::Test::getProcedure( id_, emu::step::Test::forEnable_ ) )();
  disableTrigger();
}

double emu::step::Test::getProgress(){
  return progress_.getPercent();
}

void ( emu::step::Test::* emu::step::Test::getProcedure( const string& testId, State_t state ) )(){
  if ( isFake_         ) return ( state == forConfigure_ ? &emu::step::Test::configure_fake : &emu::step::Test::enable_fake );
  if ( testId == "11"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_11   : &emu::step::Test::enable_11   );
  if ( testId == "12"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_12   : &emu::step::Test::enable_12   );
  if ( testId == "13"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_13   : &emu::step::Test::enable_13   );
  if ( testId == "14"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_14   : &emu::step::Test::enable_14   );
  if ( testId == "15"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_15   : &emu::step::Test::enable_15   );
  if ( testId == "16"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_16   : &emu::step::Test::enable_16   );
  if ( testId == "17"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_17   : &emu::step::Test::enable_17   );
  if ( testId == "17b" ) return ( state == forConfigure_ ? &emu::step::Test::configure_17b  : &emu::step::Test::enable_17b  );
  if ( testId == "18"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_18   : &emu::step::Test::enable_18   );
  if ( testId == "19"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_19   : &emu::step::Test::enable_19   );
  if ( testId == "21"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_21   : &emu::step::Test::enable_21   );
  if ( testId == "25"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_25   : &emu::step::Test::enable_25   );
  if ( testId == "27"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_27   : &emu::step::Test::enable_27   );
  if ( testId == "30"  ) return ( state == forConfigure_ ? &emu::step::Test::configure_30   : &emu::step::Test::enable_30   );
  return NULL;
}


void emu::step::Test::createEndcap( const string& generalSettingsXML,
				    const string& specialSettingsXML  ){

  vector< pair< string, string > > xpaths;
  vector< pair< string, string > > values;
  map< string, string > valuesMap;
  vector< pair< string, string > >::const_iterator x, v;
					 
  // Get the parameters to be substituted for their general values for this test:
  xpaths = utils::getSelectedNodesValues( specialSettingsXML, "//settings/test[@id='" + id_ + "']/set/@xpath" );
  values = utils::getSelectedNodesValues( specialSettingsXML, "//settings/test[@id='" + id_ + "']/set/@value" );
  // Replace those parameters' old (general setting) values:
  valuesMap.clear();
  for ( x = xpaths.begin(), v = values.begin(); x != xpaths.end() && v != values.end(); ++x, ++v ) valuesMap[x->second] = v->second;
  VME_XML_ = utils::setSelectedNodesValues( generalSettingsXML, valuesMap );


  // Get the parameters to be added to their general values for this test:
  xpaths = utils::getSelectedNodesValues( specialSettingsXML, "//settings/test[@id='" + id_ + "']/addTo/@xpath" );
  values = utils::getSelectedNodesValues( specialSettingsXML, "//settings/test[@id='" + id_ + "']/addTo/@value" );
  // Add them to those parameters' old (general setting) values:
  valuesMap.clear();
  for ( x = xpaths.begin(), v = values.begin(); x != xpaths.end() && v != values.end(); ++x, ++v ) valuesMap[x->second] = v->second;
  VME_XML_ = utils::setSelectedNodesValues( VME_XML_, valuesMap, utils::add );


  // Save XML in file:
  string fileName( "VME_" + withoutChars( " \t:;<>'\",?/~`!@#$%^&*()=[]|\\", group_ ) + "_Test" + id_ + ".xml" );
  utils::writeFile( fileName, VME_XML_ );

  // Parse it (Endcap will be created in the process):
  parser_.parseFile( fileName.c_str() );
}

string emu::step::Test::withoutChars( const string& chars, const string& str ){
  // Remove characters listed in chars from str.
  string s( str );
  size_t pos = 0;
  while( ( pos = s.find_first_of( chars, pos ) ) != string::npos ) s.erase( pos, 1 );
  return s;
}

int emu::step::Test::getDDUInputFiberMask( int crateId, int dduSlot ){
  stringstream xPath;
  xPath << "//PeripheralCrate[@crateID='" << crateId << "']/DDU[@slot='" << dduSlot << "']/input[@dmbSlot!='']/@number";
  std::vector< std::pair< std::string, std::string > > usedInputs = utils::getSelectedNodesValues( VME_XML_, xPath.str() );
  uint16_t mask = 0;
  for ( std::vector< std::pair< std::string, std::string > >::const_iterator i = usedInputs.begin(); i != usedInputs.end(); ++i ){
    int inputNumber = utils::stringTo<int>( i->second );
    if ( 0 <= inputNumber && inputNumber <= 14 ) mask |= ( 0x0001 << inputNumber );
  }
  return mask;
}

void emu::step::Test::setUpDDU(emu::pc::Crate* crate)
{
  vector<emu::pc::DDU*> ddus = crate->ddus();

  // Note : setUpDDU should be called after every hard reset, 
  // as hard resets zero GbEPrescale and FakeL1
  // (this is true for Track-Finder DDUs)
  // S.Z. Shalhout (April 23, 2013) sshalhou@CERN.CH
  // Joe: Shortened some long sleeps (April 30, 2013
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, ddus.size() << " DDUs" ); 
  }

  for ( vector<emu::pc::DDU*>::iterator ddu = ddus.begin(); ddu != ddus.end(); ++ddu ){
    
    if ( pLogger_ ){
      LOG4CPLUS_INFO( *pLogger_, "DDU at " << *ddu ); 
      LOG4CPLUS_INFO( *pLogger_, "DDU's controller at " << (*ddu)->getTheController() << ", DDU in slot " << (*ddu)->slot() ); 
    }
    
    (*ddu)->writeFlashKillFiber(0x7fff); 
    usleep(20);
    (crate)->ccb()->HardReset_crate();
    sleep(1);

    // Make sure ODMB LV on-off registers are all on (their value is unpredictable after a hard reset)
    turnONlvDCFEBandALCT(crate);

    int dduInputFiberMask = getDDUInputFiberMask( crate->CrateID(), (*ddu)->slot() );
    (*ddu)->writeFlashKillFiber( dduInputFiberMask );
    usleep(10);
    (*ddu)->writeGbEPrescale( 8 ); // 8: no prescaling in local run without DCC (ignore back-pressure)
    usleep(10);
    (*ddu)->writeFakeL1( 0 ); // 7: passthrough // 0: normal
    usleep(10);
    (crate)->ccb()->l1aReset();
    usleep(1000);
    (crate)->ccb()->bc0();
    
    if ( pLogger_ ){
      LOG4CPLUS_INFO( *pLogger_, "Kill Fiber  is set to 0x" << hex << ( (*ddu)->readFlashKillFiber() & 0xffff ) << dec );
      LOG4CPLUS_INFO( *pLogger_, "GbEPrescale is set to 0x" << hex << ( (*ddu)->readGbEPrescale()    & 0xffff ) << dec );
      LOG4CPLUS_INFO( *pLogger_, "Fake L1A    is set to 0x" << hex << ( (*ddu)->readFakeL1()         & 0xffff ) << dec );
    }

  }

}

void emu::step::Test::configureCrates(){

  // cout << "emu::step::Test::configureCrates: Test " << id_ << " isFake_ = " << isFake_ << endl << flush;
  if ( isFake_ ) return;

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    if ( (*crate)->IsAlive() ){
       // (Power-on chambers if not already on) & write flash
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "(*crate)->configure( 0 ) in " << ((*crate)->IsAlive()?"live":"dead") << " crate " << (*crate)->GetLabel() ); }

      (*crate)->configure( 0 );
      // Issue a hard reset or else the events will not have TMB data of the ME4/2 chambers at P5.
      // For the time being, skip hard reset for crates with ODMBs as they unset the LVMB on/off switch.
      if ( (*crate)->daqmbs().size() && (*crate)->daqmbs().at( 0 )->GetHardwareVersion() < 2 ){ // TODO: remove this condition once ODMB is fixed.
	(*crate)->ccb()->HardReset_crate();
	// Need to wait a bit for hard reset to finish, otherwise IsAlive() will be FALSE.
	::sleep( 1 );
      }

      // Set up the DDU if and only if there's one in this crate. Includes a hard reset
      setUpDDU(*crate);

      hardResetOTMBs( *crate );

//       vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
//       for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ) printDCFEBUserCodes( *dmb );

      // Set ccb mode once more separately, as it is screwed up inside ccb->configure
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "(*crate)->ccb()->setCCBMode( emu::pc::CCB::VMEFPGA ) in " << ((*crate)->IsAlive()?"live":"dead") << " crate " << (*crate)->GetLabel() ); }
      (*crate)->ccb()->setCCBMode( emu::pc::CCB::VMEFPGA );
      // Disable all triggers 
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "(*crate)->ccb()->DisableL1a() in " << ((*crate)->IsAlive()?"live":"dead") << " crate " << (*crate)->GetLabel() ); }
      (*crate)->ccb()->DisableL1a();
    }
    else{
      XCEPT_RAISE( xcept::Exception, "Crate " + (*crate)->GetLabel() + " is dead or incommunicado." );
    }
  }

}


void emu::step::Test::disableTrigger(){

  // cout << "emu::step::Test::disableTrigger: Test " << id_ << " isFake_ = " << isFake_ << endl << flush;

  if ( isFake_ ) return;

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    if ( true ){//( (*crate)->IsAlive() ){
      // disable all triggers 
      (*crate)->ccb()->DisableL1a();
    }
    else{
      XCEPT_RAISE( xcept::Exception, "Crate " + (*crate)->GetLabel() + " is dead or incommunicado." );
    }
  }
}

void emu::step::Test::setUpDMB( emu::pc::DAQMB *dmb ){

  //test values take them maybe out
  char dmbstatus[11];
	
  dmb->calctrl_fifomrst(); // Some sort of reset of the FIFOs
  usleep(5000);

  // Some resets of the CFEBs and DMB
  dmb->restoreCFEBIdle();
  dmb->restoreMotherboardIdle();

  float dac=1.00;
  dmb->set_cal_dac(dac,dac); // Write the pulse dac values to the DMB FPGA

  //// Set calibration delay parameters for DMB (What do these actually do?)
  //int dword= (6 | (20<<4) | (10<<9) | (15<<14) ) &0xfffff; // old code
  int calibration_LCT_delay = 6;
  int calibration_l1acc_delay = 20;
  int pulse_delay = 10;
  int inject_delay = 15;
  int dword = (calibration_LCT_delay & 0xF)
    | (calibration_l1acc_delay  & 0x1F) << 4
    | (pulse_delay  & 0x1F) << 9
    | (inject_delay & 0x1F) << 14;
  std::cout<<"start dword: "<<dword<<std::endl;
  dmb->setcaldelay(dword); // Write the calibration delay parameters to the DMB FPGA

  //dmb->settrgsrc(1);

  int pre_block_end=7; // this is the default in the DAQMB constructor
  dmb->fxpreblkend(pre_block_end); // Some CFEB/DCFEB thing, but not sure what this is

  //// Following three commands are just to get the cfeb clock delay changed
  int cfeb_clk_delay=31; // Why 31???
  dmb->SetCfebClkDelay(cfeb_clk_delay); // Sets the CFEB Clock Delay in the software
  dmb->setfebdelay(dmb->GetKillFlatClk()); // Writes the values for CFEB kill mask, CFEB Clock Delay, xLatency, and xFineLatancy to the DMB FPGA
  dmb->load_feb_clk_delay(); // Tell DMB to load the feb clock delay settings

  //// Following 12 lines are just to change the CFEB cable delay to 0 and change the CFEB DAV cable delay to compensate, if needed
  if(dmb->GetCfebCableDelay() == 1){
    // In the calibration, we set all cfeb_cable_delay=0 for all DMB's for
    // timing analysis.  If the collision setting is normally cfeb_cable_delay=1,
    // in order to ensure the proper timing of the CFEB DAV, we will need to 
    // adjust cfeb_dav_cable_delay to follow the change of cfeb_cable_delay...
    dmb->SetCfebDavCableDelay(dmb->GetCfebDavCableDelay()+1);
    std::cout<<"in cable delay==1 : "<<dmb->GetCfebDavCableDelay()+1<<"/"<<dmb->GetCableDelay()<<std::endl;
  }
  dmb->setcbldly(dmb->GetCableDelay()); // Write all cable delay settings to DMB FPGA
  int feb_cable_delay=0;
  dmb->SetCfebCableDelay(feb_cable_delay); // Zero the CFEB cable delay variable in software (Souldn't this be done before dmb->setcbldly(...)???)
  
  dmb->calctrl_global(); // Some sort of calibration reset

  // Now check the DAQMB status.  Did the configuration "take"?
  std::cout << "After config: check status " << std::endl;
  usleep(50);
  dmb->dmb_readstatus(dmbstatus);
  if( ((dmbstatus[9]&0xff)==0x00 || (dmbstatus[9]&0xff)==0xff) || 
      ((dmbstatus[8]&0xff)==0x00 || (dmbstatus[8]&0xff)==0xff) ||
      ((dmbstatus[7]&0xff)==0x00 || (dmbstatus[7]&0xff)==0xff) ||
      ((dmbstatus[6]&0xff)==0x00 || (dmbstatus[6]&0xff)==0xff) ||
      ((dmbstatus[0]&0xff)!=0x21)                              ) {
    std::cout << "... config check not OK for DMB "  << std::endl;
  }

}

void emu::step::Test::setUpODMBPulsing( emu::pc::DAQMB *dmb, ODMBMode_t mode, ODMBInputKill_t killInput ){
  if( dmb->GetHardwareVersion() < 2 ) return;

  int slot_number  = dmb->slot();
  char rcv[2];
  unsigned int addr;
  unsigned short int data;
  int irdwr;
  // set ODMB to Pedestal mode
  irdwr = 3;
  addr = (0x003000)| slot_number<<19;
  if      ( mode == emu::step::ODMBPedestalMode )    data = 0x2000;
  else if ( mode == emu::step::ODMBCalibrationMode ) data = 0x003f;
  dmb->getCrate()->vmeController()->vme_controller(irdwr,addr,&data,rcv);
  // Set OTMB_DLY  
  irdwr = 3; addr = (0x004004)| slot_number<<19; data = 0x0001;
  dmb->getCrate()->vmeController()->vme_controller(irdwr,addr,&data,rcv);
  // Kill ODMB inputs
  irdwr = 3; addr = (0x00401c) | slot_number<<19; data = killInput;
  dmb->getCrate()->vmeController()->vme_controller(irdwr,addr,&data,rcv);
  //  Set LCT_L1A_DLY
  irdwr = 3; addr = (0x004000)| slot_number<<19; data = 0x001a;
  dmb->getCrate()->vmeController()->vme_controller(irdwr,addr,&data,rcv);
  // Set EXT_DLY      
  irdwr = 3; addr = (0x004014)| slot_number<<19; data = 0x0000;
  dmb->getCrate()->vmeController()->vme_controller(irdwr,addr,&data,rcv);
}

// One pipeline fuction to rule them all.
void emu::step::Test::setAllDCFEBsPipelineDepth( emu::pc::DAQMB* dmb, const short int depth ){
  // If depth is omitted, then reset pipeline depth to its config (XML) value as it may have been zeroed by a hard reset.

  if ( dmb->cfebs().at( 0 ).GetHardwareVersion() != 2 ) return; // All CFEBs should have the same HW version; get it from the first.

  if ( dmb->GetHardwareVersion() == 2) { // reprogram DCFEBs
    char rcv[2];
    unsigned int addr;
    unsigned short int data;
    int irdwr;
    int slot = dmb->slot();
    irdwr = 3; addr = 0x003010 | (slot<<19); data = 0x0001;      
    dmb->getCrate()->vmeController()->vme_controller(irdwr,addr,&data,rcv);
    usleep(300000);
  }

  vector <emu::pc::CFEB> cfebs = dmb->cfebs();
  for( vector<emu::pc::CFEB>::reverse_iterator cfeb = cfebs.rbegin(); cfeb != cfebs.rend(); ++cfeb){

    short int pipelineDepth = ( depth == pipelineDepthFromXML ? cfeb->GetPipelineDepth() : depth );

    if ( pLogger_ ){
      stringstream ss;
      ss << "Setting pipeline depth to " << pipelineDepth;
      LOG4CPLUS_INFO( *pLogger_, ss.str() ); 
    }

    dmb->dcfeb_set_PipelineDepth( *cfeb, pipelineDepth ); // set the pipeline depth
    usleep( 100000 );
    dmb->Pipeline_Restart( *cfeb ); // and then restart the pipeline
    usleep( 100000 );

    if(dmb->GetHardwareVersion() != 2){
      // set DCFEBs to behave like CFEBs and send data on any L1A, required when not using ODMB
      dmb->dcfeb_Set_ReadAnyL1a( *cfeb );
    }

    dmb->shift_all( NORM_RUN );
    dmb->buck_shift();
    usleep( 100000 );

    if ( isToStop_ ) return;
  }

  if( dmb->getCrate() ){
    dmb->getCrate()->ccb()->l1aReset(); // need to do this after restarting DCFEB pipelines
    usleep(1000);
    resyncDCFEBs( dmb->getCrate() ); // TODO: remove once firmware takes care of it
  }
}


void emu::step::Test::turnONlvDCFEBandALCT(emu::pc::Crate* crate ) {

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "turning all on-chamber boards ON" ); }

  vector<emu::pc::DAQMB *> dmbs = crate->daqmbs();    
  for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
    
    if( (*dmb)->GetHardwareVersion() == 2 ) {
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "turning on-chamber boards ON for this ODMB" ); }
      int state = (*dmb)->lvmb_power_state();
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "low voltage power state before power on: " << state ); }
      sleep(2);
      (*dmb)->lowv_onoff( 0xff ); // 8 bits = 1 ALCT + 7 DCFEBs
      sleep(3);
      state = (*dmb)->lvmb_power_state();
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "low voltage power state after power on: " << state ); }

      vector<emu::pc::TMB*> tmbs = (crate)->tmbs();
      for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){

	(*tmb)->configure();
	usleep(100);

	emu::pc::ALCTController* alct = (*tmb)->alctController();
	alct->configure();
	usleep(100);

      } // reconfigure alct

      (crate)->ccb()->HardReset_crate();
      sleep(3);

    } //  ODMB hv = 2
    
  } // loop daqmb


} // turnONlvDCFEBandALCT


void emu::step::Test::configureODMB( emu::pc::Crate* crate ) {
  vector<emu::pc::DAQMB *> dmbs = crate->daqmbs();    
  for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
    
    if( (*dmb)->GetHardwareVersion() == 2 ) {
      int slot_number  = (*dmb)->slot();

      char rcv[2];
      unsigned int addr;
      unsigned short int data;
      int irdwr;

      // ODMB Reset
      irdwr = 3; addr = (0x003000) | slot_number<<19; data = 0x0100;
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);
      usleep(300000);
  
      // Kill No Boards
      irdwr = 3; addr = (0x00401c) | slot_number<<19; data = kill_None;
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);
      
      //  Set LCT_L1A_DLY
      irdwr = 3; addr = (0x004000)| slot_number<<19; data = 0x000d; // P5 // 0x001a; B904
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);
      
      // Set OTMB_DLY
      irdwr = 3; addr = (0x004004)| slot_number<<19; data = 0x0001;
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);
      
      //    Set ALCT_DLY
      irdwr = 3; addr = (0x00400c)| slot_number<<19; data = 0x001e; // ME+1/1/34
//       irdwr = 3; addr = (0x00400c)| slot_number<<19; data = 0x001f; // ME+1/1/35
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);

      // ODMB configured to accept real triggers
      irdwr = 3; addr = (0x003000)| slot_number<<19; data = 0x0000;
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);

      // Temporary fix to explicitly set crate id in ODMB
      irdwr = 3; addr = (0x004020)| slot_number<<19; data = crate->CrateID();
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);

    } // if( (*dmb)->GetHardwareVersion() == 2 )
  } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
} 

void emu::step::Test::resyncDCFEBs(emu::pc::Crate* crate){
  
  char rcv[2];
  unsigned int addr;
  unsigned short int data;
  int irdwr;
  int slot_number;

  vector<emu::pc::DAQMB *> dmbs = crate->daqmbs();
  for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
    if( (*dmb)->GetHardwareVersion() == 2 ) {
      slot_number  = (*dmb)->slot();

      unsigned int fw_version = (*dmb)->odmb_firmware_version();
      if (fw_version >= 265) continue; // 265 == 0x0109

      // Resync ODMB and DCFEB L1A Counters
      irdwr = 3; addr = 0x003010 | (slot_number<<19); data = 0x0002;
      crate->vmeController()->vme_controller(irdwr,addr,&data,rcv);
      cout<<" Calling Resync "<<endl;
    } // ODMB only
  } // loop DMBs

  usleep(1000);

}

void emu::step::Test::hardResetOTMBs(emu::pc::Crate* crate){
  //hard-reset all OTMBs *only* (to clean the hot channel masks)
  vector<emu::pc::TMB *> tmbs = crate->tmbs();
  for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
    if ((*tmb)->GetHardwareVersion() == 2) {
      (*tmb)->tmb_hard_reset_tmb_fpga();
    }
  }    
}

void emu::step::Test::printDCFEBUserCodes( emu::pc::DAQMB* dmb ){
  if ( dmb->cfebs().at( 0 ).GetHardwareVersion() != 2 ) return;  // All CFEBs should have the same HW version; get it from the first.

  vector <emu::pc::CFEB> cfebs = dmb->cfebs();
  for( vector<emu::pc::CFEB>::reverse_iterator cfeb = cfebs.rbegin(); cfeb != cfebs.rend(); ++cfeb){
    ostringstream oss;
    oss << "CFEB: " << cfeb->number()
	<< ", user code: " << hex << dmb->febfpgauser( *cfeb )
	<< ", Virtex status: " << dmb->virtex6_readreg( 7 );
    if ( pLogger_ ){ 
      LOG4CPLUS_INFO( *pLogger_, oss.str() ); 
    }
  }
}

void emu::step::Test::PrintDmbValuesAndScopes( emu::pc::TMB* tmb, emu::pc::DAQMB* dmb, emu::pc::CCB* ccb, emu::pc::MPC* mpc ){
  stringstream ss;
  ss << "DMB values and scopes for chamber " << tmb->getChamber()->GetLabel() << endl;
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, ss.str() ); 
  }
  ss.str("");
  emu::pc::ChamberUtilities MyTest;
  MyTest.SetTMB( tmb );
  MyTest.SetDMB( dmb );
  MyTest.SetCCB( ccb );
  MyTest.SetMPC( mpc );
  MyTest.RedirectOutput( &ss );
  MyTest.ReadAllDmbValuesAndScopes();
  MyTest.RedirectOutput( &ss );
  MyTest.PrintAllDmbValuesAndScopes();
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, ss.str() ); 
  }
}

string emu::step::Test::getDataDirName() const {
  // Get the directory that exists on this host of all the data directory names found in the emu::daq::rui apps.
  // It should normally be the same for all emu::daq::rui apps, but in case they're different, check all of them. One will hopefully work here...

  // Collect unique dir names
  // cout << endl << "dataDirNames_ " << dataDirNames_ << endl ;
  set<string> dirs;
  for ( vector<string>::const_iterator d = dataDirNames_.begin(); d != dataDirNames_.end(); ++d ){
    vector<string> tokens( utils::splitString( *d, ":" ) ); // split hostname:directory
    // cout << endl << "tokens " << tokens << endl ;
    if ( tokens.size() == 2 ){
      dirs.insert( tokens.at( 1 ) );
    }
  }
  // cout << endl << "dirs " << dirs << endl ;
  // Check them until one is found on this host
  for ( set<string>::iterator d = dirs.begin(); d != dirs.end(); ++d ){
    struct stat sb;
    if ( stat( d->c_str(), &sb ) == 0 && ( S_ISDIR( sb.st_mode ) || S_ISLNK( sb.st_mode ) ) ) return *d;
  }
  return string();
}


void emu::step::Test::configure_11(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_11 starting" ); }
  
  progress_.setTotal( (int)parameters_["durationInSec"] );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    // Configure DCFEB.
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      (*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)      
      usleep( 10000 );
      setAllDCFEBsPipelineDepth( *dmb );      
    } 

    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    if ( isToStop_ ) return;
  }
}

void emu::step::Test::enable_11(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_11 starting" ); }
  progress_.setTotal( (int)parameters_["durationInSec"] );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    (*crate)->ccb()->EnableL1aFromTmbL1aReq();

    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it
    (*crate)->ccb()->startTrigger(); // necessary for tmb to start triggering (alct should work with just L1A reset and bc0)
    (*crate)->ccb()->bc0(); 

    if ( isToStop_ ) return;
  }

  // Wait for durationInSec
  while ( progress_.getPercent() < 100 ){
    progress_.increment();
    if ( isToStop_ ) return;
    sleep( 1 );
  }
}

void emu::step::Test::configure_12(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_12 (parallel) starting" ); }

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    // if ( (*crate)->IsAlive() ){
    // if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "Crate " << crate-crates.begin() << " : " << (*crate)->GetLabel() ); }

    (*crate)->ccb()->EnableL1aFromSyncAdb();

    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();
    for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
      (*tmb)->EnableClctExtTrig();
      if ( isToStop_ ) return;
    } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )

  }

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_12 (parallel) ending" ); }
}

void emu::step::Test::enable_12(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_12 (parallel) starting" ); }
  
  const uint64_t nStrips = 6; // strips to scan, never changes
  uint64_t events_per_strip    = parameters_["events_per_strip"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];
  string pulseAmpNameBase( "alct_test_pulse_amp_" );
  ostream noBuffer( NULL );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  //
  // Count pulses to deliver
  //

  bsem_.take();
  nEvents_ = crates.size() * nStrips * events_per_strip;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    // if ( (*crate)->IsAlive() ){
    // if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "Crate " << crate-crates.begin() << " : " << (*crate)->GetLabel() ); }

    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it
    (*crate)->ccb()->startTrigger(); // necessary for tmb to start triggering (alct should work with just L1A reset and bc0)
    (*crate)->ccb()->bc0(); 

    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();

    for ( uint64_t iStrip = 0; iStrip < nStrips; ++iStrip ){

      uint64_t stripMask = ( uint64_t(1) << iStrip );
      for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
	emu::pc::ALCTController* alct = (*tmb)->alctController();
	// GetChamberType returns ME<station><ring>, e.g., ME31. Strip ME part, and use the rest to create parameter name.
	map<string,int>::iterator pulseAmp = parameters_.find( pulseAmpNameBase + alct->GetChamberType().substr( 2 ) );
	if ( pulseAmp == parameters_.end() ){
	  XCEPT_RAISE( xcept::Exception, "No parameter called '" + pulseAmpNameBase + alct->GetChamberType().substr( 2 ) + "' found for test 12." );
	}
	alct->SetUpPulsing( pulseAmp->second, PULSE_LAYERS, stripMask, ADB_SYNC );
      }

      (*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
      for ( uint64_t iPulse = 1; iPulse <= events_per_strip; ++iPulse ){
	(*crate)->ccb()->GenerateAlctAdbSync();
	progress_.increment();
	if (iPulse % 100 == 0) {
	  if ( pLogger_ ){
	    stringstream ss;
	    ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
	       << ", strip " << iStrip+1 << "/" << nStrips
	       << ", pulses " << iPulse << "/" << events_per_strip << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
	    LOG4CPLUS_INFO( *pLogger_, ss.str() );
	  }
	}
	if ( isToStop_ ) return;
	// Need to slow down otherwise ALCT data will be missing in some events:
	usleep( 1000 + 1000*msec_between_pulses );
      }
      (*crate)->ccb()->RedirectOutput( &cout ); // get back ccb output
	  
    }

    // }
    // else{
    //   XCEPT_RAISE( xcept::Exception, "Crate " + (*crate)->GetLabel() + " is dead or incommunicado." );
    // }
  }

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_12 (parallel) ending" ); }
}


void emu::step::Test::configure_13(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_13 (parallel) starting" ); }

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    // Configure DCFEB.  
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      (*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)      
      usleep(10000);
      setAllDCFEBsPipelineDepth( *dmb );
      if ( isToStop_ ) return;
    }
    
    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    (*crate)->ccb()->EnableL1aFromSyncAdb();

    (*crate)->ccb()->bc0(); // this may not be needed, should check

    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();
    for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
      (*tmb)->EnableClctExtTrig();
      if ( isToStop_ ) return;
    }
    
  }

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_13 (parallel) ending" ); }
}

void emu::step::Test::enable_13(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_13 (parallel) starting" ); }

  uint64_t tpamps_per_run       = parameters_["tpamps_per_run"]; // how many test pulse amplitudes to scan
  uint64_t thresholds_per_tpamp = parameters_["thresholds_per_tpamp"]; // number of thresholds to scan with each test pulse amp
  uint64_t threshold_first      = parameters_["threshold_first"]; // first thresh
  uint64_t threshold_step       = parameters_["threshold_step"]; // threshold step
  uint64_t events_per_threshold = parameters_["events_per_threshold"]; // events per each threshold
  uint64_t tpamp_first          = parameters_["tpamp_first"];
  uint64_t tpamp_step           = parameters_["tpamp_step"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //

  bsem_.take();
  nEvents_ = crates.size() * events_per_threshold * thresholds_per_tpamp * tpamps_per_run;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();
    
    for ( uint64_t iAmp = 0; iAmp < tpamps_per_run; ++iAmp ){
      uint64_t amplitude = tpamp_first + iAmp * tpamp_step;
      uint64_t afebGroupMask = 0x7f;
      //cout << "    Amplitude " << iAmp << ": " << amplitude << endl << flush;
      
      for ( uint64_t iThreshold = 0; iThreshold < thresholds_per_tpamp; ++iThreshold ){
	uint64_t threshold = threshold_first + threshold_step * iThreshold;
	//cout << "      Threshold " << iThreshold << ": " << threshold << endl << flush;
	
	for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
	  emu::pc::ALCTController* alct = (*tmb)->alctController();
	  for ( int64_t c = 0; c <= alct->MaximumUserIndex(); c++){
	    alct->SetAfebThreshold(c, threshold);
	  }
	  alct->WriteAfebThresholds();
	  alct->SetUpPulsing(	amplitude, PULSE_AFEBS, afebGroupMask, ADB_SYNC );
	} // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
	
	(*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
	
	for ( uint64_t iPulse = 1; iPulse <= events_per_threshold; ++iPulse ){
	  (*crate)->ccb()->GenerateAlctAdbSync();
	  usleep( 1000 + 1000*msec_between_pulses );
	  progress_.increment();
	  if (iPulse % 100 == 0) {
	    if ( pLogger_ ){
	      stringstream ss;
	      ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
		 << ", amplitude " << iAmp+1 << "/" << tpamps_per_run
		 << ", threshold " << iThreshold+1 << "/" << thresholds_per_tpamp
		 << ", pulses " << iPulse << "/" << events_per_threshold << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
	      LOG4CPLUS_INFO( *pLogger_, ss.str() );
	    }
	  }
	  if ( isToStop_ ) return;
	} // for (iPulse = 1; iPulse <= events_per_threshold; ++iPulse)
	(*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
	
      } // for ( uint64_t iThreshold = 0; iThreshold < thresholds_per_tpamp; ++iThreshold )
      
    } // for ( uint64_t iAmp = 0; iAmp < tpamps_per_run; ++iAmp )
    
    //} // if ( (*crate)->IsAlive() )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_13 (parallel) ending" ); }
}


void emu::step::Test::configure_14(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_14 (parallel) starting" ); }

  uint64_t alct_test_pulse_amp = parameters_["alct_test_pulse_amp"];

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    // if ( (*crate)->IsAlive() ){
      // cout << "Crate " << crate-crates.begin() << " : " << (*crate)->GetLabel() << endl << flush;

      // Configure DCFEB.
      vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
	(*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)
	usleep(10000);
	setAllDCFEBsPipelineDepth( *dmb );  
	if ( isToStop_ ) return;
      } 

      hardResetOTMBs( *crate );

      configureODMB( *crate ); 
      usleep(1000);
      (*crate)->ccb()->l1aReset();
      usleep(1000);
      resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

      (*crate)->ccb()->EnableL1aFromASyncAdb();
      
      (*crate)->ccb()->bc0(); // this may not be needed, should check

      vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();
      for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
	// cout << "  TMB " << tmb-tmbs.begin() << " in slot " << (*tmb)->slot() << endl << flush;
	(*tmb)->EnableClctExtTrig();
	uint64_t afebGroupMask = 0x3fff; // all afebs
	(*tmb)->alctController()->SetUpPulsing( alct_test_pulse_amp, PULSE_AFEBS, afebGroupMask, ADB_ASYNC );
	if ( isToStop_ ) return;
      } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
      
      // } // if ( (*crate)->IsAlive() )
      
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_14 (parallel) starting" ); }
}

void emu::step::Test::enable_14(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_14 (parallel) starting" ); }

  uint64_t delays_per_run      = parameters_["delays_per_run"];
  uint64_t delay_first         = parameters_["delay_first"];
  uint64_t delay_step          = parameters_["delay_step"];
  uint64_t events_per_delay    = parameters_["events_per_delay"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //

  bsem_.take();
  nEvents_ = crates.size() * delays_per_run * events_per_delay;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    // if ( (*crate)->IsAlive() ){
      // cout << "Crate " << crate-crates.begin() << " : " << (*crate)->GetLabel() << endl << flush;

      vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();

      for ( uint64_t iDelay = 0; iDelay < delays_per_run; ++iDelay ){
	uint64_t delay = delay_first + iDelay * delay_step;
	// cout << "    Delay " << iDelay << ": " << delay << endl << flush;
	
	for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
	  for ( int64_t c = 0; c <= (*tmb)->alctController()->MaximumUserIndex(); c++ ){
	    (*tmb)->alctController()->SetAsicDelay(c, delay);
	  }	  
	  (*tmb)->alctController()->WriteAsicDelaysAndPatterns();
	} // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )

	(*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
	
	for ( uint64_t iPulse = 1; iPulse <= events_per_delay; ++iPulse ){
	  (*crate)->ccb()->GenerateAlctAdbASync();
	  usleep( 1000 + 1000*msec_between_pulses );
	  progress_.increment();
	  if (iPulse % 100 == 0) {
	    if ( pLogger_ ){
	      stringstream ss;
	      ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
		 << ", delay " << iDelay+1 << "/" << delays_per_run
		 << ", pulses " << iPulse << "/" << events_per_delay << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
	      LOG4CPLUS_INFO( *pLogger_, ss.str() );
	    }
	  }
	  if ( isToStop_ ) return;
	} // for (iPulse = 1; iPulse <= events_per_delay; ++iPulse)
	
	(*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
	
      } // for ( uint64_t iDelay = 0; iDelay < tpamps_per_run; ++iDelay )
      
      // } // if ( (*crate)->IsAlive() )
      
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_14 (parallel) starting" ); }
}


void emu::step::Test::configure_15(){ // OK
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_15 (parallel) starting" ); }

  // If ext_trig_delay is increased, tmb_l1a_delay should be decreased by the same amount
  // For ODMB, a different external trigger delay may be needed
  uint64_t ext_trig_delay      = ( parameters_.find( "ext_trig_delay"      ) == parameters_.end() ? 0 : parameters_[ "ext_trig_delay"      ] );
  uint64_t ext_trig_delay_odmb = ( parameters_.find( "ext_trig_delay_odmb" ) == parameters_.end() ? 0 : parameters_[ "ext_trig_delay_odmb" ] );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    // if ( (*crate)->IsAlive() ){
    // cout << "Crate " << crate-crates.begin() << " : " << (*crate)->GetLabel() << endl << flush;

      vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
 	(*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)      
	usleep(10000);
	setAllDCFEBsPipelineDepth( *dmb );
      }

      hardResetOTMBs( *crate );

      configureODMB( *crate ); 
      usleep(1000);
      (*crate)->ccb()->l1aReset();
      usleep(1000);
      resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

      // Configure DCFEB.
      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

	if( (*dmb)->GetHardwareVersion() == 2 ){
	  int slot_number  = (*dmb)->slot();
          // the arguments for vme_controller //
	  char rcv[2];
	  unsigned int addr;
	  unsigned short int data;
	  int irdwr;
	  // kill alct/tmb
	  // all cfebs active	 
	  irdwr = 3;
	  addr = (0x00401c)| slot_number<<19;	
	  data = kill_ALCT | kill_TMB;			
	  (*crate)->vmeController()->vme_controller(irdwr,addr,&data,rcv);
	  // set ODMB to PEDESTAL mode
	  irdwr = 3;
	  addr = (0x003000)| slot_number<<19;
	  data = 0x2000;
	  (*crate)->vmeController()->vme_controller(irdwr,addr,&data,rcv);
	} // if( (*dmb)->GetHardwareVersion() == 2 )
	sleep(1);

	if ( isToStop_ ) return;
      } 

      (*crate)->ccb()->EnableL1aFromVme(); // enable L1A and clct_pretrig from VME command, disable all other trigger sources

      // Take the hardware version of the first DMB, assuming ODMB and copper DMB are never tested simulatenously!!!
      uint64_t extTrigDelay = ( (*crate)->daqmbs().at(0)->GetHardwareVersion() == 2 ? ext_trig_delay_odmb : ext_trig_delay );
      (*crate)->ccb()->SetExtTrigDelay( extTrigDelay ); // Delay of ALCT and CLCT external triggers before distribution to backplane      
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "ext_trig_delay set to " << extTrigDelay ); }

      vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();
      for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
	// cout << "  TMB " << tmb-tmbs.begin() << " in slot " << (*tmb)->slot() << endl << flush;
	(*tmb)->EnableClctExtTrig();
      } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
      
    // } // if ( (*crate)->IsAlive() )

      if ( isToStop_ ) return;
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_15 (parallel) ending" ); }
}

void emu::step::Test::enable_15(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_15 (parallel) starting" ); }

  uint64_t events_total        = parameters_["events_total"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count triggers to deliver
  //

  bsem_.take();
  nEvents_ = crates.size() * events_total;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver triggers
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    // if ( (*crate)->IsAlive() ){
    // cout << "Crate " << crate-crates.begin() << " : " << (*crate)->GetLabel() << endl << flush;

      (*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
	
      (*crate)->ccb()->bc0(); 

      for ( uint64_t iTrigger = 1; iTrigger <= events_total; ++iTrigger ){
	(*crate)->ccb()->GenerateL1A();// generate L1A and pretriggers
	usleep( 10 + 1000*msec_between_pulses );
	progress_.increment();
	if ( iTrigger % 100 == 0 ){
	  if ( pLogger_ ){
	    stringstream ss;
	    ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
	       << ", triggers " << iTrigger << "/" << events_total << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
	    LOG4CPLUS_INFO( *pLogger_, ss.str() );
	  }
	}
//	// Find the time between the DMB's receiving CLCT pretrigger and L1A:
// 	for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
// 	  PrintDmbValuesAndScopes( *tmb, (*crate)->GetChamber( *tmb )->GetDMB(), (*crate)->ccb(), (*crate)->mpc() );
// 	} // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
	if ( isToStop_ ) return;
      } // for (iTrigger = 1; iTrigger <= events_total; ++iTrigger)
      
      (*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
      
    // } // if ( (*crate)->IsAlive() )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_15 (parallel) ending" ); }
}


void emu::step::Test::configure_16(){
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_16 (parallel) starting" ); 
  }
  uint64_t alct_test_pulse_amp = parameters_["alct_test_pulse_amp"];
  // If ext_trig_delay is increased, tmb_l1a_delay should be decreased by the same amount
  // For ODMB, a different external trigger delay may be needed
  uint64_t ext_trig_delay      = ( parameters_.find( "ext_trig_delay"      ) == parameters_.end() ? 20 : parameters_[ "ext_trig_delay"      ] );
  uint64_t ext_trig_delay_odmb = ( parameters_.find( "ext_trig_delay_odmb" ) == parameters_.end() ? 20 : parameters_[ "ext_trig_delay_odmb" ] );
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  // Set pipeline depth for each DCFEB (HardwareVersion==2)
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      (*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)      
      usleep(10000);
      setAllDCFEBsPipelineDepth( *dmb );
    }
    
    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      
      if( (*dmb)->GetHardwareVersion() == 2 ){
	int slot_number  = (*dmb)->slot();
	// the arguments for vme_controller //
	char rcv[2];
	unsigned int addr;
	unsigned short int data;
	int irdwr;
	// kill alct/tmb
	// all cfebs active	 
	irdwr = 3;
	addr = (0x00401c)| slot_number<<19;	
	data = kill_ALCT | kill_TMB;			
	(*crate)->vmeController()->vme_controller(irdwr,addr,&data,rcv);
	// set ODMB to PEDESTAL mode
	irdwr = 3;
	addr = (0x003000)| slot_number<<19;
	data = 0x2000;
	(*crate)->vmeController()->vme_controller(irdwr,addr,&data,rcv);
      } // if( (*dmb)->GetHardwareVersion() == 2 )
      sleep(1);
      
    }

    (*crate)->ccb()->EnableL1aFromSyncAdb();

    // Take the hardware version of the first DMB, assuming ODMB and copper DMB are never tested simulatenously!!!
    uint64_t extTrigDelay = ( (*crate)->daqmbs().at(0)->GetHardwareVersion() == 2 ? ext_trig_delay_odmb : ext_trig_delay );
    (*crate)->ccb()->SetExtTrigDelay( extTrigDelay ); // Delay of ALCT and CLCT external triggers before distribution to backplane      
    if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "ext_trig_delay set to " << extTrigDelay ); }
    
    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();

    for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){

      //cout << "  TMB " << tmb-tmbs.begin() << " in slot " << (*tmb)->slot() << endl << flush;
      emu::pc::ALCTController* alct = (*tmb)->alctController();
      uint64_t afebGroupMask = 0x7f; // AFEB mask - pulse all of them
      alct->SetUpPulsing( alct_test_pulse_amp, PULSE_AFEBS, afebGroupMask, ADB_SYNC );
      
      (*tmb)->EnableClctExtTrig();
      
      alct->SetInvertPulse_(ON);    
      alct->FillTriggerRegister_();
      alct->WriteTriggerRegister_();
    } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_16 (parallel) ending" ); 
  }

}

void emu::step::Test::enable_16(){
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_16 (parallel) starting" ); 
  }

  const uint64_t nLayerPairs = 3; // Pairs of layers to scan, never changes. (Scans 2 layers at a time.)
  uint64_t events_per_layer    = parameters_["events_per_layer"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];  
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //
  
  bsem_.take();
  nEvents_ = crates.size() * nLayerPairs * events_per_layer;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();
  
  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    (*crate)->ccb()->bc0(); 

    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();

    for ( uint64_t iLayerPair = 0; iLayerPair < nLayerPairs; ++iLayerPair ){ // layer loop

      //cout << "    Layers " << iLayerPair*2+1 << " and  " << iLayerPair*2+2 << endl << flush;
      
      for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){

        emu::pc::ALCTController* alct = (*tmb)->alctController();
        // reprogram standby register to enable 2 layers at a time
        const int standby_fmask[nLayerPairs] = {066, 055, 033}; // in binary => 110110, 101101, 011011

	const int NUMBER_OF_CHIPS_PER_GROUP = 6;
	int n_lct_chip = (alct->MaximumUserIndex()+1) / NUMBER_OF_CHIPS_PER_GROUP;
	// ME4/2: alct->MaximumUserIndex() = 23 ==> max_lct_chip = 4
	// ME1/1: alct->MaximumUserIndex() = 17 ==> max_lct_chip = 3

        for (int lct_chip = 0; lct_chip < n_lct_chip; lct_chip++){

	  int astandby = standby_fmask[iLayerPair];
	  if ( pLogger_ ){
            LOG4CPLUS_INFO( *pLogger_, "Setting standby " << lct_chip << " to 0x" << hex << astandby << dec );
          }

	  for (int afeb = 0; afeb < NUMBER_OF_CHIPS_PER_GROUP; afeb++){
            //cout << "alct->SetStandbyRegister_(" << lct_chip*NUMBER_OF_CHIPS_PER_GROUP + afeb << ", " << int((astandby >> afeb) & 1) << ");" << endl;
            alct->SetStandbyRegister_(lct_chip*NUMBER_OF_CHIPS_PER_GROUP + afeb, (astandby >> afeb) & 1);
          }

        }
        alct->WriteStandbyRegister_();
      } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
      
      (*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
      
      for ( uint64_t iPulse = 1; iPulse <=events_per_layer; ++iPulse ){
        (*crate)->ccb()->GenerateAlctAdbSync();
        usleep( 10 + 1000*msec_between_pulses );
	progress_.increment();
        if (iPulse % 100 == 0){
	  if ( pLogger_ ){
            stringstream ss;
            ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
               << ", layer pairs " << iLayerPair+1 << "/" << nLayerPairs
               << ", pulses " << iPulse << "/" << events_per_layer << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
            LOG4CPLUS_INFO( *pLogger_, ss.str() );
          }
	}
        // 	// Find the time between the DMB's receiving CLCT pretrigger and L1A:
        // 	for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
        // 	  PrintDmbValuesAndScopes( *tmb, (*crate)->GetChamber( *tmb )->GetDMB(), (*crate)->ccb(), (*crate)->mpc() );
        // 	} // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
        if ( isToStop_ ) {
	  return;
	}
      } // for (iPulse = 1; iPulse <= events_per_layer; ++iPulse)
      
      (*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
      
    } // for ( uint64_t iLayerPair = 0; iLayerPair < nLayerPairs; ++iLayerPair )
    
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  
  if ( pLogger_ ){ 
    LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_16 (parallel) ending" ); 
  }
}

void emu::step::Test::configure_17(){ // OK
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_17 (parallel) starting" ); }

  // If ext_trig_delay is increased, tmb_l1a_delay should be decreased by the same amount
  // For ODMB, a different external trigger delay may be needed
  uint64_t ext_trig_delay      = ( parameters_.find( "ext_trig_delay"      ) == parameters_.end() ? 17 : parameters_[ "ext_trig_delay"      ] );
  uint64_t ext_trig_delay_odmb = ( parameters_.find( "ext_trig_delay_odmb" ) == parameters_.end() ? 23 : parameters_[ "ext_trig_delay_odmb" ] );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      setAllDCFEBsPipelineDepth( *dmb );
    }
    
    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    (*crate)->ccb()->EnableL1aFromDmbCfebCalibX();

    // Take the hardware version of the first DMB, assuming ODMB and copper DMB are never tested simulatenously!!!
    uint64_t extTrigDelay = ( (*crate)->daqmbs().at(0)->GetHardwareVersion() == 2 ? ext_trig_delay_odmb : ext_trig_delay );
    (*crate)->ccb()->SetExtTrigDelay( extTrigDelay ); // Delay of ALCT and CLCT external triggers before distribution to backplane      
    if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "ext_trig_delay set to " << extTrigDelay ); }
    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

      emu::pc::TMB* tmb = (*crate)->GetChamber( *dmb )->GetTMB();
      if ( tmb == NULL ){
	if ( pLogger_ ){
	  stringstream ss;
	  ss << "DMB in slot " << (*dmb)->slot() << " of crate " << (*crate)->GetLabel() << " has no corresponding TMB.";
	  LOG4CPLUS_INFO( *pLogger_, ss.str() );
	}
      }
      else{
	tmb->DisableALCTInputs(); // Asserts alct_clear (blanking ALCT received data)
	tmb->DisableCLCTInputs(); // Sets all 5 CFEBs' bits in enableCLCTInputs to 0. TODO: 7 DCFEBs
	tmb->EnableClctExtTrig(); // Allow CLCT external triggers from CCB
      }

      setUpDMB( *dmb );

      setUpODMBPulsing( *dmb, ODMBCalibrationMode, ODMBInputKill_t( kill_ALCT | kill_TMB ) );
      
      if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
	float ComparatorThresholds = (*dmb)->GetCompThresh();
	(*dmb)->set_comp_thresh(ComparatorThresholds);
	usleep(100000);
      } 

    } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_17 (parallel) ending" ); }
}

void emu::step::Test::enable_17(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_17 (parallel) starting" ); }

  uint64_t events_per_delay    = parameters_["events_per_delay"];
  uint64_t delays_per_strip    = parameters_["delays_per_strip"];
  uint64_t strips_per_run      = parameters_["strips_per_run"];
  uint64_t strip_first         = parameters_["strip_first"];
  uint64_t strip_step          = parameters_["strip_step"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //

  uint64_t nPulses = 0;
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    nPulses += strips_per_run * delays_per_strip * events_per_delay;
  }
  bsem_.take();
  nEvents_ = nPulses;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    (*crate)->ccb()->bc0(); 

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs(); // TODO: for ODAQMBs, too

    for ( uint64_t iStrip = 0; iStrip < strips_per_run; ++iStrip ){
      
      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

	(*dmb)->set_ext_chanx( iStrip * strip_step + strip_first - 1 ); // strips start from 1 in config file (is that important for analysis?)

	(*dmb)->buck_shift();
        usleep(100000); // buck shifting takes a lot more time for DCFEBs
	// (*dmb)->restoreCFEBIdle(); // need to restore DCFEB JTAG after a buckshift
	// (*crate)->ccb()->l1aReset();
	// if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "Resync after buck shift" ); }

	if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
          usleep(100000); // buck shifting takes a lot more time for DCFEBs (should check this)
          (*crate)->ccb()->bc0(); // needed after DCFEB buck shifting?
	  usleep(100000);
        }

	if( (*dmb)->GetHardwareVersion() < 2 ) (*dmb)->settrgsrc(0); // disable DMB's own trigger, LCT

      } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )

      for ( uint64_t iDelay = 0; iDelay < delays_per_strip; ++iDelay ){

	uint64_t msWaitAfterPulse = 1; // for analog CFEBs; if any CFEB is digital, it will be set to a much larger value

	uint64_t timesetting = iDelay%10 + 5;
	for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

	  if      ( (*dmb)->GetHardwareVersion()  < 2 ){
	    (*dmb)->set_cal_tim_pulse( timesetting ); // Change pulse delay on DMB FPGA
	  }
	  else if ( (*dmb)->GetHardwareVersion() == 2 ){
	    int slot_number  = (*dmb)->slot();
	    char rcv[2];
	    unsigned int addr;
	    unsigned short int data = timesetting;
	    int irdwr;
	    // set ODMB EXT_DLY
	    irdwr = 3;
	    addr = (0x004014)| slot_number<<19;
	    (*crate)->vmeController()->vme_controller(irdwr,addr,&data,rcv);
	    // (*crate)->ccb()->l1aReset();
	    // if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "Resync after setting ODMB EXT_DLY" ); }
	  }

	  if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
	    usleep(500000);
	    msWaitAfterPulse = 10; // pulsing takes a lot more time for DCFEBs...
	  }
	} // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
	log4cplus::helpers::sleepmillis(400);

	(*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it

	for ( uint64_t iPulse = 1; iPulse <= events_per_delay; ++iPulse ){
	  // Dmb_cfeb_calibrate0 14 CFEB Calibrate Pre-Amp Gain
	  // Dmb_cfeb_calibrate1 15 CFEB Trigger Pattern Calibration
	  // Dmb_cfeb_calibrate2 16 CFEB Pedestal Calibration
	  (*crate)->ccb()->GenerateDmbCfebCalib0(); // pulse
	  log4cplus::helpers::sleepmillis( msWaitAfterPulse  + msec_between_pulses );
	  progress_.increment();
	  if (iPulse % events_per_delay == 0) {
	    if ( pLogger_ ){
	      stringstream ss;
	      ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
		 << ", strip " << iStrip+1 << "/" << strips_per_run
		 << ", delay " << iDelay+1 << "/" << delays_per_strip
		 << ", pulses " << iPulse << "/" << events_per_delay << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
	      LOG4CPLUS_INFO( *pLogger_, ss.str() );
	    }
	  }
// 	  // Find the time between the DMB's receiving CLCT pretrigger and L1A:
// 	  for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
// 	    PrintDmbValuesAndScopes( (*crate)->GetChamber( *dmb )->GetTMB(), *dmb, (*crate)->ccb(), (*crate)->mpc() );
// 	  } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
	  if ( isToStop_ ) return;
	} // for (iPulse = 1; iPulse <= events_per_delay; ++iPulse)
	  
	(*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
	  
      } // for ( uint64_t iDelay = 0; iDelay < delays_per_strip; ++iDelay )
	
    } // for ( uint64_t iStrip = 0; iStrip < strips_per_run; ++iStrip ){

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_17 (parallel) ending" ); }
}

void emu::step::Test::configure_17b(){ // OK
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_17b (parallel) starting" ); }

  // If ext_trig_delay is increased, tmb_l1a_delay should be decreased by the same amount
  // For ODMB, a different external trigger delay may be needed
  uint64_t ext_trig_delay      = ( parameters_.find( "ext_trig_delay"      ) == parameters_.end() ? 17 : parameters_[ "ext_trig_delay"      ] );
  uint64_t ext_trig_delay_odmb = ( parameters_.find( "ext_trig_delay_odmb" ) == parameters_.end() ? 23 : parameters_[ "ext_trig_delay_odmb" ] );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      setAllDCFEBsPipelineDepth( *dmb );
    }
    
    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    (*crate)->ccb()->EnableL1aFromDmbCfebCalibX();

    // Take the hardware version of the first DMB, assuming ODMB and copper DMB are never tested simulatenously!!!
    uint64_t extTrigDelay = ( (*crate)->daqmbs().at(0)->GetHardwareVersion() == 2 ? ext_trig_delay_odmb : ext_trig_delay );
    (*crate)->ccb()->SetExtTrigDelay( extTrigDelay ); // Delay of ALCT and CLCT external triggers before distribution to backplane      
    if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "ext_trig_delay set to " << extTrigDelay ); }

    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

      emu::pc::TMB* tmb = (*crate)->GetChamber( *dmb )->GetTMB();
      if ( tmb == NULL ){
	if ( pLogger_ ){
	  stringstream ss;
	  ss << "DMB in slot " << (*dmb)->slot() << " of crate " << (*crate)->GetLabel() << " has no corresponding TMB.";
	  LOG4CPLUS_WARN( *pLogger_, ss.str() );
	}
      }
      else{
	tmb->DisableALCTInputs(); // Asserts alct_clear (blanking ALCT received data)
	tmb->DisableCLCTInputs(); // Sets all 5 CFEBs' bits in enableCLCTInputs to 0. TODO: 7 DCFEBs
	tmb->EnableClctExtTrig(); // Allow CLCT external triggers from CCB
      }

      setUpDMB( *dmb );

      setUpODMBPulsing( *dmb, emu::step::ODMBPedestalMode, kill_ALCT );
      
      if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
	float ComparatorThresholds = (*dmb)->GetCompThresh();
	(*dmb)->set_comp_thresh(ComparatorThresholds);
	usleep(100000);
      } 
      
    } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
    
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_17b (parallel) ending" ); }
}

void emu::step::Test::enable_17b(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_17b (parallel) starting" ); }

  uint64_t events_per_pulsedac = parameters_["events_per_pulsedac"];
  uint64_t pulse_dac_settings  = parameters_["pulse_dac_settings"];
  uint64_t dac_first_mV        = parameters_["dac_first_mV"];
  uint64_t dac_step_mV         = parameters_["dac_step_mV"];
  uint64_t strips_per_run      = parameters_["strips_per_run"];
  uint64_t strip_first         = parameters_["strip_first"];
  uint64_t strip_step          = parameters_["strip_step"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //

  uint64_t nPulses = 0;
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    nPulses += strips_per_run * pulse_dac_settings * events_per_pulsedac;
  }
  bsem_.take();
  nEvents_ = nPulses;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    (*crate)->ccb()->bc0();

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();

    for ( uint64_t iStrip = 0; iStrip < strips_per_run; ++iStrip ){

      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

	(*dmb)->set_ext_chanx( iStrip * strip_step + strip_first - 1 ); // strips start from 1 in config file (is that important for analysis?)

	(*dmb)->buck_shift();
        usleep(100000); // buck shifting takes a lot more time for DCFEBs

	if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
          usleep(100000); // buck shifting takes a lot more time for DCFEBs (should check this)
          (*crate)->ccb()->bc0(); // needed after DCFEB buck shifting?
	  usleep(100000);
        }

	if( (*dmb)->GetHardwareVersion() < 2 ) (*dmb)->settrgsrc(0); // disable DMB's own trigger, LCT

      } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )

      for ( uint64_t iDACSetting = 0; iDACSetting < pulse_dac_settings; ++iDACSetting ){
	
	double dac = ( dac_first_mV + dac_step_mV * iDACSetting ) / 1000.; // mV --> V
	
	uint64_t usWaitAfterPulse = 10; // for analog CFEBs; if any CFEB is digital, it will be set to a much larger value
	for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
	  (*dmb)->set_cal_dac( 0, dac );
	  
 	  if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
 	    usleep(100000); // setting the dac lot more time for DCFEBs... (this should be checked again)
 	  }
	  
	} // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
	usleep( 100 );

	(*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
    
	for ( uint64_t iPulse = 1; iPulse <= events_per_pulsedac; ++iPulse ){
	  // Dmb_cfeb_calibrate0 14 CFEB Calibrate Pre-Amp Gain
	  // Dmb_cfeb_calibrate1 15 CFEB Trigger Pattern Calibration
	  // Dmb_cfeb_calibrate2 16 CFEB Pedestal Calibration
	  (*crate)->ccb()->GenerateDmbCfebCalib0(); // pulse
	  usleep( usWaitAfterPulse + 1000*msec_between_pulses );
	  progress_.increment();
	  if (iPulse % events_per_pulsedac == 0) {
	    if ( pLogger_ ){
	      stringstream ss;
	      ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
		 << ", strip " << iStrip+1 << "/" << strips_per_run
		 << ", DAC setting " << iDACSetting+1 << "/" << pulse_dac_settings
		 << ", pulses " << iPulse << "/" << events_per_pulsedac << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
	      LOG4CPLUS_INFO( *pLogger_, ss.str() );
	    }
	  }
// 	  // Find the time between the DMB's receiving CLCT pretrigger and L1A:
// 	  for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
// 	    PrintDmbValuesAndScopes( (*crate)->GetChamber( *dmb )->GetTMB(), *dmb, (*crate)->ccb(), (*crate)->mpc() );
// 	  } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
	  if ( isToStop_ ) return;
	} // for ( uint64_t iPulse = 1; iPulse <= events_per_pulsedac; ++iPulse )

	(*crate)->ccb()->RedirectOutput (&cout); // get back ccb output

      } // for ( uint64_t iDACSetting = 0; iDACSetting < pulse_dac_settings; ++iDACSetting )

    } // for ( uint64_t iStrip = 0; iStrip < strips_per_run; ++iStrip )
      
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_17b (parallel) ending" ); }
}

void emu::step::Test::configure_18(){
}

void emu::step::Test::enable_18(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_18 starting" ); }

  // Test of undefined duration, progress should be monitored in local DAQ.
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    (*crate)->ccb()->EnableL1aFromTmbL1aReq(); // TODO: via XML params?
  }

  // Let's stay here until we're told to stop. Only then should we go on to disable trigger.
  while( true ){
    if ( isToStop_ ) return;
    sleep( 1 );
  }
}


void emu::step::Test::configure_19(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_19 (parallel) starting" ); }
  
  // If ext_trig_delay is increased, tmb_l1a_delay should be decreased by the same amount
  // For ODMB, a different external trigger delay may be needed
  uint64_t ext_trig_delay      = ( parameters_.find( "ext_trig_delay"      ) == parameters_.end() ? 19 : parameters_[ "ext_trig_delay"      ] );
  uint64_t ext_trig_delay_odmb = ( parameters_.find( "ext_trig_delay_odmb" ) == parameters_.end() ? 23 : parameters_[ "ext_trig_delay_odmb" ] );
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      setAllDCFEBsPipelineDepth( *dmb );
    }
    
    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    // CCB::EnableL1aFromDmbCfebCalibX sets these:
    // | bit | value | meaning                                                                                                     |
    // |-----+-------+-------------------------------------------------------------------------------------------------------------|
    // |   0 |     1 | CCB in VME FPGA mode                                                                                        |
    // |   1 |     0 | -                                                                                                           |
    // |   2 |     0 | -                                                                                                           |
    // |   3 |     1 | Mask L1ACC source from TTCrx: disabled                                                                      |
    // |     |       |                                                                                                             |
    // |   4 |     1 | Mask L1ACC from VME command: disabled                                                                       |
    // |   5 |     1 | Mask L1ACC from TMB_L1A_REQ backplane line: disabled                                                        |
    // |   6 |     1 | Mask L1ACC from TMB_L1A_REL backplane line: disabled                                                        |
    // |   7 |     1 | Mask L1ACC from the front panel: disabled                                                                   |
    // |     |       |                                                                                                             |
    // |   8 |     0 | Disable all inputs from the front panel                                                                     |
    // |   9 |     1 | Mask generation of delayed ALCT_external_trigger signal from any L1A source: disabled                       |
    // |  10 |     0 | Mask generation of delayed CLCT_external_trigger signal from any L1A source: enabled                        |
    // |  11 |     1 | Mask generation of delayed Pretriggers and delayed L1ACC from any of ALCT_adb_sync_pulse sources: disabled  |
    // |     |       |                                                                                                             |
    // |  12 |     1 | Mask generation of delayed Pretriggers and delayed L1ACC from any of ALCT_adb_async_pulse sources: disabled |
    // |  13 |     0 | L1ACC and Pretriggers are enabled unconditionally                                                           |
    // |  14 |     0 | Tmb_l1A_Release signal from custom backplane: enabled                                                       |
    // |  15 |     0 | Dmb_l1A_Release signal from custom backplane: enabled                                                       |
    (*crate)->ccb()->EnableL1aFromDmbCfebCalibX();

    // Take the hardware version of the first DMB, assuming ODMB and copper DMB are never tested simulatenously!!!
    uint64_t extTrigDelay = ( (*crate)->daqmbs().at(0)->GetHardwareVersion() == 2 ? ext_trig_delay_odmb : ext_trig_delay );
    (*crate)->ccb()->SetExtTrigDelay( extTrigDelay ); // Delay of ALCT and CLCT external triggers before distribution to backplane      
    if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "ext_trig_delay set to " << extTrigDelay ); }

    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      emu::pc::TMB* tmb = (*crate)->GetChamber( *dmb )->GetTMB();

      if (tmb) {
        tmb->EnableClctExtTrig(); // Allow CLCT external triggers from CCB
      }

      setUpODMBPulsing( *dmb, emu::step::ODMBPedestalMode, kill_ALCT );

    } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
    
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_19 (parallel) ending" ); }
}

void emu::step::Test::enable_19(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_19 (parallel) starting" ); }

  uint64_t events_per_thresh    = parameters_["events_per_thresh"];
  uint64_t threshs_per_tpamp    = parameters_["threshs_per_tpamp"];
  //uint64_t thresh_first         = parameters_["thresh_first"];
  uint64_t thresh_step          = parameters_["thresh_step"];
  uint64_t dmb_tpamps_per_strip = parameters_["dmb_tpamps_per_strip"];
  uint64_t dmb_tpamp_first      = parameters_["dmb_tpamp_first"];
  uint64_t dmb_tpamp_step       = parameters_["dmb_tpamp_step"];
  uint64_t scale_turnoff        = parameters_["scale_turnoff"];
  uint64_t scale_turnoff_dcfeb  = parameters_["scale_turnoff_dcfeb"];
  uint64_t range_turnoff        = parameters_["range_turnoff"];
  uint64_t strips_per_run       = parameters_["strips_per_run"];
  uint64_t strip_first          = parameters_["strip_first"];
  uint64_t strip_step           = parameters_["strip_step"];
  uint64_t msec_between_pulses  = parameters_["msec_between_pulses"];
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //

  bsem_.take();
  nEvents_ = crates.size() * events_per_thresh * threshs_per_tpamp * dmb_tpamps_per_strip * strips_per_run;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    (*crate)->ccb()->bc0();

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();

    for ( uint64_t iStrip = 0; iStrip < strips_per_run; ++iStrip ){

      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

        (*dmb)->set_ext_chanx( iStrip * strip_step + strip_first - 1 ); // strips start from 1 in config file (is that important for analysis?

        (*dmb)->buck_shift();
        usleep(100000); // buck shifting takes a lot more time for DCFEBs

	// (*dmb)->restoreCFEBIdle(); // need to restore DCFEB JTAG after a buckshift

	if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
          usleep(100000); // buck shifting takes a lot more time for DCFEBs (should check this)
          (*crate)->ccb()->bc0(); // needed after DCFEB buck shifting?
	  usleep(100000);
        }

        if( (*dmb)->GetHardwareVersion() < 2 ) (*dmb)->settrgsrc(0); // disable DMB's own trigger, LCT	

      } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
      
      for ( uint64_t iAmp = 0; iAmp < dmb_tpamps_per_strip; ++iAmp ){
	
	// Why do we make vector with an entry for each DMB?  Aren't they all the same anyway?
	vector<uint64_t> first_thresholds; // the first threshold for each DMB
	for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
	  float dac = iAmp * dmb_tpamp_step + dmb_tpamp_first;
 	  (*dmb)->set_dac( 0, dac * 5. / 4095. ); // DAQMB::set_dac( voltage of calib1 DAC, voltage of calib0 DAC )
	  
 	  if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
 	    usleep(100000); // setting the dac lot more time for DCFEBs... (this should be checked again)
 	  }
	  
	  // calculate first thresholds based on current dac value
	  if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){
	    first_thresholds.push_back( max( int64_t( 0 ), (int64_t)(dac * scale_turnoff_dcfeb / 16 - range_turnoff) ) );
	  }else{
	    first_thresholds.push_back( max( int64_t( 0 ), (int64_t)(dac * scale_turnoff / 16 - range_turnoff) ) );
	  }
	} // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
	
	
	for ( uint64_t iThreshold = 0; iThreshold < threshs_per_tpamp; ++iThreshold ){
	  
	  uint64_t usWaitAfterPulse = 10; // for analog CFEBs; if any CFEB is digital, it will be set to a much larger value
	  vector<uint64_t>::const_iterator first_threshold = first_thresholds.begin();
	  for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

	    // set cfeb thresholds (for the entire test)
	    float threshold = (float)( iThreshold * thresh_step + *first_threshold ) / 1000.;
	    (*dmb)->set_comp_thresh( threshold );

 	    if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
 	      //usleep(500000); // set_comp_thresh takes a lot more time for DCFEBs...
	      usleep(1000); // set_comp_thresh takes more time for DCFEBs...
 	      //usWaitAfterPulse = 10000; // pulsing takes a lot more time for DCFEBs... (why not just change msec_between_pulses?)
 	    }

	    ++first_threshold;
	  } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
	  
	  (*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
	  
	  for ( uint64_t iPulse = 1; iPulse <= events_per_thresh; ++iPulse ){
	    // Dmb_cfeb_calibrate0 14 CFEB Calibrate Pre-Amp Gain
	    // Dmb_cfeb_calibrate1 15 CFEB Trigger Pattern Calibration
	    // Dmb_cfeb_calibrate2 16 CFEB Pedestal Calibration
	    (*crate)->ccb()->GenerateDmbCfebCalib0(); // Generate DMB_cfeb_calibrate[0] 25 ns pulse
	    usleep( usWaitAfterPulse + 1000*msec_between_pulses );
	    progress_.increment();
	    if (iPulse % events_per_thresh == 0) {
	      if ( pLogger_ ){
		stringstream ss;
		ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
		   << ", strip " << iStrip+1 << "/" << strips_per_run
		   << ", amplitude " << iAmp+1 << "/" << dmb_tpamps_per_strip
		   << ", threshold " << iThreshold+1 << "/" << threshs_per_tpamp
		   << ", pulses " << iPulse << "/" << events_per_thresh << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
		LOG4CPLUS_INFO( *pLogger_, ss.str() );
	      }
	    }
	    // Find the time between the DMB's receiving CLCT pretrigger and L1A:
	    // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
	    //   PrintDmbValuesAndScopes( (*crate)->GetChamber( *dmb )->GetTMB(), *dmb, (*crate)->ccb(), (*crate)->mpc() );
	    // } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )

	    if ( isToStop_ ) return;
	    
	    (*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
	    
	  } // for ( uint64_t iPulse = 1; iPulse <= events_per_thresh; ++iPulse )
	  
	} // for ( uint64_t iThreshold = 0; iThreshold < threshs_per_tpamp; ++iThreshold )
	
      } // for ( uint64_t iAmp = 0; iAmp < dmb_tpamps_per_strip; ++iAmp )
      
    } // for ( uint64_t iStrip = 0; iStrip < strips_per_run; ++iStrip )
    
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_19 (parallel) ending" ); }
}

void emu::step::Test::configure_21(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_21 (parallel) starting" ); }

  uint64_t dmb_test_pulse_amp  = parameters_["dmb_test_pulse_amp"];
  uint64_t cfeb_threshold      = parameters_["cfeb_threshold"];
  // If ext_trig_delay is increased, tmb_l1a_delay should be decreased by the same amount
  // For ODMB, a different external trigger delay may be needed
  uint64_t ext_trig_delay      = ( parameters_.find( "ext_trig_delay"      ) == parameters_.end() ? 17 : parameters_[ "ext_trig_delay"      ] );
  uint64_t ext_trig_delay_odmb = ( parameters_.find( "ext_trig_delay_odmb" ) == parameters_.end() ? 23 : parameters_[ "ext_trig_delay_odmb" ] );

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      setAllDCFEBsPipelineDepth( *dmb );
    }
    
    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    (*crate)->ccb()->EnableL1aFromDmbCfebCalibX();

    // Take the hardware version of the first DMB, assuming ODMB and copper DMB are never tested simulatenously!!!
    uint64_t extTrigDelay = ( (*crate)->daqmbs().at(0)->GetHardwareVersion() == 2 ? ext_trig_delay_odmb : ext_trig_delay );
    (*crate)->ccb()->SetExtTrigDelay( extTrigDelay ); // Delay of ALCT and CLCT external triggers before distribution to backplane      
    if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "ext_trig_delay set to " << extTrigDelay ); }

    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){

      setUpODMBPulsing( *dmb, emu::step::ODMBPedestalMode, kill_ALCT );

      (*dmb)->set_dac( (float)dmb_test_pulse_amp * 5. / 4095., 0 ); // set inject amplitude - first parameter (same for the entire test)
      (*dmb)->set_comp_thresh( (float)cfeb_threshold / 1000. ); // set cfeb thresholds (for the entire test)

      if( (*dmb)->GetHardwareVersion() < 2 ) (*dmb)->settrgsrc(0); // disable DMB's own trigger, LCT

      emu::pc::TMB* tmb = (*crate)->GetChamber( *dmb )->GetTMB();
      if (tmb) {
        tmb->EnableClctExtTrig();
      }
    } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_21 (parallel) ending" ); }
}

void emu::step::Test::enable_21(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_21 (parallel) starting" ); }
  uint64_t events_per_hstrip   = parameters_["events_per_hstrip"];
  uint64_t hstrips_per_run     = parameters_["hstrips_per_run"];
  uint64_t hstrip_first        = parameters_["hstrip_first"];
  uint64_t hstrip_step         = parameters_["hstrip_step"];
  uint64_t msec_between_pulses = parameters_["msec_between_pulses"];
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  ostream noBuffer( NULL );

  //
  // Count pulses to deliver
  //

  bsem_.take();
  nEvents_ = crates.size() * events_per_hstrip * hstrips_per_run;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  //
  // Deliver pulses
  //

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    (*crate)->ccb()->bc0();

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();

    for ( uint64_t iHalfStrip = 0; iHalfStrip < hstrips_per_run; ++iHalfStrip ){
      
      int64_t halfStrip = iHalfStrip * hstrip_step + hstrip_first - 1;
      
      for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
        (*dmb)->trighalfx( halfStrip );

        if ( (*dmb)->cfebs().at( 0 ).GetHardwareVersion() == 2 ){ // All CFEBs should have the same HW version; get it from the first.
          usleep(100000); // buck shifting takes a lot more time for DCFEBs (should check this)
          (*crate)->ccb()->bc0(); // may not need this (should check)
          usleep(100000);
        }
        
      } // for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb )
      
      
      (*crate)->ccb()->RedirectOutput( &noBuffer ); // ccb prints a line on each test pulse - waste it
      
      for ( uint64_t iPulse = 1; iPulse <= events_per_hstrip; ++iPulse ){
        (*crate)->ccb()->GenerateDmbCfebCalib1(); // pulse
        usleep( 10 + 1000*msec_between_pulses );
	progress_.increment();
        if (iPulse % 100 == 0) {
          if ( pLogger_ ){
            stringstream ss;
            ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
               << ", half strip " << iHalfStrip+1 << "/" << hstrips_per_run << " (" << halfStrip << ")"
               << ", pulses " << iPulse  << "/" << events_per_hstrip << " (" << progress_.getCurrent() << " of " << nEvents_ << " in total)";
            LOG4CPLUS_INFO( *pLogger_, ss.str() );
          }
        }
        // 	// Find the time between the DMB's receiving CLCT pretrigger and L1A:
        // 	for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
        // 	  PrintDmbValuesAndScopes( (*crate)->GetChamber( *dmb )->GetTMB(), *dmb, (*crate)->ccb(), (*crate)->mpc() );
        // 	} // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
        if ( isToStop_ ) return;
        
        (*crate)->ccb()->RedirectOutput (&cout); // get back ccb output
        
      } // for ( uint64_t iPulse = 1; iPulse <= events_per_thresh; ++iPulse )
      
    } // for ( uint64_t iHalfStrip = 0; iHalfStrip < hstrips_per_run; ++iHalfStrip )
    
  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_21 (parallel) ending" ); }
}

void emu::step::Test::configure_25(){
  // TODO:
  // This can be run with one chamber per crate at a time while the other chambers in the crate must be disabled.
  // In principle, it could be run in parallel in different crates, but only if their data all go into different files...
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_25 (multichamber) starting" ); }

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    // Configure DCFEB.
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();    
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      (*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)      
      usleep(10000);
      setAllDCFEBsPipelineDepth( *dmb );      
    } 

    hardResetOTMBs( *crate );

    configureODMB( *crate ); 
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();

    // Loop over TMBs to test them one by one.
    for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
      
      // Disable ALCT trigger in all TMBs...
      for ( vector<emu::pc::TMB*>::iterator t = tmbs.begin(); t != tmbs.end(); ++t ){
	(*t)->SetAlctPatternTrigEnable( 0 ); // same as alct_pretrig_enable="0" in XML
	(*t)->SetTmbAllowAlct( 0 );          // same as alct_trig_enable="0" in XML
      } // for ( vector<emu::pc::TMB*>::iterator t = tmbs.begin(); t != tmbs.end(); ++t )
      // ...except for the one that's being tested:
      (*tmb)->SetAlctPatternTrigEnable( 1 ); // same as alct_pretrig_enable="1" in XML
      (*tmb)->SetTmbAllowAlct( 1 );          // same as alct_trig_enable="1" in XML

      emu::pc::ALCTController* alct = (*tmb)->alctController();
      alct->configure();
      usleep(100);
      
    } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_25 (multichamber) ending" ); }
}

void emu::step::Test::enable_25(){
  // TODO:
  // This can be run with one chamber per crate at a time while the other chambers in the crate must be disabled.
  // In principle, it could be run in parallel in different crates, but only if their data all go into different files...
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_25 (multichamber) starting" ); }

  uint64_t trig_settings       = parameters_["trig_settings"];

  ostream noBuffer( NULL );

  string dataDir( getDataDirName() ); 
  if ( dataDir.size() == 0 ){
    if ( pLogger_ ){ LOG4CPLUS_WARN( *pLogger_, "No data directory found on this host. Time stamp files for Test 25  will be saved in /tmp instead." ); }
    dataDir = "/tmp";
  }

  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  //
  // Count settings to apply
  //

  uint64_t nSettings = 0;
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    nSettings += trig_settings * (*crate)->tmbs().size();
  }
  progress_.setTotal( (int)nSettings );

  //
  // Apply settings
  //

  struct timeval start, end;

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    (*crate)->ccb()->startTrigger();
    usleep(10000);
    (*crate)->ccb()->bc0(); 
    usleep(10000);

    vector<emu::pc::TMB*> tmbs = (*crate)->tmbs();

    // Loop over TMBs to test them one by one.
    for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb ){
      
      emu::pc::ALCTController* alct = (*tmb)->alctController();

      stringstream timeStampFileName;
      timeStampFileName << "Test25"
			<< "_CrateId" << setfill('0') << setw(2) << (*crate)->CrateID()
			<< "_TMBslot" << setfill('0') << setw(2) << (*tmb)->slot()
			<< "_"        << setfill('0') << setw(8) << runNumber_
			<< "_"        << runStartTime_
			<< ".txt";
      ofstream timeStampFile;
      timeStampFile.open( ( dataDir + "/" + timeStampFileName.str() ).c_str() );
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "Opened " << dataDir << "/" << timeStampFileName.str() ); }
      timeStampFile << "#crate id :\t" << (*crate)->CrateID() << endl;
      timeStampFile << "#TMB slot :\t" << (*tmb)->slot() << endl;
      timeStampFile << "#chamber  :\t" << (*tmb)->getChamber()->GetLabel() << endl;
      timeStampFile << "#time [ms]\tevent counts" << endl;
      for ( uint64_t iTriggerSetting = 0; iTriggerSetting < trig_settings; ++iTriggerSetting ){
	
	if ( iTriggerSetting == 0 ){
	  alct->SetPretrigNumberOfLayers( 1 );
	}
	else{
	  alct->SetPretrigNumberOfLayers( 2 );
	}
	alct->SetPretrigNumberOfPattern( iTriggerSetting + 1 );
	alct->WriteConfigurationReg();
	
	log4cplus::helpers::sleepmillis( ( iTriggerSetting == 1 ? 50000 : 20000 ) );
	
	(*crate)->ccb()->WriteRegister( emu::pc::CCB::enableL1aCounter, 0 );
	(*crate)->ccb()->WriteRegister( emu::pc::CCB::resetL1aCounter , 0 ); // zero L1A counter
	
	// (*crate)->ccb()->WriteRegister( emu::pc::CCB::CSRB1, 0x1edd ); // CSRB1=0x20; enable CCB to send L1A on TMB request; same as CCB::EnableL1aFromTmbL1aReq
	(*crate)->ccb()->EnableL1aFromTmbL1aReq();
	gettimeofday( &start, NULL );
	log4cplus::helpers::sleepmillis( ( iTriggerSetting == 0 ? 5000 : (iTriggerSetting+1)*10000 ) );
	// (*crate)->ccb()->WriteRegister( emu::pc::CCB::CSRB1, 0x1af9 ); // CSRB1=0x20; disable CCB to send L1A on TMB request; same as CCB::EnableL1aFromDmbCfebCalibX
	(*crate)->ccb()->EnableL1aFromDmbCfebCalibX();
	gettimeofday( &end, NULL );
	
	progress_.increment();
	
	uint32_t l1a_counter_LSB = (*crate)->ccb()->ReadRegister( emu::pc::CCB::readL1aCounterLSB ) & 0xffff; // read lower 16 bits
	uint32_t l1a_counter_MSB = (*crate)->ccb()->ReadRegister( emu::pc::CCB::readL1aCounterMSB ) & 0xffff; // read higher 16 bits
	uint32_t l1a_counter     = l1a_counter_LSB | (l1a_counter_MSB << 16); // merge into counter
	timeStampFile 
	  << ( end.tv_sec - start.tv_sec) * 1000 + ( end.tv_usec - start.tv_usec ) / 1000. 
	  << "\t\t" << l1a_counter << endl;
	
	if ( pLogger_ ){
	  stringstream ss;
	  ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
	     << ", TMB " << tmb-tmbs.begin()+1 << "/" << tmbs.size() << " in slot " << (*tmb)->slot()
	     << ", trigger setting " << iTriggerSetting+1 << "/" << trig_settings
	     << ", L1A " << l1a_counter;
	  LOG4CPLUS_INFO( *pLogger_, ss.str() );
	}
	
      } // for ( uint64_t iTriggerSetting = 0; iTriggerSetting < trig_settings; ++iTriggerSetting )
      
      timeStampFile.close();
      
    } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )

  } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_25 (multichamber) ending" ); }
}

void emu::step::Test::configure_27(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_27 starting" ); }
  
  // Test of undefined duration, progress should be monitored in local DAQ.
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
    
    // Configure DCFEB.
    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();  
    for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
      (*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb thresholds (for the entire test)      
      usleep(10000);
      setAllDCFEBsPipelineDepth( *dmb );      
      if ( isToStop_ ) return;
    } 

    hardResetOTMBs( *crate );

    configureODMB( *crate );
    usleep(1000);
    (*crate)->ccb()->l1aReset();
    usleep(1000);
    resyncDCFEBs( *crate ); // TODO: remove once firmware takes care of it

    (*crate)->ccb()->EnableL1aFromTmbL1aReq();

    if ( isToStop_ ) return;

  }
}

void emu::step::Test::enable_27(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_27 starting" ); }
  
  // Test of undefined duration, progress should be monitored in local DAQ.
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();
  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    (*crate)->ccb()->startTrigger(); // necessary for tmb to start triggering (alct should work with just L1A reset and bc0)
    (*crate)->ccb()->bc0(); 

    if ( isToStop_ ) return;
  }
      
  // Let's stay here until we're told to stop. Only then should we go on to disable trigger.
  while( true ){
    if ( isToStop_ ) return;
    sleep( 1 );
//     // Find the time between the DMB's receiving CLCT pretrigger and L1A:
//     for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){
//       vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();
//       for ( vector<emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb ){
// 	PrintDmbValuesAndScopes( (*crate)->GetChamber( *dmb )->GetTMB(), *dmb, (*crate)->ccb(), (*crate)->mpc() );
//       } // for ( vector<emu::pc::TMB*>::iterator tmb = tmbs.begin(); tmb != tmbs.end(); ++tmb )
//     } // for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate )
  }
}

void emu::step::Test::configure_30(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_30 (multichamber) starting" ); }
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_30 (multichamber) ending" ); }
}

void emu::step::Test::enable_30(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_30 (multichamber) starting" ); }

  uint64_t fromDepth = parameters_["fromDepth"];
  uint64_t toDepth   = parameters_["toDepth"  ];

  ostream noBuffer( NULL );

  string dateTime( emu::utils::getDateTime( true ) );

  struct timeval start, end;

  usleep(100);
  
  vector<emu::pc::Crate*> crates = parser_.GetEmuEndcap()->crates();

  bsem_.take();
  nEvents_ = crates.size() * max( int64_t( 0 ), int64_t( toDepth ) - int64_t( fromDepth ) );
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();

  for ( vector<emu::pc::Crate*>::iterator crate = crates.begin(); crate != crates.end(); ++crate ){

    stringstream timeStampFileName;
    timeStampFileName << "Test30_" << (*crate)->GetLabel()
		      << "_PipelineDepth_" << fromDepth
		      << "_to_" << toDepth
		      << "_" << dateTime
		      << ".txt";
    ofstream timeStampFile;
    timeStampFile.open( timeStampFileName.str().c_str() );
    timeStampFile << "#crate    :\t" << (*crate)->GetLabel() << endl;
    timeStampFile << "#time [ms]\tevent counts" << endl;

    vector<emu::pc::DAQMB *> dmbs = (*crate)->daqmbs();

    for(vector <emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb){
      (*dmb)->set_comp_thresh( (*dmb)->GetCompThresh() ); // set cfeb
      (*dmb)->shift_all(NORM_RUN);
      (*dmb)->buck_shift();

      usleep(100000); // buck shifting takes a lot more time for DCFEBs (should check this)
      (*dmb)->restoreCFEBIdle(); // need to restore DCFEB JTAG after a buckshift
    }

	
    for (uint64_t iDepth = fromDepth; iDepth <= toDepth; ++iDepth ){

      for(vector <emu::pc::DAQMB*>::iterator dmb = dmbs.begin(); dmb != dmbs.end(); ++dmb){
	setAllDCFEBsPipelineDepth( *dmb, iDepth ); 
      }

      (*crate)->ccb()->WriteRegister( emu::pc::CCB::enableL1aCounter, 0 );
      (*crate)->ccb()->WriteRegister( emu::pc::CCB::resetL1aCounter , 0 ); // zero L1A counter
	
      // Start triggering
      (*crate)->ccb()->EnableL1aFromTmbL1aReq();
      gettimeofday( &start, NULL );
			
      log4cplus::helpers::sleepmillis(5000);			

      (*crate)->ccb()->EnableL1aFromDmbCfebCalibX();
      gettimeofday( &end, NULL );

      progress_.increment();

      uint32_t l1a_counter_LSB = (*crate)->ccb()->ReadRegister( emu::pc::CCB::readL1aCounterLSB ) & 0xffff; // read lower 16 bits
      uint32_t l1a_counter_MSB = (*crate)->ccb()->ReadRegister( emu::pc::CCB::readL1aCounterMSB ) & 0xffff; // read higher 16 bits
      uint32_t l1a_counter     = l1a_counter_LSB | (l1a_counter_MSB << 16); // merge into counter

      timeStampFile 
	<< "Pipeline_Depth_" << iDepth
	<< "\t\t" << ( end.tv_sec - start.tv_sec) * 1000 + ( end.tv_usec - start.tv_usec ) / 1000. 
	<< "\t\t" << l1a_counter << endl;
			
      if ( pLogger_ ){
	stringstream ss;
	ss << "Crate "  << (*crate)->GetLabel() << " "<< crate-crates.begin()+1 << "/" << crates.size()
	   << ", Pipeline_Depth " << iDepth
	   << ", L1A " << l1a_counter;
	LOG4CPLUS_INFO( *pLogger_, ss.str() );
      }
    }
    timeStampFile.close();
  }

  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_30 (multichamber) ending" ); }
}

void emu::step::Test::configure_fake(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_fake starting" ); }
  for ( uint64_t i = 0; i < 30; ++i ){
    if ( isToStop_ ) return;
    sleep( 1 );    
  }
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::configure_fake ending" ); }
}

void emu::step::Test::enable_fake(){
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_fake starting" ); }

  uint64_t nEvents = 30;
  bsem_.take();
  nEvents_ = nEvents;
  progress_.setTotal( (int)nEvents_ );
  bsem_.give();
  for ( uint64_t iEvent = 0; iEvent < nEvents; ++iEvent ){
    if ( isToStop_ ){ 
      if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_fake ending forced" ); }
      return;
    }
    if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "Event " << iEvent + 1 ); }
    progress_.setCurrent( (int)iEvent + 1 );
    sleep( 1 );    
  }
  
  if ( pLogger_ ){ LOG4CPLUS_INFO( *pLogger_, "emu::step::Test::enable_fake ending" ); }
}
