// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.115500,HLS_SYN_LAT=26691,HLS_SYN_TPT=none,HLS_SYN_MEM=49,HLS_SYN_DSP=0,HLS_SYN_FF=32395,HLS_SYN_LUT=29058,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0;
reg   [7:0] denom_row_address0;
reg    denom_row_ce0;
reg    denom_row_we0;
wire   [23:0] denom_row_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0;
wire   [7:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out_ap_vld;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
wire   [7:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d0;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d1;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg = 1'b0;
end

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0)
);

top_kernel_denom_row_RAM_1P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
denom_row_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(denom_row_address0),
    .ce0(denom_row_ce0),
    .we0(denom_row_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_d0),
    .q0(denom_row_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3 grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_ready),
    .A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_ce0),
    .A_q0(A_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0),
    .denom_row_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0),
    .denom_row_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0),
    .denom_row_we0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0),
    .denom_row_d0(grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4 grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_ready),
    .col_sum_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out),
    .col_sum_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out_ap_vld),
    .col_sum_1_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out),
    .col_sum_1_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out_ap_vld),
    .col_sum_2_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out),
    .col_sum_2_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out_ap_vld),
    .col_sum_3_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out),
    .col_sum_3_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out_ap_vld),
    .col_sum_4_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out),
    .col_sum_4_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out_ap_vld),
    .col_sum_5_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out),
    .col_sum_5_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out_ap_vld),
    .col_sum_6_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out),
    .col_sum_6_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out_ap_vld),
    .col_sum_7_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out),
    .col_sum_7_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out_ap_vld),
    .col_sum_8_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out),
    .col_sum_8_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out_ap_vld),
    .col_sum_9_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out),
    .col_sum_9_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out_ap_vld),
    .col_sum_10_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out),
    .col_sum_10_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out_ap_vld),
    .col_sum_11_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out),
    .col_sum_11_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out_ap_vld),
    .col_sum_12_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out),
    .col_sum_12_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out_ap_vld),
    .col_sum_13_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out),
    .col_sum_13_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out_ap_vld),
    .col_sum_14_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out),
    .col_sum_14_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out_ap_vld),
    .col_sum_15_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out),
    .col_sum_15_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out_ap_vld),
    .col_sum_16_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out),
    .col_sum_16_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out_ap_vld),
    .col_sum_17_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out),
    .col_sum_17_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out_ap_vld),
    .col_sum_18_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out),
    .col_sum_18_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out_ap_vld),
    .col_sum_19_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out),
    .col_sum_19_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out_ap_vld),
    .col_sum_20_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out),
    .col_sum_20_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out_ap_vld),
    .col_sum_21_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out),
    .col_sum_21_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out_ap_vld),
    .col_sum_22_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out),
    .col_sum_22_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out_ap_vld),
    .col_sum_23_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out),
    .col_sum_23_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out_ap_vld),
    .col_sum_24_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out),
    .col_sum_24_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out_ap_vld),
    .col_sum_25_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out),
    .col_sum_25_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out_ap_vld),
    .col_sum_26_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out),
    .col_sum_26_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out_ap_vld),
    .col_sum_27_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out),
    .col_sum_27_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out_ap_vld),
    .col_sum_28_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out),
    .col_sum_28_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out_ap_vld),
    .col_sum_29_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out),
    .col_sum_29_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out_ap_vld),
    .col_sum_30_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out),
    .col_sum_30_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out_ap_vld),
    .col_sum_31_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out),
    .col_sum_31_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out_ap_vld),
    .col_sum_32_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out),
    .col_sum_32_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out_ap_vld),
    .col_sum_33_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out),
    .col_sum_33_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out_ap_vld),
    .col_sum_34_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out),
    .col_sum_34_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out_ap_vld),
    .col_sum_35_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out),
    .col_sum_35_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out_ap_vld),
    .col_sum_36_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out),
    .col_sum_36_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out_ap_vld),
    .col_sum_37_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out),
    .col_sum_37_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out_ap_vld),
    .col_sum_38_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out),
    .col_sum_38_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out_ap_vld),
    .col_sum_39_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out),
    .col_sum_39_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out_ap_vld),
    .col_sum_40_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out),
    .col_sum_40_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out_ap_vld),
    .col_sum_41_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out),
    .col_sum_41_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out_ap_vld),
    .col_sum_42_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out),
    .col_sum_42_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out_ap_vld),
    .col_sum_43_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out),
    .col_sum_43_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out_ap_vld),
    .col_sum_44_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out),
    .col_sum_44_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out_ap_vld),
    .col_sum_45_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out),
    .col_sum_45_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out_ap_vld),
    .col_sum_46_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out),
    .col_sum_46_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out_ap_vld),
    .col_sum_47_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out),
    .col_sum_47_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out_ap_vld),
    .col_sum_48_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out),
    .col_sum_48_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out_ap_vld),
    .col_sum_49_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out),
    .col_sum_49_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out_ap_vld),
    .col_sum_50_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out),
    .col_sum_50_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out_ap_vld),
    .col_sum_51_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out),
    .col_sum_51_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out_ap_vld),
    .col_sum_52_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out),
    .col_sum_52_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out_ap_vld),
    .col_sum_53_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out),
    .col_sum_53_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out_ap_vld),
    .col_sum_54_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out),
    .col_sum_54_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out_ap_vld),
    .col_sum_55_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out),
    .col_sum_55_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out_ap_vld),
    .col_sum_56_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out),
    .col_sum_56_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out_ap_vld),
    .col_sum_57_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out),
    .col_sum_57_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out_ap_vld),
    .col_sum_58_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out),
    .col_sum_58_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out_ap_vld),
    .col_sum_59_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out),
    .col_sum_59_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out_ap_vld),
    .col_sum_60_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out),
    .col_sum_60_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out_ap_vld),
    .col_sum_61_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out),
    .col_sum_61_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out_ap_vld),
    .col_sum_62_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out),
    .col_sum_62_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out_ap_vld),
    .col_sum_63_load_out(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out),
    .col_sum_63_load_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out_ap_vld),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .denom_row_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0),
    .denom_row_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0),
    .denom_row_q0(denom_row_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_ready),
    .col_sum_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_load_out),
    .col_sum_8_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_8_load_out),
    .col_sum_16_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_16_load_out),
    .col_sum_24_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_24_load_out),
    .col_sum_32_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_32_load_out),
    .col_sum_40_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_40_load_out),
    .col_sum_48_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_48_load_out),
    .col_sum_56_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_56_load_out),
    .col_sum_1_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_1_load_out),
    .col_sum_9_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_9_load_out),
    .col_sum_17_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_17_load_out),
    .col_sum_25_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_25_load_out),
    .col_sum_33_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_33_load_out),
    .col_sum_41_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_41_load_out),
    .col_sum_49_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_49_load_out),
    .col_sum_57_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_57_load_out),
    .col_sum_2_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_2_load_out),
    .col_sum_10_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_10_load_out),
    .col_sum_18_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_18_load_out),
    .col_sum_26_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_26_load_out),
    .col_sum_34_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_34_load_out),
    .col_sum_42_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_42_load_out),
    .col_sum_50_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_50_load_out),
    .col_sum_58_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_58_load_out),
    .col_sum_3_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_3_load_out),
    .col_sum_11_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_11_load_out),
    .col_sum_19_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_19_load_out),
    .col_sum_27_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_27_load_out),
    .col_sum_35_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_35_load_out),
    .col_sum_43_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_43_load_out),
    .col_sum_51_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_51_load_out),
    .col_sum_59_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_59_load_out),
    .col_sum_4_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_4_load_out),
    .col_sum_12_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_12_load_out),
    .col_sum_20_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_20_load_out),
    .col_sum_28_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_28_load_out),
    .col_sum_36_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_36_load_out),
    .col_sum_44_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_44_load_out),
    .col_sum_52_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_52_load_out),
    .col_sum_60_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_60_load_out),
    .col_sum_5_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_5_load_out),
    .col_sum_13_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_13_load_out),
    .col_sum_21_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_21_load_out),
    .col_sum_29_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_29_load_out),
    .col_sum_37_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_37_load_out),
    .col_sum_45_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_45_load_out),
    .col_sum_53_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_53_load_out),
    .col_sum_61_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_61_load_out),
    .col_sum_6_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_6_load_out),
    .col_sum_14_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_14_load_out),
    .col_sum_22_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_22_load_out),
    .col_sum_30_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_30_load_out),
    .col_sum_38_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_38_load_out),
    .col_sum_46_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_46_load_out),
    .col_sum_54_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_54_load_out),
    .col_sum_62_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_62_load_out),
    .col_sum_7_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_7_load_out),
    .col_sum_15_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_15_load_out),
    .col_sum_23_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_23_load_out),
    .col_sum_31_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_31_load_out),
    .col_sum_39_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_39_load_out),
    .col_sum_47_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_47_load_out),
    .col_sum_55_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_55_load_out),
    .col_sum_63_load_reload(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_col_sum_63_load_out),
    .scale_63_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out),
    .scale_63_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out_ap_vld),
    .scale_62_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out),
    .scale_62_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out_ap_vld),
    .scale_61_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out),
    .scale_61_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out_ap_vld),
    .scale_60_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out),
    .scale_60_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out_ap_vld),
    .scale_59_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out),
    .scale_59_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out_ap_vld),
    .scale_58_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out),
    .scale_58_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out_ap_vld),
    .scale_57_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out),
    .scale_57_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out_ap_vld),
    .scale_56_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out),
    .scale_56_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out_ap_vld),
    .scale_55_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out),
    .scale_55_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out_ap_vld),
    .scale_54_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out),
    .scale_54_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out_ap_vld),
    .scale_53_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out),
    .scale_53_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out_ap_vld),
    .scale_52_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out),
    .scale_52_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out_ap_vld),
    .scale_51_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out),
    .scale_51_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out_ap_vld),
    .scale_50_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out),
    .scale_50_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out_ap_vld),
    .scale_49_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out),
    .scale_49_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out_ap_vld),
    .scale_48_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out),
    .scale_48_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out_ap_vld),
    .scale_47_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out),
    .scale_47_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out_ap_vld),
    .scale_46_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out),
    .scale_46_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out_ap_vld),
    .scale_45_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out),
    .scale_45_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out_ap_vld),
    .scale_44_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out),
    .scale_44_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out_ap_vld),
    .scale_43_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out),
    .scale_43_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out_ap_vld),
    .scale_42_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out),
    .scale_42_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out_ap_vld),
    .scale_41_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out),
    .scale_41_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out_ap_vld),
    .scale_40_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out),
    .scale_40_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out_ap_vld),
    .scale_39_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out),
    .scale_39_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out_ap_vld),
    .scale_38_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out),
    .scale_38_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out_ap_vld),
    .scale_37_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out),
    .scale_37_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out_ap_vld),
    .scale_36_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out),
    .scale_36_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out_ap_vld),
    .scale_35_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out),
    .scale_35_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out_ap_vld),
    .scale_34_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out),
    .scale_34_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out_ap_vld),
    .scale_33_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out),
    .scale_33_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out_ap_vld),
    .scale_32_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out),
    .scale_32_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out_ap_vld),
    .scale_31_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out),
    .scale_31_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out_ap_vld),
    .scale_30_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out),
    .scale_30_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out_ap_vld),
    .scale_29_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out),
    .scale_29_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out_ap_vld),
    .scale_28_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out),
    .scale_28_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out_ap_vld),
    .scale_27_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out),
    .scale_27_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out_ap_vld),
    .scale_26_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out),
    .scale_26_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out_ap_vld),
    .scale_25_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out),
    .scale_25_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out_ap_vld),
    .scale_24_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out),
    .scale_24_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out_ap_vld),
    .scale_23_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out),
    .scale_23_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out_ap_vld),
    .scale_22_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out),
    .scale_22_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out_ap_vld),
    .scale_21_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out),
    .scale_21_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out_ap_vld),
    .scale_20_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out),
    .scale_20_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out_ap_vld),
    .scale_19_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out),
    .scale_19_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out_ap_vld),
    .scale_18_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out),
    .scale_18_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out_ap_vld),
    .scale_17_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out),
    .scale_17_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out_ap_vld),
    .scale_16_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out),
    .scale_16_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out_ap_vld),
    .scale_15_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out),
    .scale_15_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out_ap_vld),
    .scale_14_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out),
    .scale_14_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out_ap_vld),
    .scale_13_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out),
    .scale_13_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out_ap_vld),
    .scale_12_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out),
    .scale_12_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out_ap_vld),
    .scale_11_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out),
    .scale_11_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out_ap_vld),
    .scale_10_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out),
    .scale_10_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out_ap_vld),
    .scale_9_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out),
    .scale_9_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out_ap_vld),
    .scale_8_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out),
    .scale_8_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out_ap_vld),
    .scale_7_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out),
    .scale_7_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out_ap_vld),
    .scale_6_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out),
    .scale_6_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out_ap_vld),
    .scale_5_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out),
    .scale_5_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out_ap_vld),
    .scale_4_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out),
    .scale_4_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out_ap_vld),
    .scale_3_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out),
    .scale_3_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out_ap_vld),
    .scale_2_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out),
    .scale_2_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out_ap_vld),
    .scale_1_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out),
    .scale_1_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out_ap_vld),
    .scale_out(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out),
    .scale_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8 grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_ready),
    .C_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address0),
    .C_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce0),
    .C_we0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we0),
    .C_d0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d0),
    .C_address1(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address1),
    .C_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce1),
    .C_we1(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we1),
    .C_d1(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d1),
    .scale_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_out),
    .scale_2_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_2_out),
    .scale_4_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_4_out),
    .scale_6_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_6_out),
    .scale_8_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_8_out),
    .scale_10_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_10_out),
    .scale_12_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_12_out),
    .scale_14_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_14_out),
    .scale_16_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_16_out),
    .scale_18_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_18_out),
    .scale_20_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_20_out),
    .scale_22_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_22_out),
    .scale_24_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_24_out),
    .scale_26_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_26_out),
    .scale_28_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_28_out),
    .scale_30_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_30_out),
    .scale_32_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_32_out),
    .scale_34_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_34_out),
    .scale_36_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_36_out),
    .scale_38_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_38_out),
    .scale_40_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_40_out),
    .scale_42_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_42_out),
    .scale_44_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_44_out),
    .scale_46_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_46_out),
    .scale_48_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_48_out),
    .scale_50_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_50_out),
    .scale_52_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_52_out),
    .scale_54_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_54_out),
    .scale_56_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_56_out),
    .scale_58_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_58_out),
    .scale_60_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_60_out),
    .scale_62_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_62_out),
    .scale_1_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_1_out),
    .scale_3_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_3_out),
    .scale_5_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_5_out),
    .scale_7_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_7_out),
    .scale_9_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_9_out),
    .scale_11_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_11_out),
    .scale_13_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_13_out),
    .scale_15_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_15_out),
    .scale_17_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_17_out),
    .scale_19_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_19_out),
    .scale_21_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_21_out),
    .scale_23_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_23_out),
    .scale_25_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_25_out),
    .scale_27_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_27_out),
    .scale_29_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_29_out),
    .scale_31_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_31_out),
    .scale_33_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_33_out),
    .scale_35_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_35_out),
    .scale_37_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_37_out),
    .scale_39_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_39_out),
    .scale_41_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_41_out),
    .scale_43_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_43_out),
    .scale_45_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_45_out),
    .scale_47_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_47_out),
    .scale_49_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_49_out),
    .scale_51_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_51_out),
    .scale_53_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_53_out),
    .scale_55_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_55_out),
    .scale_57_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_57_out),
    .scale_59_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_59_out),
    .scale_61_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_61_out),
    .scale_63_reload(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_scale_63_out),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_row_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        denom_row_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_address0;
    end else begin
        denom_row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_row_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_denom_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        denom_row_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_ce0;
    end else begin
        denom_row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        denom_row_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_denom_row_we0;
    end else begin
        denom_row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_address0;

assign A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_A_ce0;

assign C_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address0;

assign C_address1 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_address1;

assign C_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce0;

assign C_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_ce1;

assign C_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d0;

assign C_d1 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_d1;

assign C_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we0;

assign C_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_C_we1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg;

endmodule //top_kernel
