ARM GAS  /tmp/cctjnX0C.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB239:
  28              		.file 1 "stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c"
   1:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  26:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/cctjnX0C.s 			page 2


  31:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  36:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  48:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  53:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.
  59:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * the root directory of this software component.
  62:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  64:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
  65:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  66:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  68:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  69:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  70:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  71:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
  72:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  73:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  76:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
  77:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  78:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  80:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  83:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  84:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
  85:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  86:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  /tmp/cctjnX0C.s 			page 3


  88:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  91:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
  95:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  96:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
  97:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
  98:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 102:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 103:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 105:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 107:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 108:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 110:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 111:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 112:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 114:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 115:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 116:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 117:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 120:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 123:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 124:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 127:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 128:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 130:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 131:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 134:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 136:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 141:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 144:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
ARM GAS  /tmp/cctjnX0C.s 			page 4


 145:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 146:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 147:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 149:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 150:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 152:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 153:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 154:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 156:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 160:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 161:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 163:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 166:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 167:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 168:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 171:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 172:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 173:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 176:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 177:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 178:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 182:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 183:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 184:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 185:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 186:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 187:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 188:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 190:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 191:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 192:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 194:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 195:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 196:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 197:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 198:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 199:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 200:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 201:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/cctjnX0C.s 			page 5


  29              		.loc 1 201 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 202:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 202 3 view .LVU1
 203:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 203 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE239:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_RCC_OscConfig:
  50              	.LVL0:
  51              	.LFB240:
 204:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 205:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 208:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 210:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 211:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 213:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 214:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 216:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 217:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 218:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 219:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
  52              		.loc 1 220 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 8
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 221:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  56              		.loc 1 221 3 view .LVU4
 222:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pll_config;
  57              		.loc 1 222 3 view .LVU5
 223:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 224:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
  58              		.loc 1 224 3 view .LVU6
  59              		.loc 1 224 6 is_stmt 0 view .LVU7
  60 0000 0028     		cmp	r0, #0
  61 0002 00F0DF81 		beq	.L52
 220:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  62              		.loc 1 220 1 view .LVU8
  63 0006 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/cctjnX0C.s 			page 6


  64              	.LCFI0:
  65              		.cfi_def_cfa_offset 16
  66              		.cfi_offset 4, -16
  67              		.cfi_offset 5, -12
  68              		.cfi_offset 6, -8
  69              		.cfi_offset 14, -4
  70 0008 82B0     		sub	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 24
  73 000a 0446     		mov	r4, r0
 225:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 227:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 228:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 229:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 230:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  74              		.loc 1 230 3 is_stmt 1 view .LVU9
 231:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 232:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  75              		.loc 1 232 3 view .LVU10
  76              		.loc 1 232 26 is_stmt 0 view .LVU11
  77 000c 0368     		ldr	r3, [r0]
  78              		.loc 1 232 6 view .LVU12
  79 000e 13F0010F 		tst	r3, #1
  80 0012 3BD0     		beq	.L4
 233:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 234:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 235:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  81              		.loc 1 235 5 is_stmt 1 view .LVU13
 236:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
  82              		.loc 1 237 5 view .LVU14
  83              		.loc 1 237 10 is_stmt 0 view .LVU15
  84 0014 A64B     		ldr	r3, .L93
  85 0016 9B68     		ldr	r3, [r3, #8]
  86 0018 03F00C03 		and	r3, r3, #12
  87              		.loc 1 237 8 view .LVU16
  88 001c 042B     		cmp	r3, #4
  89 001e 2CD0     		beq	.L5
 238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
  90              		.loc 1 238 11 discriminator 1 view .LVU17
  91 0020 A34B     		ldr	r3, .L93
  92 0022 9B68     		ldr	r3, [r3, #8]
  93 0024 03F00C03 		and	r3, r3, #12
 237:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
  94              		.loc 1 237 61 discriminator 1 view .LVU18
  95 0028 082B     		cmp	r3, #8
  96 002a 21D0     		beq	.L79
  97              	.L6:
 239:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 241:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 243:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 244:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 245:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else
 246:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/cctjnX0C.s 			page 7


 247:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  98              		.loc 1 248 7 is_stmt 1 view .LVU19
  99              		.loc 1 248 7 view .LVU20
 100 002c 6368     		ldr	r3, [r4, #4]
 101 002e B3F5803F 		cmp	r3, #65536
 102 0032 4FD0     		beq	.L80
 103              		.loc 1 248 7 discriminator 2 view .LVU21
 104 0034 B3F5A02F 		cmp	r3, #327680
 105 0038 52D0     		beq	.L81
 106              		.loc 1 248 7 discriminator 5 view .LVU22
 107 003a 9D4B     		ldr	r3, .L93
 108 003c 1A68     		ldr	r2, [r3]
 109 003e 22F48032 		bic	r2, r2, #65536
 110 0042 1A60     		str	r2, [r3]
 111              		.loc 1 248 7 discriminator 5 view .LVU23
 112 0044 1A68     		ldr	r2, [r3]
 113 0046 22F48022 		bic	r2, r2, #262144
 114 004a 1A60     		str	r2, [r3]
 115              	.L8:
 116              		.loc 1 248 7 discriminator 7 view .LVU24
 249:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 250:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 251:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 117              		.loc 1 251 7 discriminator 7 view .LVU25
 118              		.loc 1 251 29 is_stmt 0 discriminator 7 view .LVU26
 119 004c 6368     		ldr	r3, [r4, #4]
 120              		.loc 1 251 10 discriminator 7 view .LVU27
 121 004e 002B     		cmp	r3, #0
 122 0050 50D0     		beq	.L10
 252:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 253:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 254:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 123              		.loc 1 254 9 is_stmt 1 view .LVU28
 124              		.loc 1 254 21 is_stmt 0 view .LVU29
 125 0052 FFF7FEFF 		bl	HAL_GetTick
 126              	.LVL1:
 127              		.loc 1 254 21 view .LVU30
 128 0056 0546     		mov	r5, r0
 129              	.LVL2:
 255:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 256:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 257:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 130              		.loc 1 257 9 is_stmt 1 view .LVU31
 131              	.L11:
 132              		.loc 1 257 15 view .LVU32
 133              		.loc 1 257 16 is_stmt 0 view .LVU33
 134 0058 954B     		ldr	r3, .L93
 135 005a 1B68     		ldr	r3, [r3]
 136              		.loc 1 257 15 view .LVU34
 137 005c 13F4003F 		tst	r3, #131072
 138 0060 14D1     		bne	.L4
 258:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 259:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 139              		.loc 1 259 11 is_stmt 1 view .LVU35
 140              		.loc 1 259 16 is_stmt 0 view .LVU36
 141 0062 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cctjnX0C.s 			page 8


 142              	.LVL3:
 143              		.loc 1 259 30 view .LVU37
 144 0066 401B     		subs	r0, r0, r5
 145              		.loc 1 259 14 view .LVU38
 146 0068 6428     		cmp	r0, #100
 147 006a F5D9     		bls	.L11
 260:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 261:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 148              		.loc 1 261 20 view .LVU39
 149 006c 0320     		movs	r0, #3
 150 006e B0E1     		b	.L3
 151              	.LVL4:
 152              	.L79:
 238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 153              		.loc 1 238 70 view .LVU40
 154 0070 8F4B     		ldr	r3, .L93
 155 0072 5B68     		ldr	r3, [r3, #4]
 238:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 156              		.loc 1 238 62 view .LVU41
 157 0074 13F4800F 		tst	r3, #4194304
 158 0078 D8D0     		beq	.L6
 159              	.L5:
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 160              		.loc 1 240 7 is_stmt 1 view .LVU42
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 161              		.loc 1 240 12 is_stmt 0 view .LVU43
 162 007a 8D4B     		ldr	r3, .L93
 163 007c 1B68     		ldr	r3, [r3]
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 164              		.loc 1 240 10 view .LVU44
 165 007e 13F4003F 		tst	r3, #131072
 166 0082 03D0     		beq	.L4
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 167              		.loc 1 240 79 discriminator 1 view .LVU45
 168 0084 6368     		ldr	r3, [r4, #4]
 240:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 169              		.loc 1 240 58 discriminator 1 view .LVU46
 170 0086 002B     		cmp	r3, #0
 171 0088 00F09E81 		beq	.L82
 172              	.LVL5:
 173              	.L4:
 262:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 263:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 264:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 265:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       else
 266:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 267:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 269:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 270:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 272:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 274:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 276:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 277:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
ARM GAS  /tmp/cctjnX0C.s 			page 9


 278:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 279:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 280:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 281:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 282:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 174              		.loc 1 282 3 is_stmt 1 view .LVU47
 175              		.loc 1 282 26 is_stmt 0 view .LVU48
 176 008c 2368     		ldr	r3, [r4]
 177              		.loc 1 282 6 view .LVU49
 178 008e 13F0020F 		tst	r3, #2
 179 0092 54D0     		beq	.L15
 283:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 284:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 285:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 180              		.loc 1 285 5 is_stmt 1 view .LVU50
 286:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 181              		.loc 1 286 5 view .LVU51
 287:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 288:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 182              		.loc 1 289 5 view .LVU52
 183              		.loc 1 289 10 is_stmt 0 view .LVU53
 184 0094 864B     		ldr	r3, .L93
 185 0096 9B68     		ldr	r3, [r3, #8]
 186              		.loc 1 289 8 view .LVU54
 187 0098 13F00C0F 		tst	r3, #12
 188 009c 3ED0     		beq	.L16
 290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
 189              		.loc 1 290 11 discriminator 1 view .LVU55
 190 009e 844B     		ldr	r3, .L93
 191 00a0 9B68     		ldr	r3, [r3, #8]
 192 00a2 03F00C03 		and	r3, r3, #12
 289:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
 193              		.loc 1 289 61 discriminator 1 view .LVU56
 194 00a6 082B     		cmp	r3, #8
 195 00a8 33D0     		beq	.L83
 196              	.L17:
 291:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 292:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 294:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 296:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 298:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       else
 299:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 300:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 302:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 303:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 304:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else
 305:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 306:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 307:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 197              		.loc 1 307 7 is_stmt 1 view .LVU57
 198              		.loc 1 307 29 is_stmt 0 view .LVU58
 199 00aa E368     		ldr	r3, [r4, #12]
ARM GAS  /tmp/cctjnX0C.s 			page 10


 200              		.loc 1 307 10 view .LVU59
 201 00ac 002B     		cmp	r3, #0
 202 00ae 67D0     		beq	.L19
 308:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 309:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 310:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 203              		.loc 1 310 9 is_stmt 1 view .LVU60
 204 00b0 804B     		ldr	r3, .L93+4
 205 00b2 0122     		movs	r2, #1
 206 00b4 1A60     		str	r2, [r3]
 311:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 312:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 313:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 207              		.loc 1 313 9 view .LVU61
 208              		.loc 1 313 21 is_stmt 0 view .LVU62
 209 00b6 FFF7FEFF 		bl	HAL_GetTick
 210              	.LVL6:
 211 00ba 0546     		mov	r5, r0
 212              	.LVL7:
 314:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 315:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 316:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 213              		.loc 1 316 9 is_stmt 1 view .LVU63
 214              	.L20:
 215              		.loc 1 316 15 view .LVU64
 216              		.loc 1 316 16 is_stmt 0 view .LVU65
 217 00bc 7C4B     		ldr	r3, .L93
 218 00be 1B68     		ldr	r3, [r3]
 219              		.loc 1 316 15 view .LVU66
 220 00c0 13F0020F 		tst	r3, #2
 221 00c4 53D1     		bne	.L84
 317:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 318:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 222              		.loc 1 318 11 is_stmt 1 view .LVU67
 223              		.loc 1 318 16 is_stmt 0 view .LVU68
 224 00c6 FFF7FEFF 		bl	HAL_GetTick
 225              	.LVL8:
 226              		.loc 1 318 30 view .LVU69
 227 00ca 401B     		subs	r0, r0, r5
 228              		.loc 1 318 14 view .LVU70
 229 00cc 0228     		cmp	r0, #2
 230 00ce F5D9     		bls	.L20
 319:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 320:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 231              		.loc 1 320 20 view .LVU71
 232 00d0 0320     		movs	r0, #3
 233 00d2 7EE1     		b	.L3
 234              	.LVL9:
 235              	.L80:
 248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 236              		.loc 1 248 7 is_stmt 1 discriminator 1 view .LVU72
 237 00d4 764A     		ldr	r2, .L93
 238 00d6 1368     		ldr	r3, [r2]
 239 00d8 43F48033 		orr	r3, r3, #65536
 240 00dc 1360     		str	r3, [r2]
 241 00de B5E7     		b	.L8
 242              	.L81:
ARM GAS  /tmp/cctjnX0C.s 			page 11


 248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 243              		.loc 1 248 7 discriminator 4 view .LVU73
 244 00e0 734B     		ldr	r3, .L93
 245 00e2 1A68     		ldr	r2, [r3]
 246 00e4 42F48022 		orr	r2, r2, #262144
 247 00e8 1A60     		str	r2, [r3]
 248:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 248              		.loc 1 248 7 discriminator 4 view .LVU74
 249 00ea 1A68     		ldr	r2, [r3]
 250 00ec 42F48032 		orr	r2, r2, #65536
 251 00f0 1A60     		str	r2, [r3]
 252 00f2 ABE7     		b	.L8
 253              	.L10:
 268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 254              		.loc 1 268 9 view .LVU75
 268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 255              		.loc 1 268 21 is_stmt 0 view .LVU76
 256 00f4 FFF7FEFF 		bl	HAL_GetTick
 257              	.LVL10:
 268:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 258              		.loc 1 268 21 view .LVU77
 259 00f8 0546     		mov	r5, r0
 260              	.LVL11:
 271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 261              		.loc 1 271 9 is_stmt 1 view .LVU78
 262              	.L13:
 271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 263              		.loc 1 271 15 view .LVU79
 271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 264              		.loc 1 271 16 is_stmt 0 view .LVU80
 265 00fa 6D4B     		ldr	r3, .L93
 266 00fc 1B68     		ldr	r3, [r3]
 271:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 267              		.loc 1 271 15 view .LVU81
 268 00fe 13F4003F 		tst	r3, #131072
 269 0102 C3D0     		beq	.L4
 273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 270              		.loc 1 273 11 is_stmt 1 view .LVU82
 273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 271              		.loc 1 273 16 is_stmt 0 view .LVU83
 272 0104 FFF7FEFF 		bl	HAL_GetTick
 273              	.LVL12:
 273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 274              		.loc 1 273 30 view .LVU84
 275 0108 401B     		subs	r0, r0, r5
 273:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 276              		.loc 1 273 14 view .LVU85
 277 010a 6428     		cmp	r0, #100
 278 010c F5D9     		bls	.L13
 275:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 279              		.loc 1 275 20 view .LVU86
 280 010e 0320     		movs	r0, #3
 281 0110 5FE1     		b	.L3
 282              	.LVL13:
 283              	.L83:
 290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 284              		.loc 1 290 70 view .LVU87
ARM GAS  /tmp/cctjnX0C.s 			page 12


 285 0112 674B     		ldr	r3, .L93
 286 0114 5B68     		ldr	r3, [r3, #4]
 290:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 287              		.loc 1 290 62 view .LVU88
 288 0116 13F4800F 		tst	r3, #4194304
 289 011a C6D1     		bne	.L17
 290              	.L16:
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 291              		.loc 1 293 7 is_stmt 1 view .LVU89
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 292              		.loc 1 293 12 is_stmt 0 view .LVU90
 293 011c 644B     		ldr	r3, .L93
 294 011e 1B68     		ldr	r3, [r3]
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 295              		.loc 1 293 10 view .LVU91
 296 0120 13F0020F 		tst	r3, #2
 297 0124 03D0     		beq	.L18
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 298              		.loc 1 293 79 discriminator 1 view .LVU92
 299 0126 E368     		ldr	r3, [r4, #12]
 293:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 300              		.loc 1 293 58 discriminator 1 view .LVU93
 301 0128 012B     		cmp	r3, #1
 302 012a 40F04F81 		bne	.L56
 303              	.L18:
 301:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 304              		.loc 1 301 9 is_stmt 1 view .LVU94
 305 012e 604A     		ldr	r2, .L93
 306 0130 1368     		ldr	r3, [r2]
 307 0132 23F0F803 		bic	r3, r3, #248
 308 0136 2169     		ldr	r1, [r4, #16]
 309 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 310 013c 1360     		str	r3, [r2]
 311              	.L15:
 321:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 322:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 323:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 324:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 326:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 327:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       else
 328:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 329:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 331:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 332:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 333:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 334:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 335:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 337:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 339:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 340:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 341:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 342:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 343:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
ARM GAS  /tmp/cctjnX0C.s 			page 13


 344:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 345:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 346:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 347:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 312              		.loc 1 347 3 view .LVU95
 313              		.loc 1 347 26 is_stmt 0 view .LVU96
 314 013e 2368     		ldr	r3, [r4]
 315              		.loc 1 347 6 view .LVU97
 316 0140 13F0080F 		tst	r3, #8
 317 0144 40D0     		beq	.L24
 348:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 349:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 350:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 318              		.loc 1 350 5 is_stmt 1 view .LVU98
 351:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 352:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 353:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 319              		.loc 1 353 5 view .LVU99
 320              		.loc 1 353 27 is_stmt 0 view .LVU100
 321 0146 6369     		ldr	r3, [r4, #20]
 322              		.loc 1 353 8 view .LVU101
 323 0148 63B3     		cbz	r3, .L25
 354:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 355:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 324              		.loc 1 356 7 is_stmt 1 view .LVU102
 325 014a 5B4B     		ldr	r3, .L93+8
 326 014c 0122     		movs	r2, #1
 327 014e 1A60     		str	r2, [r3]
 357:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 358:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 359:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 328              		.loc 1 359 7 view .LVU103
 329              		.loc 1 359 19 is_stmt 0 view .LVU104
 330 0150 FFF7FEFF 		bl	HAL_GetTick
 331              	.LVL14:
 332 0154 0546     		mov	r5, r0
 333              	.LVL15:
 360:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 361:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 362:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 334              		.loc 1 362 7 is_stmt 1 view .LVU105
 335              	.L26:
 336              		.loc 1 362 13 view .LVU106
 337              		.loc 1 362 14 is_stmt 0 view .LVU107
 338 0156 564B     		ldr	r3, .L93
 339 0158 5B6F     		ldr	r3, [r3, #116]
 340              		.loc 1 362 13 view .LVU108
 341 015a 13F0020F 		tst	r3, #2
 342 015e 33D1     		bne	.L24
 363:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 364:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 343              		.loc 1 364 9 is_stmt 1 view .LVU109
 344              		.loc 1 364 14 is_stmt 0 view .LVU110
 345 0160 FFF7FEFF 		bl	HAL_GetTick
 346              	.LVL16:
 347              		.loc 1 364 28 view .LVU111
ARM GAS  /tmp/cctjnX0C.s 			page 14


 348 0164 401B     		subs	r0, r0, r5
 349              		.loc 1 364 12 view .LVU112
 350 0166 0228     		cmp	r0, #2
 351 0168 F5D9     		bls	.L26
 365:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 366:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 352              		.loc 1 366 18 view .LVU113
 353 016a 0320     		movs	r0, #3
 354 016c 31E1     		b	.L3
 355              	.L84:
 325:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 356              		.loc 1 325 9 is_stmt 1 view .LVU114
 357 016e 504A     		ldr	r2, .L93
 358 0170 1368     		ldr	r3, [r2]
 359 0172 23F0F803 		bic	r3, r3, #248
 360 0176 2169     		ldr	r1, [r4, #16]
 361 0178 43EAC103 		orr	r3, r3, r1, lsl #3
 362 017c 1360     		str	r3, [r2]
 363 017e DEE7     		b	.L15
 364              	.LVL17:
 365              	.L19:
 330:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 366              		.loc 1 330 9 view .LVU115
 367 0180 4C4B     		ldr	r3, .L93+4
 368 0182 0022     		movs	r2, #0
 369 0184 1A60     		str	r2, [r3]
 333:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 370              		.loc 1 333 9 view .LVU116
 333:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 371              		.loc 1 333 21 is_stmt 0 view .LVU117
 372 0186 FFF7FEFF 		bl	HAL_GetTick
 373              	.LVL18:
 374 018a 0546     		mov	r5, r0
 375              	.LVL19:
 336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 376              		.loc 1 336 9 is_stmt 1 view .LVU118
 377              	.L22:
 336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 378              		.loc 1 336 15 view .LVU119
 336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 379              		.loc 1 336 16 is_stmt 0 view .LVU120
 380 018c 484B     		ldr	r3, .L93
 381 018e 1B68     		ldr	r3, [r3]
 336:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 382              		.loc 1 336 15 view .LVU121
 383 0190 13F0020F 		tst	r3, #2
 384 0194 D3D0     		beq	.L15
 338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 385              		.loc 1 338 11 is_stmt 1 view .LVU122
 338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 386              		.loc 1 338 16 is_stmt 0 view .LVU123
 387 0196 FFF7FEFF 		bl	HAL_GetTick
 388              	.LVL20:
 338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 389              		.loc 1 338 30 view .LVU124
 390 019a 401B     		subs	r0, r0, r5
 338:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
ARM GAS  /tmp/cctjnX0C.s 			page 15


 391              		.loc 1 338 14 view .LVU125
 392 019c 0228     		cmp	r0, #2
 393 019e F5D9     		bls	.L22
 340:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 394              		.loc 1 340 20 view .LVU126
 395 01a0 0320     		movs	r0, #3
 396 01a2 16E1     		b	.L3
 397              	.LVL21:
 398              	.L25:
 367:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 368:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 369:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 370:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else
 371:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 372:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 399              		.loc 1 373 7 is_stmt 1 view .LVU127
 400 01a4 444B     		ldr	r3, .L93+8
 401 01a6 0022     		movs	r2, #0
 402 01a8 1A60     		str	r2, [r3]
 374:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 375:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 376:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 403              		.loc 1 376 7 view .LVU128
 404              		.loc 1 376 19 is_stmt 0 view .LVU129
 405 01aa FFF7FEFF 		bl	HAL_GetTick
 406              	.LVL22:
 407 01ae 0546     		mov	r5, r0
 408              	.LVL23:
 377:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 378:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 379:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 409              		.loc 1 379 7 is_stmt 1 view .LVU130
 410              	.L28:
 411              		.loc 1 379 13 view .LVU131
 412              		.loc 1 379 14 is_stmt 0 view .LVU132
 413 01b0 3F4B     		ldr	r3, .L93
 414 01b2 5B6F     		ldr	r3, [r3, #116]
 415              		.loc 1 379 13 view .LVU133
 416 01b4 13F0020F 		tst	r3, #2
 417 01b8 06D0     		beq	.L24
 380:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 381:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 418              		.loc 1 381 9 is_stmt 1 view .LVU134
 419              		.loc 1 381 14 is_stmt 0 view .LVU135
 420 01ba FFF7FEFF 		bl	HAL_GetTick
 421              	.LVL24:
 422              		.loc 1 381 28 view .LVU136
 423 01be 401B     		subs	r0, r0, r5
 424              		.loc 1 381 12 view .LVU137
 425 01c0 0228     		cmp	r0, #2
 426 01c2 F5D9     		bls	.L28
 382:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 383:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 427              		.loc 1 383 18 view .LVU138
 428 01c4 0320     		movs	r0, #3
 429 01c6 04E1     		b	.L3
ARM GAS  /tmp/cctjnX0C.s 			page 16


 430              	.LVL25:
 431              	.L24:
 384:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 385:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 386:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 387:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 388:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 389:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 432              		.loc 1 389 3 is_stmt 1 view .LVU139
 433              		.loc 1 389 26 is_stmt 0 view .LVU140
 434 01c8 2368     		ldr	r3, [r4]
 435              		.loc 1 389 6 view .LVU141
 436 01ca 13F0040F 		tst	r3, #4
 437 01ce 78D0     		beq	.L30
 438              	.LBB2:
 390:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 439              		.loc 1 391 5 is_stmt 1 view .LVU142
 440              	.LVL26:
 392:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 393:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 394:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 441              		.loc 1 394 5 view .LVU143
 395:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 396:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 397:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 398:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 442              		.loc 1 398 5 view .LVU144
 443              		.loc 1 398 9 is_stmt 0 view .LVU145
 444 01d0 374B     		ldr	r3, .L93
 445 01d2 1B6C     		ldr	r3, [r3, #64]
 446              		.loc 1 398 8 view .LVU146
 447 01d4 13F0805F 		tst	r3, #268435456
 448 01d8 0DD1     		bne	.L61
 399:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 400:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 449              		.loc 1 400 7 is_stmt 1 view .LVU147
 450              	.LBB3:
 451              		.loc 1 400 7 view .LVU148
 452 01da 0023     		movs	r3, #0
 453 01dc 0193     		str	r3, [sp, #4]
 454              		.loc 1 400 7 view .LVU149
 455 01de 344B     		ldr	r3, .L93
 456 01e0 1A6C     		ldr	r2, [r3, #64]
 457 01e2 42F08052 		orr	r2, r2, #268435456
 458 01e6 1A64     		str	r2, [r3, #64]
 459              		.loc 1 400 7 view .LVU150
 460 01e8 1B6C     		ldr	r3, [r3, #64]
 461 01ea 03F08053 		and	r3, r3, #268435456
 462 01ee 0193     		str	r3, [sp, #4]
 463              		.loc 1 400 7 view .LVU151
 464 01f0 019B     		ldr	r3, [sp, #4]
 465              	.LBE3:
 466              		.loc 1 400 7 view .LVU152
 401:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 467              		.loc 1 401 7 view .LVU153
 468              	.LVL27:
ARM GAS  /tmp/cctjnX0C.s 			page 17


 469              		.loc 1 401 21 is_stmt 0 view .LVU154
 470 01f2 0125     		movs	r5, #1
 471 01f4 00E0     		b	.L31
 472              	.LVL28:
 473              	.L61:
 391:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 474              		.loc 1 391 22 view .LVU155
 475 01f6 0025     		movs	r5, #0
 476              	.LVL29:
 477              	.L31:
 402:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 403:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 404:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 478              		.loc 1 404 5 is_stmt 1 view .LVU156
 479              		.loc 1 404 9 is_stmt 0 view .LVU157
 480 01f8 304B     		ldr	r3, .L93+12
 481 01fa 1B68     		ldr	r3, [r3]
 482              		.loc 1 404 8 view .LVU158
 483 01fc 13F4807F 		tst	r3, #256
 484 0200 21D0     		beq	.L85
 485              	.L32:
 405:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 406:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 407:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 408:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 409:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 410:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 411:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 413:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 415:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 417:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 418:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 419:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 420:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 421:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 486              		.loc 1 422 5 is_stmt 1 view .LVU159
 487              		.loc 1 422 5 view .LVU160
 488 0202 A368     		ldr	r3, [r4, #8]
 489 0204 012B     		cmp	r3, #1
 490 0206 32D0     		beq	.L86
 491              		.loc 1 422 5 discriminator 2 view .LVU161
 492 0208 052B     		cmp	r3, #5
 493 020a 36D0     		beq	.L87
 494              		.loc 1 422 5 discriminator 5 view .LVU162
 495 020c 284B     		ldr	r3, .L93
 496 020e 1A6F     		ldr	r2, [r3, #112]
 497 0210 22F00102 		bic	r2, r2, #1
 498 0214 1A67     		str	r2, [r3, #112]
 499              		.loc 1 422 5 discriminator 5 view .LVU163
 500 0216 1A6F     		ldr	r2, [r3, #112]
 501 0218 22F00402 		bic	r2, r2, #4
 502 021c 1A67     		str	r2, [r3, #112]
 503              	.L36:
ARM GAS  /tmp/cctjnX0C.s 			page 18


 504              		.loc 1 422 5 discriminator 7 view .LVU164
 423:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 424:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 505              		.loc 1 424 5 discriminator 7 view .LVU165
 506              		.loc 1 424 27 is_stmt 0 discriminator 7 view .LVU166
 507 021e A368     		ldr	r3, [r4, #8]
 508              		.loc 1 424 8 discriminator 7 view .LVU167
 509 0220 002B     		cmp	r3, #0
 510 0222 34D0     		beq	.L38
 425:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 426:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 427:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 511              		.loc 1 427 7 is_stmt 1 view .LVU168
 512              		.loc 1 427 19 is_stmt 0 view .LVU169
 513 0224 FFF7FEFF 		bl	HAL_GetTick
 514              	.LVL30:
 515 0228 0646     		mov	r6, r0
 516              	.LVL31:
 428:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 429:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 430:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 517              		.loc 1 430 7 is_stmt 1 view .LVU170
 518              	.L39:
 519              		.loc 1 430 13 view .LVU171
 520              		.loc 1 430 14 is_stmt 0 view .LVU172
 521 022a 214B     		ldr	r3, .L93
 522 022c 1B6F     		ldr	r3, [r3, #112]
 523              		.loc 1 430 13 view .LVU173
 524 022e 13F0020F 		tst	r3, #2
 525 0232 45D1     		bne	.L41
 431:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 526              		.loc 1 432 9 is_stmt 1 view .LVU174
 527              		.loc 1 432 14 is_stmt 0 view .LVU175
 528 0234 FFF7FEFF 		bl	HAL_GetTick
 529              	.LVL32:
 530              		.loc 1 432 28 view .LVU176
 531 0238 801B     		subs	r0, r0, r6
 532              		.loc 1 432 12 view .LVU177
 533 023a 41F28833 		movw	r3, #5000
 534 023e 9842     		cmp	r0, r3
 535 0240 F3D9     		bls	.L39
 433:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 536              		.loc 1 434 18 view .LVU178
 537 0242 0320     		movs	r0, #3
 538 0244 C5E0     		b	.L3
 539              	.LVL33:
 540              	.L85:
 407:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 541              		.loc 1 407 7 is_stmt 1 view .LVU179
 542 0246 1D4A     		ldr	r2, .L93+12
 543 0248 1368     		ldr	r3, [r2]
 544 024a 43F48073 		orr	r3, r3, #256
 545 024e 1360     		str	r3, [r2]
 410:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 546              		.loc 1 410 7 view .LVU180
ARM GAS  /tmp/cctjnX0C.s 			page 19


 410:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 547              		.loc 1 410 19 is_stmt 0 view .LVU181
 548 0250 FFF7FEFF 		bl	HAL_GetTick
 549              	.LVL34:
 550 0254 0646     		mov	r6, r0
 551              	.LVL35:
 412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 552              		.loc 1 412 7 is_stmt 1 view .LVU182
 553              	.L33:
 412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 554              		.loc 1 412 13 view .LVU183
 412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 555              		.loc 1 412 14 is_stmt 0 view .LVU184
 556 0256 194B     		ldr	r3, .L93+12
 557 0258 1B68     		ldr	r3, [r3]
 412:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 558              		.loc 1 412 13 view .LVU185
 559 025a 13F4807F 		tst	r3, #256
 560 025e D0D1     		bne	.L32
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 561              		.loc 1 414 9 is_stmt 1 view .LVU186
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 562              		.loc 1 414 14 is_stmt 0 view .LVU187
 563 0260 FFF7FEFF 		bl	HAL_GetTick
 564              	.LVL36:
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 565              		.loc 1 414 28 view .LVU188
 566 0264 801B     		subs	r0, r0, r6
 414:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 567              		.loc 1 414 12 view .LVU189
 568 0266 0228     		cmp	r0, #2
 569 0268 F5D9     		bls	.L33
 416:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 570              		.loc 1 416 18 view .LVU190
 571 026a 0320     		movs	r0, #3
 572 026c B1E0     		b	.L3
 573              	.LVL37:
 574              	.L86:
 422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 575              		.loc 1 422 5 is_stmt 1 discriminator 1 view .LVU191
 576 026e 104A     		ldr	r2, .L93
 577 0270 136F     		ldr	r3, [r2, #112]
 578 0272 43F00103 		orr	r3, r3, #1
 579 0276 1367     		str	r3, [r2, #112]
 580 0278 D1E7     		b	.L36
 581              	.L87:
 422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 582              		.loc 1 422 5 discriminator 4 view .LVU192
 583 027a 0D4B     		ldr	r3, .L93
 584 027c 1A6F     		ldr	r2, [r3, #112]
 585 027e 42F00402 		orr	r2, r2, #4
 586 0282 1A67     		str	r2, [r3, #112]
 422:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 587              		.loc 1 422 5 discriminator 4 view .LVU193
 588 0284 1A6F     		ldr	r2, [r3, #112]
 589 0286 42F00102 		orr	r2, r2, #1
 590 028a 1A67     		str	r2, [r3, #112]
ARM GAS  /tmp/cctjnX0C.s 			page 20


 591 028c C7E7     		b	.L36
 592              	.L38:
 435:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else
 439:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 440:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 441:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 593              		.loc 1 441 7 view .LVU194
 594              		.loc 1 441 19 is_stmt 0 view .LVU195
 595 028e FFF7FEFF 		bl	HAL_GetTick
 596              	.LVL38:
 597 0292 0646     		mov	r6, r0
 598              	.LVL39:
 442:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 443:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 444:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 599              		.loc 1 444 7 is_stmt 1 view .LVU196
 600              	.L42:
 601              		.loc 1 444 13 view .LVU197
 602              		.loc 1 444 14 is_stmt 0 view .LVU198
 603 0294 064B     		ldr	r3, .L93
 604 0296 1B6F     		ldr	r3, [r3, #112]
 605              		.loc 1 444 13 view .LVU199
 606 0298 13F0020F 		tst	r3, #2
 607 029c 10D0     		beq	.L41
 445:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 446:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 608              		.loc 1 446 9 is_stmt 1 view .LVU200
 609              		.loc 1 446 14 is_stmt 0 view .LVU201
 610 029e FFF7FEFF 		bl	HAL_GetTick
 611              	.LVL40:
 612              		.loc 1 446 28 view .LVU202
 613 02a2 801B     		subs	r0, r0, r6
 614              		.loc 1 446 12 view .LVU203
 615 02a4 41F28833 		movw	r3, #5000
 616 02a8 9842     		cmp	r0, r3
 617 02aa F3D9     		bls	.L42
 447:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 448:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 618              		.loc 1 448 18 view .LVU204
 619 02ac 0320     		movs	r0, #3
 620 02ae 90E0     		b	.L3
 621              	.L94:
 622              		.align	2
 623              	.L93:
 624 02b0 00380240 		.word	1073887232
 625 02b4 00004742 		.word	1111949312
 626 02b8 800E4742 		.word	1111953024
 627 02bc 00700040 		.word	1073770496
 628              	.L41:
 449:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 450:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 451:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 452:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 453:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
ARM GAS  /tmp/cctjnX0C.s 			page 21


 454:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 629              		.loc 1 454 5 is_stmt 1 view .LVU205
 630              		.loc 1 454 8 is_stmt 0 view .LVU206
 631 02c0 EDB9     		cbnz	r5, .L88
 632              	.LVL41:
 633              	.L30:
 634              		.loc 1 454 8 view .LVU207
 635              	.LBE2:
 455:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 457:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 458:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 459:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 461:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 636              		.loc 1 461 3 is_stmt 1 view .LVU208
 462:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 637              		.loc 1 462 3 view .LVU209
 638              		.loc 1 462 30 is_stmt 0 view .LVU210
 639 02c2 A369     		ldr	r3, [r4, #24]
 640              		.loc 1 462 6 view .LVU211
 641 02c4 002B     		cmp	r3, #0
 642 02c6 00F08380 		beq	.L65
 463:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 464:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 465:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 643              		.loc 1 465 5 is_stmt 1 view .LVU212
 644              		.loc 1 465 9 is_stmt 0 view .LVU213
 645 02ca 494A     		ldr	r2, .L95
 646 02cc 9268     		ldr	r2, [r2, #8]
 647 02ce 02F00C02 		and	r2, r2, #12
 648              		.loc 1 465 8 view .LVU214
 649 02d2 082A     		cmp	r2, #8
 650 02d4 51D0     		beq	.L44
 466:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 467:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 651              		.loc 1 467 7 is_stmt 1 view .LVU215
 652              		.loc 1 467 10 is_stmt 0 view .LVU216
 653 02d6 022B     		cmp	r3, #2
 654 02d8 17D0     		beq	.L89
 468:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 469:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 470:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 475:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 476:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 478:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 479:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 480:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 481:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 482:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 484:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cctjnX0C.s 			page 22


 485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 486:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 487:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 488:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 489:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 490:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 491:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 493:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 498:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 499:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 500:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 502:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 503:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 505:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 507:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 508:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 509:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 510:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 511:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 512:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       else
 513:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 514:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 515:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 655              		.loc 1 515 9 is_stmt 1 view .LVU217
 656 02da 464B     		ldr	r3, .L95+4
 657 02dc 0022     		movs	r2, #0
 658 02de 1A60     		str	r2, [r3]
 516:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 517:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 518:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 659              		.loc 1 518 9 view .LVU218
 660              		.loc 1 518 21 is_stmt 0 view .LVU219
 661 02e0 FFF7FEFF 		bl	HAL_GetTick
 662              	.LVL42:
 663 02e4 0446     		mov	r4, r0
 664              	.LVL43:
 519:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 520:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 521:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 665              		.loc 1 521 9 is_stmt 1 view .LVU220
 666              	.L50:
 667              		.loc 1 521 15 view .LVU221
 668              		.loc 1 521 16 is_stmt 0 view .LVU222
 669 02e6 424B     		ldr	r3, .L95
 670 02e8 1B68     		ldr	r3, [r3]
 671              		.loc 1 521 15 view .LVU223
 672 02ea 13F0007F 		tst	r3, #33554432
 673 02ee 42D0     		beq	.L90
 522:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cctjnX0C.s 			page 23


 523:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 674              		.loc 1 523 11 is_stmt 1 view .LVU224
 675              		.loc 1 523 16 is_stmt 0 view .LVU225
 676 02f0 FFF7FEFF 		bl	HAL_GetTick
 677              	.LVL44:
 678              		.loc 1 523 30 view .LVU226
 679 02f4 001B     		subs	r0, r0, r4
 680              		.loc 1 523 14 view .LVU227
 681 02f6 0228     		cmp	r0, #2
 682 02f8 F5D9     		bls	.L50
 524:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 525:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 683              		.loc 1 525 20 view .LVU228
 684 02fa 0320     		movs	r0, #3
 685 02fc 69E0     		b	.L3
 686              	.LVL45:
 687              	.L88:
 688              	.LBB4:
 456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 689              		.loc 1 456 7 is_stmt 1 view .LVU229
 690 02fe 3C4A     		ldr	r2, .L95
 691 0300 136C     		ldr	r3, [r2, #64]
 692 0302 23F08053 		bic	r3, r3, #268435456
 693 0306 1364     		str	r3, [r2, #64]
 694 0308 DBE7     		b	.L30
 695              	.LVL46:
 696              	.L89:
 456:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 697              		.loc 1 456 7 is_stmt 0 view .LVU230
 698              	.LBE4:
 470:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 699              		.loc 1 470 9 is_stmt 1 view .LVU231
 471:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 700              		.loc 1 471 9 view .LVU232
 472:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 701              		.loc 1 472 9 view .LVU233
 473:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 702              		.loc 1 473 9 view .LVU234
 474:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 703              		.loc 1 474 9 view .LVU235
 477:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 704              		.loc 1 477 9 view .LVU236
 705 030a 3A4B     		ldr	r3, .L95+4
 706 030c 0022     		movs	r2, #0
 707 030e 1A60     		str	r2, [r3]
 480:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 708              		.loc 1 480 9 view .LVU237
 480:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 709              		.loc 1 480 21 is_stmt 0 view .LVU238
 710 0310 FFF7FEFF 		bl	HAL_GetTick
 711              	.LVL47:
 712 0314 0546     		mov	r5, r0
 713              	.LVL48:
 483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 714              		.loc 1 483 9 is_stmt 1 view .LVU239
 715              	.L46:
 483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cctjnX0C.s 			page 24


 716              		.loc 1 483 15 view .LVU240
 483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 717              		.loc 1 483 16 is_stmt 0 view .LVU241
 718 0316 364B     		ldr	r3, .L95
 719 0318 1B68     		ldr	r3, [r3]
 483:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 720              		.loc 1 483 15 view .LVU242
 721 031a 13F0007F 		tst	r3, #33554432
 722 031e 06D0     		beq	.L91
 485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 723              		.loc 1 485 11 is_stmt 1 view .LVU243
 485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 724              		.loc 1 485 16 is_stmt 0 view .LVU244
 725 0320 FFF7FEFF 		bl	HAL_GetTick
 726              	.LVL49:
 485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 727              		.loc 1 485 30 view .LVU245
 728 0324 401B     		subs	r0, r0, r5
 485:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 729              		.loc 1 485 14 view .LVU246
 730 0326 0228     		cmp	r0, #2
 731 0328 F5D9     		bls	.L46
 487:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 732              		.loc 1 487 20 view .LVU247
 733 032a 0320     		movs	r0, #3
 734 032c 51E0     		b	.L3
 735              	.L91:
 492:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 736              		.loc 1 492 9 is_stmt 1 view .LVU248
 737 032e E369     		ldr	r3, [r4, #28]
 738 0330 226A     		ldr	r2, [r4, #32]
 739 0332 1343     		orrs	r3, r3, r2
 740 0334 626A     		ldr	r2, [r4, #36]
 741 0336 43EA8213 		orr	r3, r3, r2, lsl #6
 742 033a A26A     		ldr	r2, [r4, #40]
 743 033c 5208     		lsrs	r2, r2, #1
 744 033e 013A     		subs	r2, r2, #1
 745 0340 43EA0243 		orr	r3, r3, r2, lsl #16
 746 0344 E26A     		ldr	r2, [r4, #44]
 747 0346 43EA0263 		orr	r3, r3, r2, lsl #24
 748 034a 294A     		ldr	r2, .L95
 749 034c 5360     		str	r3, [r2, #4]
 498:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 750              		.loc 1 498 9 view .LVU249
 751 034e 294B     		ldr	r3, .L95+4
 752 0350 0122     		movs	r2, #1
 753 0352 1A60     		str	r2, [r3]
 501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 754              		.loc 1 501 9 view .LVU250
 501:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 755              		.loc 1 501 21 is_stmt 0 view .LVU251
 756 0354 FFF7FEFF 		bl	HAL_GetTick
 757              	.LVL50:
 758 0358 0446     		mov	r4, r0
 759              	.LVL51:
 504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 760              		.loc 1 504 9 is_stmt 1 view .LVU252
ARM GAS  /tmp/cctjnX0C.s 			page 25


 761              	.L48:
 504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 762              		.loc 1 504 15 view .LVU253
 504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 763              		.loc 1 504 16 is_stmt 0 view .LVU254
 764 035a 254B     		ldr	r3, .L95
 765 035c 1B68     		ldr	r3, [r3]
 504:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 766              		.loc 1 504 15 view .LVU255
 767 035e 13F0007F 		tst	r3, #33554432
 768 0362 06D1     		bne	.L92
 506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 769              		.loc 1 506 11 is_stmt 1 view .LVU256
 506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 770              		.loc 1 506 16 is_stmt 0 view .LVU257
 771 0364 FFF7FEFF 		bl	HAL_GetTick
 772              	.LVL52:
 506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 773              		.loc 1 506 30 view .LVU258
 774 0368 001B     		subs	r0, r0, r4
 506:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           {
 775              		.loc 1 506 14 view .LVU259
 776 036a 0228     		cmp	r0, #2
 777 036c F5D9     		bls	.L48
 508:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 778              		.loc 1 508 20 view .LVU260
 779 036e 0320     		movs	r0, #3
 780 0370 2FE0     		b	.L3
 781              	.L92:
 526:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           }
 527:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 528:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 529:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 530:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else
 531:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 532:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 534:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 536:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 537:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       else
 538:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 539:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 541:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 542:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 549:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #else
 550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 553:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
ARM GAS  /tmp/cctjnX0C.s 			page 26


 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 555:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 556:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 557:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         {
 558:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 559:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 560:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 561:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 562:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 782              		.loc 1 563 10 view .LVU261
 783 0372 0020     		movs	r0, #0
 784 0374 2DE0     		b	.L3
 785              	.L90:
 786              		.loc 1 563 10 view .LVU262
 787 0376 0020     		movs	r0, #0
 788 0378 2BE0     		b	.L3
 789              	.LVL53:
 790              	.L44:
 533:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 791              		.loc 1 533 7 is_stmt 1 view .LVU263
 533:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 792              		.loc 1 533 10 is_stmt 0 view .LVU264
 793 037a 012B     		cmp	r3, #1
 794 037c 2BD0     		beq	.L69
 540:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 795              		.loc 1 540 9 is_stmt 1 view .LVU265
 540:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 796              		.loc 1 540 20 is_stmt 0 view .LVU266
 797 037e 1C4B     		ldr	r3, .L95
 798 0380 5B68     		ldr	r3, [r3, #4]
 799              	.LVL54:
 550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800              		.loc 1 550 9 is_stmt 1 view .LVU267
 551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 801              		.loc 1 551 14 is_stmt 0 view .LVU268
 802 0382 03F48001 		and	r1, r3, #4194304
 551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 803              		.loc 1 551 80 view .LVU269
 804 0386 E269     		ldr	r2, [r4, #28]
 550:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 805              		.loc 1 550 64 view .LVU270
 806 0388 9142     		cmp	r1, r2
 807 038a 26D1     		bne	.L70
 552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 808              		.loc 1 552 14 view .LVU271
 809 038c 03F03F02 		and	r2, r3, #63
 552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 810              		.loc 1 552 86 view .LVU272
 811 0390 216A     		ldr	r1, [r4, #32]
 551:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 812              		.loc 1 551 92 view .LVU273
 813 0392 8A42     		cmp	r2, r1
 814 0394 23D1     		bne	.L71
 553:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 815              		.loc 1 553 79 view .LVU274
 816 0396 616A     		ldr	r1, [r4, #36]
ARM GAS  /tmp/cctjnX0C.s 			page 27


 552:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 817              		.loc 1 552 111 view .LVU275
 818 0398 47F6C072 		movw	r2, #32704
 819 039c 1A40     		ands	r2, r2, r3
 820 039e B2EB811F 		cmp	r2, r1, lsl #6
 821 03a2 1ED1     		bne	.L72
 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 822              		.loc 1 554 14 view .LVU276
 823 03a4 03F44031 		and	r1, r3, #196608
 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 824              		.loc 1 554 81 view .LVU277
 825 03a8 A26A     		ldr	r2, [r4, #40]
 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 826              		.loc 1 554 87 view .LVU278
 827 03aa 5208     		lsrs	r2, r2, #1
 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 828              		.loc 1 554 94 view .LVU279
 829 03ac 013A     		subs	r2, r2, #1
 553:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 830              		.loc 1 553 111 view .LVU280
 831 03ae B1EB024F 		cmp	r1, r2, lsl #16
 832 03b2 18D1     		bne	.L73
 555:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 833              		.loc 1 555 14 view .LVU281
 834 03b4 03F07063 		and	r3, r3, #251658240
 835              	.LVL55:
 555:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 836              		.loc 1 555 79 view .LVU282
 837 03b8 E26A     		ldr	r2, [r4, #44]
 554:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 838              		.loc 1 554 126 view .LVU283
 839 03ba B3EB026F 		cmp	r3, r2, lsl #24
 840 03be 14D1     		bne	.L74
 841              		.loc 1 563 10 view .LVU284
 842 03c0 0020     		movs	r0, #0
 843 03c2 06E0     		b	.L3
 844              	.LVL56:
 845              	.L52:
 846              	.LCFI2:
 847              		.cfi_def_cfa_offset 0
 848              		.cfi_restore 4
 849              		.cfi_restore 5
 850              		.cfi_restore 6
 851              		.cfi_restore 14
 226:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 852              		.loc 1 226 12 view .LVU285
 853 03c4 0120     		movs	r0, #1
 854              	.LVL57:
 564:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 855              		.loc 1 564 1 view .LVU286
 856 03c6 7047     		bx	lr
 857              	.LVL58:
 858              	.L82:
 859              	.LCFI3:
 860              		.cfi_def_cfa_offset 24
 861              		.cfi_offset 4, -16
 862              		.cfi_offset 5, -12
ARM GAS  /tmp/cctjnX0C.s 			page 28


 863              		.cfi_offset 6, -8
 864              		.cfi_offset 14, -4
 242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 865              		.loc 1 242 16 view .LVU287
 866 03c8 0120     		movs	r0, #1
 867              	.LVL59:
 242:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 868              		.loc 1 242 16 view .LVU288
 869 03ca 02E0     		b	.L3
 870              	.L56:
 295:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 871              		.loc 1 295 16 view .LVU289
 872 03cc 0120     		movs	r0, #1
 873 03ce 00E0     		b	.L3
 874              	.L65:
 563:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 875              		.loc 1 563 10 view .LVU290
 876 03d0 0020     		movs	r0, #0
 877              	.LVL60:
 878              	.L3:
 879              		.loc 1 564 1 view .LVU291
 880 03d2 02B0     		add	sp, sp, #8
 881              	.LCFI4:
 882              		.cfi_remember_state
 883              		.cfi_def_cfa_offset 16
 884              		@ sp needed
 885 03d4 70BD     		pop	{r4, r5, r6, pc}
 886              	.LVL61:
 887              	.L69:
 888              	.LCFI5:
 889              		.cfi_restore_state
 535:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 890              		.loc 1 535 16 view .LVU292
 891 03d6 0120     		movs	r0, #1
 892 03d8 FBE7     		b	.L3
 893              	.LVL62:
 894              	.L70:
 558:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 895              		.loc 1 558 18 view .LVU293
 896 03da 0120     		movs	r0, #1
 897 03dc F9E7     		b	.L3
 898              	.L71:
 899 03de 0120     		movs	r0, #1
 900 03e0 F7E7     		b	.L3
 901              	.L72:
 902 03e2 0120     		movs	r0, #1
 903 03e4 F5E7     		b	.L3
 904              	.L73:
 905 03e6 0120     		movs	r0, #1
 906 03e8 F3E7     		b	.L3
 907              	.LVL63:
 908              	.L74:
 558:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         }
 909              		.loc 1 558 18 view .LVU294
 910 03ea 0120     		movs	r0, #1
 911 03ec F1E7     		b	.L3
 912              	.L96:
ARM GAS  /tmp/cctjnX0C.s 			page 29


 913 03ee 00BF     		.align	2
 914              	.L95:
 915 03f0 00380240 		.word	1073887232
 916 03f4 60004742 		.word	1111949408
 917              		.cfi_endproc
 918              	.LFE240:
 920              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 921              		.align	1
 922              		.global	HAL_RCC_MCOConfig
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	HAL_RCC_MCOConfig:
 929              	.LVL64:
 930              	.LFB242:
 565:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 566:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 567:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 569:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 571:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 573:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 579:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 580:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 581:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 582:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 584:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 585:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 586:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 589:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 590:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 591:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLaten
 592:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 593:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 594:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 595:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 596:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 597:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 598:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 599:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 600:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 601:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 605:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
ARM GAS  /tmp/cctjnX0C.s 			page 30


 606:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 607:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 608:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 609:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 611:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 612:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 614:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 615:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 618:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 619:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 620:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 621:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 622:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 623:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 625:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 626:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 629:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 630:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 631:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 632:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 634:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 635:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 636:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 637:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 638:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 640:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 641:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 642:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 644:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 645:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 646:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 647:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 649:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 650:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 652:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 654:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 658:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 659:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 662:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  /tmp/cctjnX0C.s 			page 31


 663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 664:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 667:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     else
 668:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 669:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 671:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 672:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 673:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 674:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 675:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 676:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 677:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 678:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 680:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 682:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 684:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 685:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 686:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 687:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 688:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 689:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 690:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 692:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 693:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 695:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 696:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 699:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 700:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 701:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 702:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 703:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 704:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 706:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 707:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 709:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 710:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 711:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 713:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 714:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 716:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 717:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 718:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
ARM GAS  /tmp/cctjnX0C.s 			page 32


 720:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 721:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 722:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 723:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 724:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 725:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 726:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 727:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 728:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 729:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 730:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 731:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 733:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 734:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 735:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 736:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 737:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 739:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 740:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 741:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 742:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 743:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 744:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 745:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 746:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 747:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 751:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 755:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 760:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 764:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 766:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 774:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 775:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/cctjnX0C.s 			page 33


 931              		.loc 1 776 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 32
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935              		.loc 1 776 1 is_stmt 0 view .LVU296
 936 0000 70B5     		push	{r4, r5, r6, lr}
 937              	.LCFI6:
 938              		.cfi_def_cfa_offset 16
 939              		.cfi_offset 4, -16
 940              		.cfi_offset 5, -12
 941              		.cfi_offset 6, -8
 942              		.cfi_offset 14, -4
 943 0002 88B0     		sub	sp, sp, #32
 944              	.LCFI7:
 945              		.cfi_def_cfa_offset 48
 946 0004 0C46     		mov	r4, r1
 947 0006 1546     		mov	r5, r2
 777:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 948              		.loc 1 777 3 is_stmt 1 view .LVU297
 778:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 779:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 949              		.loc 1 779 3 view .LVU298
 780:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 950              		.loc 1 780 3 view .LVU299
 781:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 782:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_MCOx == RCC_MCO1)
 951              		.loc 1 782 3 view .LVU300
 952              		.loc 1 782 6 is_stmt 0 view .LVU301
 953 0008 00BB     		cbnz	r0, .L98
 783:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 784:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 954              		.loc 1 784 5 is_stmt 1 view .LVU302
 785:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 786:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 787:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 955              		.loc 1 787 5 view .LVU303
 956              	.LBB5:
 957              		.loc 1 787 5 view .LVU304
 958 000a 0023     		movs	r3, #0
 959 000c 0193     		str	r3, [sp, #4]
 960              		.loc 1 787 5 view .LVU305
 961 000e 204E     		ldr	r6, .L101
 962 0010 326B     		ldr	r2, [r6, #48]
 963              	.LVL65:
 964              		.loc 1 787 5 is_stmt 0 view .LVU306
 965 0012 42F00102 		orr	r2, r2, #1
 966 0016 3263     		str	r2, [r6, #48]
 967              		.loc 1 787 5 is_stmt 1 view .LVU307
 968 0018 326B     		ldr	r2, [r6, #48]
 969 001a 02F00102 		and	r2, r2, #1
 970 001e 0192     		str	r2, [sp, #4]
 971              		.loc 1 787 5 view .LVU308
 972 0020 019A     		ldr	r2, [sp, #4]
 973              	.LBE5:
 974              		.loc 1 787 5 view .LVU309
 788:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 789:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
ARM GAS  /tmp/cctjnX0C.s 			page 34


 790:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 975              		.loc 1 790 5 view .LVU310
 976              		.loc 1 790 25 is_stmt 0 view .LVU311
 977 0022 4FF48072 		mov	r2, #256
 978 0026 0392     		str	r2, [sp, #12]
 791:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 979              		.loc 1 791 5 is_stmt 1 view .LVU312
 980              		.loc 1 791 26 is_stmt 0 view .LVU313
 981 0028 0222     		movs	r2, #2
 982 002a 0492     		str	r2, [sp, #16]
 792:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 983              		.loc 1 792 5 is_stmt 1 view .LVU314
 984              		.loc 1 792 27 is_stmt 0 view .LVU315
 985 002c 0322     		movs	r2, #3
 986 002e 0692     		str	r2, [sp, #24]
 793:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 987              		.loc 1 793 5 is_stmt 1 view .LVU316
 988              		.loc 1 793 26 is_stmt 0 view .LVU317
 989 0030 0593     		str	r3, [sp, #20]
 794:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 990              		.loc 1 794 5 is_stmt 1 view .LVU318
 991              		.loc 1 794 31 is_stmt 0 view .LVU319
 992 0032 0793     		str	r3, [sp, #28]
 795:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 993              		.loc 1 795 5 is_stmt 1 view .LVU320
 994 0034 03A9     		add	r1, sp, #12
 995              	.LVL66:
 996              		.loc 1 795 5 is_stmt 0 view .LVU321
 997 0036 1748     		ldr	r0, .L101+4
 998              	.LVL67:
 999              		.loc 1 795 5 view .LVU322
 1000 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 1001              	.LVL68:
 796:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 797:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1002              		.loc 1 798 5 is_stmt 1 view .LVU323
 1003 003c B368     		ldr	r3, [r6, #8]
 1004 003e 23F0EC63 		bic	r3, r3, #123731968
 1005 0042 2C43     		orrs	r4, r4, r5
 1006              	.LVL69:
 1007              		.loc 1 798 5 is_stmt 0 view .LVU324
 1008 0044 1C43     		orrs	r4, r4, r3
 1009 0046 B460     		str	r4, [r6, #8]
 1010              	.L97:
 799:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 800:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 802:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 803:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 804:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 805:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 806:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else
 807:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 808:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 810:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
ARM GAS  /tmp/cctjnX0C.s 			page 35


 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 812:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 813:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 820:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 821:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 824:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 826:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 827:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 828:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 829:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 830:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1011              		.loc 1 830 1 view .LVU325
 1012 0048 08B0     		add	sp, sp, #32
 1013              	.LCFI8:
 1014              		.cfi_remember_state
 1015              		.cfi_def_cfa_offset 16
 1016              		@ sp needed
 1017 004a 70BD     		pop	{r4, r5, r6, pc}
 1018              	.LVL70:
 1019              	.L98:
 1020              	.LCFI9:
 1021              		.cfi_restore_state
 808:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1022              		.loc 1 808 5 is_stmt 1 view .LVU326
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1023              		.loc 1 811 5 view .LVU327
 1024              	.LBB6:
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1025              		.loc 1 811 5 view .LVU328
 1026 004c 0023     		movs	r3, #0
 1027 004e 0293     		str	r3, [sp, #8]
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1028              		.loc 1 811 5 view .LVU329
 1029 0050 0F4E     		ldr	r6, .L101
 1030 0052 326B     		ldr	r2, [r6, #48]
 1031              	.LVL71:
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1032              		.loc 1 811 5 is_stmt 0 view .LVU330
 1033 0054 42F00402 		orr	r2, r2, #4
 1034 0058 3263     		str	r2, [r6, #48]
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1035              		.loc 1 811 5 is_stmt 1 view .LVU331
 1036 005a 326B     		ldr	r2, [r6, #48]
 1037 005c 02F00402 		and	r2, r2, #4
 1038 0060 0292     		str	r2, [sp, #8]
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1039              		.loc 1 811 5 view .LVU332
 1040 0062 029A     		ldr	r2, [sp, #8]
ARM GAS  /tmp/cctjnX0C.s 			page 36


 1041              	.LBE6:
 811:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1042              		.loc 1 811 5 view .LVU333
 814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1043              		.loc 1 814 5 view .LVU334
 814:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1044              		.loc 1 814 25 is_stmt 0 view .LVU335
 1045 0064 4FF40072 		mov	r2, #512
 1046 0068 0392     		str	r2, [sp, #12]
 815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1047              		.loc 1 815 5 is_stmt 1 view .LVU336
 815:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1048              		.loc 1 815 26 is_stmt 0 view .LVU337
 1049 006a 0222     		movs	r2, #2
 1050 006c 0492     		str	r2, [sp, #16]
 816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1051              		.loc 1 816 5 is_stmt 1 view .LVU338
 816:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1052              		.loc 1 816 27 is_stmt 0 view .LVU339
 1053 006e 0322     		movs	r2, #3
 1054 0070 0692     		str	r2, [sp, #24]
 817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1055              		.loc 1 817 5 is_stmt 1 view .LVU340
 817:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1056              		.loc 1 817 26 is_stmt 0 view .LVU341
 1057 0072 0593     		str	r3, [sp, #20]
 818:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1058              		.loc 1 818 5 is_stmt 1 view .LVU342
 818:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1059              		.loc 1 818 31 is_stmt 0 view .LVU343
 1060 0074 0793     		str	r3, [sp, #28]
 819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1061              		.loc 1 819 5 is_stmt 1 view .LVU344
 1062 0076 03A9     		add	r1, sp, #12
 1063              	.LVL72:
 819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1064              		.loc 1 819 5 is_stmt 0 view .LVU345
 1065 0078 0748     		ldr	r0, .L101+8
 1066              	.LVL73:
 819:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1067              		.loc 1 819 5 view .LVU346
 1068 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1069              	.LVL74:
 822:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1070              		.loc 1 822 5 is_stmt 1 view .LVU347
 1071 007e B368     		ldr	r3, [r6, #8]
 1072 0080 23F07843 		bic	r3, r3, #-134217728
 1073 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 1074              	.LVL75:
 822:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1075              		.loc 1 822 5 is_stmt 0 view .LVU348
 1076 0088 1C43     		orrs	r4, r4, r3
 1077 008a B460     		str	r4, [r6, #8]
 1078              		.loc 1 830 1 view .LVU349
 1079 008c DCE7     		b	.L97
 1080              	.L102:
 1081 008e 00BF     		.align	2
ARM GAS  /tmp/cctjnX0C.s 			page 37


 1082              	.L101:
 1083 0090 00380240 		.word	1073887232
 1084 0094 00000240 		.word	1073872896
 1085 0098 00080240 		.word	1073874944
 1086              		.cfi_endproc
 1087              	.LFE242:
 1089              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1090              		.align	1
 1091              		.global	HAL_RCC_EnableCSS
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1095              		.fpu fpv4-sp-d16
 1097              	HAL_RCC_EnableCSS:
 1098              	.LFB243:
 831:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 832:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 833:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 834:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 836:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 839:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 842:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1099              		.loc 1 842 1 is_stmt 1 view -0
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 0
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 843:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1104              		.loc 1 843 3 view .LVU351
 1105              		.loc 1 843 38 is_stmt 0 view .LVU352
 1106 0000 014B     		ldr	r3, .L104
 1107 0002 0122     		movs	r2, #1
 1108 0004 1A60     		str	r2, [r3]
 844:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1109              		.loc 1 844 1 view .LVU353
 1110 0006 7047     		bx	lr
 1111              	.L105:
 1112              		.align	2
 1113              	.L104:
 1114 0008 4C004742 		.word	1111949388
 1115              		.cfi_endproc
 1116              	.LFE243:
 1118              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1119              		.align	1
 1120              		.global	HAL_RCC_DisableCSS
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1124              		.fpu fpv4-sp-d16
 1126              	HAL_RCC_DisableCSS:
 1127              	.LFB244:
 845:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/cctjnX0C.s 			page 38


 846:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 848:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 849:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 850:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 851:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1128              		.loc 1 851 1 is_stmt 1 view -0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132              		@ link register save eliminated.
 852:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1133              		.loc 1 852 3 view .LVU355
 1134              		.loc 1 852 38 is_stmt 0 view .LVU356
 1135 0000 014B     		ldr	r3, .L107
 1136 0002 0022     		movs	r2, #0
 1137 0004 1A60     		str	r2, [r3]
 853:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1138              		.loc 1 853 1 view .LVU357
 1139 0006 7047     		bx	lr
 1140              	.L108:
 1141              		.align	2
 1142              	.L107:
 1143 0008 4C004742 		.word	1111949388
 1144              		.cfi_endproc
 1145              	.LFE244:
 1147              		.global	__aeabi_uldivmod
 1148              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1149              		.align	1
 1150              		.weak	HAL_RCC_GetSysClockFreq
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1154              		.fpu fpv4-sp-d16
 1156              	HAL_RCC_GetSysClockFreq:
 1157              	.LFB245:
 854:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 855:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 856:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 857:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 858:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 859:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 860:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 861:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 862:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 867:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 868:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 870:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 871:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 872:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 874:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
ARM GAS  /tmp/cctjnX0C.s 			page 39


 875:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 876:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 877:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 878:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 879:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 882:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 883:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 884:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 885:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 886:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1158              		.loc 1 886 1 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1163              	.LCFI10:
 1164              		.cfi_def_cfa_offset 24
 1165              		.cfi_offset 3, -24
 1166              		.cfi_offset 4, -20
 1167              		.cfi_offset 5, -16
 1168              		.cfi_offset 6, -12
 1169              		.cfi_offset 7, -8
 1170              		.cfi_offset 14, -4
 887:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U;
 1171              		.loc 1 887 3 view .LVU359
 1172              	.LVL76:
 888:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllvco = 0U;
 1173              		.loc 1 888 3 view .LVU360
 889:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllp = 0U;
 1174              		.loc 1 889 3 view .LVU361
 890:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1175              		.loc 1 890 3 view .LVU362
 891:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 892:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1176              		.loc 1 893 3 view .LVU363
 1177              		.loc 1 893 14 is_stmt 0 view .LVU364
 1178 0002 244B     		ldr	r3, .L116
 1179 0004 9B68     		ldr	r3, [r3, #8]
 1180              		.loc 1 893 21 view .LVU365
 1181 0006 03F00C03 		and	r3, r3, #12
 1182              		.loc 1 893 3 view .LVU366
 1183 000a 042B     		cmp	r3, #4
 1184 000c 3DD0     		beq	.L113
 1185 000e 082B     		cmp	r3, #8
 1186 0010 3DD1     		bne	.L114
 894:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 895:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 896:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 897:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 898:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       break;
 899:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 900:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 901:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
ARM GAS  /tmp/cctjnX0C.s 			page 40


 903:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       break;
 904:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 905:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 906:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 907:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 908:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 909:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1187              		.loc 1 909 7 is_stmt 1 view .LVU367
 1188              		.loc 1 909 17 is_stmt 0 view .LVU368
 1189 0012 204B     		ldr	r3, .L116
 1190 0014 5A68     		ldr	r2, [r3, #4]
 1191              		.loc 1 909 12 view .LVU369
 1192 0016 02F03F02 		and	r2, r2, #63
 1193              	.LVL77:
 910:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1194              		.loc 1 910 7 is_stmt 1 view .LVU370
 1195              		.loc 1 910 11 is_stmt 0 view .LVU371
 1196 001a 5B68     		ldr	r3, [r3, #4]
 1197              		.loc 1 910 10 view .LVU372
 1198 001c 13F4800F 		tst	r3, #4194304
 1199 0020 12D0     		beq	.L111
 911:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 912:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 913:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 1200              		.loc 1 913 9 is_stmt 1 view .LVU373
 1201              		.loc 1 913 70 is_stmt 0 view .LVU374
 1202 0022 1C4B     		ldr	r3, .L116
 1203 0024 5968     		ldr	r1, [r3, #4]
 1204              		.loc 1 913 55 view .LVU375
 1205 0026 C1F38811 		ubfx	r1, r1, #6, #9
 1206              		.loc 1 913 128 view .LVU376
 1207 002a 0023     		movs	r3, #0
 1208 002c 1A48     		ldr	r0, .L116+4
 1209 002e A1FB0001 		umull	r0, r1, r1, r0
 1210 0032 FFF7FEFF 		bl	__aeabi_uldivmod
 1211              	.LVL78:
 1212              	.L112:
 914:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 915:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       else
 916:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 917:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 919:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 920:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 1213              		.loc 1 920 7 is_stmt 1 view .LVU377
 1214              		.loc 1 920 21 is_stmt 0 view .LVU378
 1215 0036 174B     		ldr	r3, .L116
 1216 0038 5B68     		ldr	r3, [r3, #4]
 1217              		.loc 1 920 51 view .LVU379
 1218 003a C3F30143 		ubfx	r3, r3, #16, #2
 1219              		.loc 1 920 76 view .LVU380
 1220 003e 0133     		adds	r3, r3, #1
 1221              		.loc 1 920 12 view .LVU381
 1222 0040 5B00     		lsls	r3, r3, #1
 1223              	.LVL79:
 921:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 922:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco / pllp;
ARM GAS  /tmp/cctjnX0C.s 			page 41


 1224              		.loc 1 922 7 is_stmt 1 view .LVU382
 1225              		.loc 1 922 20 is_stmt 0 view .LVU383
 1226 0042 B0FBF3F0 		udiv	r0, r0, r3
 1227              	.LVL80:
 923:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1228              		.loc 1 923 7 is_stmt 1 view .LVU384
 1229 0046 23E0     		b	.L109
 1230              	.LVL81:
 1231              	.L111:
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1232              		.loc 1 918 9 view .LVU385
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1233              		.loc 1 918 70 is_stmt 0 view .LVU386
 1234 0048 124B     		ldr	r3, .L116
 1235 004a 5B68     		ldr	r3, [r3, #4]
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1236              		.loc 1 918 55 view .LVU387
 1237 004c C3F38813 		ubfx	r3, r3, #6, #9
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1238              		.loc 1 918 52 view .LVU388
 1239 0050 5C01     		lsls	r4, r3, #5
 1240 0052 0025     		movs	r5, #0
 1241 0054 E41A     		subs	r4, r4, r3
 1242 0056 65F10005 		sbc	r5, r5, #0
 1243 005a AE01     		lsls	r6, r5, #6
 1244 005c 46EA9466 		orr	r6, r6, r4, lsr #26
 1245 0060 A701     		lsls	r7, r4, #6
 1246 0062 381B     		subs	r0, r7, r4
 1247 0064 66EB0501 		sbc	r1, r6, r5
 1248 0068 CC00     		lsls	r4, r1, #3
 1249 006a 44EA5074 		orr	r4, r4, r0, lsr #29
 1250 006e C500     		lsls	r5, r0, #3
 1251 0070 E818     		adds	r0, r5, r3
 1252 0072 44F10001 		adc	r1, r4, #0
 1253 0076 8B02     		lsls	r3, r1, #10
 1254 0078 43EA9053 		orr	r3, r3, r0, lsr #22
 1255 007c 8402     		lsls	r4, r0, #10
 1256 007e 2046     		mov	r0, r4
 1257 0080 1946     		mov	r1, r3
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1258              		.loc 1 918 128 view .LVU389
 1259 0082 0023     		movs	r3, #0
 1260 0084 FFF7FEFF 		bl	__aeabi_uldivmod
 1261              	.LVL82:
 918:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1262              		.loc 1 918 128 view .LVU390
 1263 0088 D5E7     		b	.L112
 1264              	.LVL83:
 1265              	.L113:
 902:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1266              		.loc 1 902 20 view .LVU391
 1267 008a 0348     		ldr	r0, .L116+4
 1268 008c 00E0     		b	.L109
 1269              	.L114:
 893:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1270              		.loc 1 893 3 view .LVU392
 1271 008e 0348     		ldr	r0, .L116+8
ARM GAS  /tmp/cctjnX0C.s 			page 42


 1272              	.LVL84:
 924:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 925:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     default:
 926:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 927:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 928:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       break;
 929:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 930:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 931:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1273              		.loc 1 931 3 is_stmt 1 view .LVU393
 1274              	.L109:
 932:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1275              		.loc 1 932 1 is_stmt 0 view .LVU394
 1276 0090 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1277              	.L117:
 1278 0092 00BF     		.align	2
 1279              	.L116:
 1280 0094 00380240 		.word	1073887232
 1281 0098 40787D01 		.word	25000000
 1282 009c 0024F400 		.word	16000000
 1283              		.cfi_endproc
 1284              	.LFE245:
 1286              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1287              		.align	1
 1288              		.global	HAL_RCC_ClockConfig
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1292              		.fpu fpv4-sp-d16
 1294              	HAL_RCC_ClockConfig:
 1295              	.LVL85:
 1296              	.LFB241:
 592:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1297              		.loc 1 592 1 is_stmt 1 view -0
 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 0
 1300              		@ frame_needed = 0, uses_anonymous_args = 0
 593:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1301              		.loc 1 593 3 view .LVU396
 596:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1302              		.loc 1 596 3 view .LVU397
 596:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1303              		.loc 1 596 6 is_stmt 0 view .LVU398
 1304 0000 0028     		cmp	r0, #0
 1305 0002 00F09B80 		beq	.L133
 592:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1306              		.loc 1 592 1 view .LVU399
 1307 0006 70B5     		push	{r4, r5, r6, lr}
 1308              	.LCFI11:
 1309              		.cfi_def_cfa_offset 16
 1310              		.cfi_offset 4, -16
 1311              		.cfi_offset 5, -12
 1312              		.cfi_offset 6, -8
 1313              		.cfi_offset 14, -4
 1314 0008 0D46     		mov	r5, r1
 1315 000a 0446     		mov	r4, r0
 602:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
ARM GAS  /tmp/cctjnX0C.s 			page 43


 1316              		.loc 1 602 3 is_stmt 1 view .LVU400
 603:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1317              		.loc 1 603 3 view .LVU401
 610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1318              		.loc 1 610 3 view .LVU402
 610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1319              		.loc 1 610 18 is_stmt 0 view .LVU403
 1320 000c 4F4B     		ldr	r3, .L146
 1321 000e 1B68     		ldr	r3, [r3]
 1322 0010 03F00703 		and	r3, r3, #7
 610:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1323              		.loc 1 610 6 view .LVU404
 1324 0014 8B42     		cmp	r3, r1
 1325 0016 08D2     		bcs	.L120
 613:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1326              		.loc 1 613 5 is_stmt 1 view .LVU405
 1327 0018 CBB2     		uxtb	r3, r1
 1328 001a 4C4A     		ldr	r2, .L146
 1329 001c 1370     		strb	r3, [r2]
 617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1330              		.loc 1 617 5 view .LVU406
 617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1331              		.loc 1 617 9 is_stmt 0 view .LVU407
 1332 001e 1368     		ldr	r3, [r2]
 1333 0020 03F00703 		and	r3, r3, #7
 617:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1334              		.loc 1 617 8 view .LVU408
 1335 0024 8B42     		cmp	r3, r1
 1336 0026 40F08B80 		bne	.L134
 1337              	.L120:
 624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1338              		.loc 1 624 3 is_stmt 1 view .LVU409
 624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1339              		.loc 1 624 26 is_stmt 0 view .LVU410
 1340 002a 2368     		ldr	r3, [r4]
 624:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1341              		.loc 1 624 6 view .LVU411
 1342 002c 13F0020F 		tst	r3, #2
 1343 0030 17D0     		beq	.L121
 628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1344              		.loc 1 628 5 is_stmt 1 view .LVU412
 628:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1345              		.loc 1 628 8 is_stmt 0 view .LVU413
 1346 0032 13F0040F 		tst	r3, #4
 1347 0036 04D0     		beq	.L122
 630:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 1348              		.loc 1 630 7 is_stmt 1 view .LVU414
 1349 0038 454A     		ldr	r2, .L146+4
 1350 003a 9368     		ldr	r3, [r2, #8]
 1351 003c 43F4E053 		orr	r3, r3, #7168
 1352 0040 9360     		str	r3, [r2, #8]
 1353              	.L122:
 633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1354              		.loc 1 633 5 view .LVU415
 633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1355              		.loc 1 633 28 is_stmt 0 view .LVU416
 1356 0042 2368     		ldr	r3, [r4]
ARM GAS  /tmp/cctjnX0C.s 			page 44


 633:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1357              		.loc 1 633 8 view .LVU417
 1358 0044 13F0080F 		tst	r3, #8
 1359 0048 04D0     		beq	.L123
 635:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 1360              		.loc 1 635 7 is_stmt 1 view .LVU418
 1361 004a 414A     		ldr	r2, .L146+4
 1362 004c 9368     		ldr	r3, [r2, #8]
 1363 004e 43F46043 		orr	r3, r3, #57344
 1364 0052 9360     		str	r3, [r2, #8]
 1365              	.L123:
 638:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1366              		.loc 1 638 5 view .LVU419
 639:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1367              		.loc 1 639 5 view .LVU420
 1368 0054 3E4A     		ldr	r2, .L146+4
 1369 0056 9368     		ldr	r3, [r2, #8]
 1370 0058 23F0F003 		bic	r3, r3, #240
 1371 005c A168     		ldr	r1, [r4, #8]
 1372              	.LVL86:
 639:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1373              		.loc 1 639 5 is_stmt 0 view .LVU421
 1374 005e 0B43     		orrs	r3, r3, r1
 1375 0060 9360     		str	r3, [r2, #8]
 1376              	.L121:
 643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1377              		.loc 1 643 3 is_stmt 1 view .LVU422
 643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1378              		.loc 1 643 26 is_stmt 0 view .LVU423
 1379 0062 2368     		ldr	r3, [r4]
 643:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1380              		.loc 1 643 6 view .LVU424
 1381 0064 13F0010F 		tst	r3, #1
 1382 0068 32D0     		beq	.L124
 645:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1383              		.loc 1 645 5 is_stmt 1 view .LVU425
 648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1384              		.loc 1 648 5 view .LVU426
 648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1385              		.loc 1 648 26 is_stmt 0 view .LVU427
 1386 006a 6368     		ldr	r3, [r4, #4]
 648:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1387              		.loc 1 648 8 view .LVU428
 1388 006c 012B     		cmp	r3, #1
 1389 006e 21D0     		beq	.L144
 657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1390              		.loc 1 657 10 is_stmt 1 view .LVU429
 657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1391              		.loc 1 657 77 is_stmt 0 view .LVU430
 1392 0070 9A1E     		subs	r2, r3, #2
 657:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1393              		.loc 1 657 13 view .LVU431
 1394 0072 012A     		cmp	r2, #1
 1395 0074 25D9     		bls	.L145
 670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1396              		.loc 1 670 7 is_stmt 1 view .LVU432
 670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  /tmp/cctjnX0C.s 			page 45


 1397              		.loc 1 670 11 is_stmt 0 view .LVU433
 1398 0076 364A     		ldr	r2, .L146+4
 1399 0078 1268     		ldr	r2, [r2]
 670:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1400              		.loc 1 670 10 view .LVU434
 1401 007a 12F0020F 		tst	r2, #2
 1402 007e 61D0     		beq	.L137
 1403              	.L126:
 676:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1404              		.loc 1 676 5 is_stmt 1 view .LVU435
 1405 0080 3349     		ldr	r1, .L146+4
 1406 0082 8A68     		ldr	r2, [r1, #8]
 1407 0084 22F00302 		bic	r2, r2, #3
 1408 0088 1343     		orrs	r3, r3, r2
 1409 008a 8B60     		str	r3, [r1, #8]
 679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1410              		.loc 1 679 5 view .LVU436
 679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1411              		.loc 1 679 17 is_stmt 0 view .LVU437
 1412 008c FFF7FEFF 		bl	HAL_GetTick
 1413              	.LVL87:
 679:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1414              		.loc 1 679 17 view .LVU438
 1415 0090 0646     		mov	r6, r0
 1416              	.LVL88:
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1417              		.loc 1 681 5 is_stmt 1 view .LVU439
 1418              	.L128:
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1419              		.loc 1 681 11 view .LVU440
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1420              		.loc 1 681 12 is_stmt 0 view .LVU441
 1421 0092 2F4B     		ldr	r3, .L146+4
 1422 0094 9B68     		ldr	r3, [r3, #8]
 1423 0096 03F00C03 		and	r3, r3, #12
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1424              		.loc 1 681 63 view .LVU442
 1425 009a 6268     		ldr	r2, [r4, #4]
 681:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1426              		.loc 1 681 11 view .LVU443
 1427 009c B3EB820F 		cmp	r3, r2, lsl #2
 1428 00a0 16D0     		beq	.L124
 683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1429              		.loc 1 683 7 is_stmt 1 view .LVU444
 683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1430              		.loc 1 683 12 is_stmt 0 view .LVU445
 1431 00a2 FFF7FEFF 		bl	HAL_GetTick
 1432              	.LVL89:
 683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1433              		.loc 1 683 26 view .LVU446
 1434 00a6 801B     		subs	r0, r0, r6
 683:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1435              		.loc 1 683 10 view .LVU447
 1436 00a8 41F28833 		movw	r3, #5000
 1437 00ac 9842     		cmp	r0, r3
 1438 00ae F0D9     		bls	.L128
 685:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
ARM GAS  /tmp/cctjnX0C.s 			page 46


 1439              		.loc 1 685 16 view .LVU448
 1440 00b0 0320     		movs	r0, #3
 1441 00b2 42E0     		b	.L119
 1442              	.LVL90:
 1443              	.L144:
 651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1444              		.loc 1 651 7 is_stmt 1 view .LVU449
 651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1445              		.loc 1 651 11 is_stmt 0 view .LVU450
 1446 00b4 264A     		ldr	r2, .L146+4
 1447 00b6 1268     		ldr	r2, [r2]
 651:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1448              		.loc 1 651 10 view .LVU451
 1449 00b8 12F4003F 		tst	r2, #131072
 1450 00bc E0D1     		bne	.L126
 653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1451              		.loc 1 653 16 view .LVU452
 1452 00be 0120     		movs	r0, #1
 1453              	.LVL91:
 653:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1454              		.loc 1 653 16 view .LVU453
 1455 00c0 3BE0     		b	.L119
 1456              	.LVL92:
 1457              	.L145:
 661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1458              		.loc 1 661 7 is_stmt 1 view .LVU454
 661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1459              		.loc 1 661 11 is_stmt 0 view .LVU455
 1460 00c2 234A     		ldr	r2, .L146+4
 1461 00c4 1268     		ldr	r2, [r2]
 661:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       {
 1462              		.loc 1 661 10 view .LVU456
 1463 00c6 12F0007F 		tst	r2, #33554432
 1464 00ca D9D1     		bne	.L126
 663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1465              		.loc 1 663 16 view .LVU457
 1466 00cc 0120     		movs	r0, #1
 1467              	.LVL93:
 663:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1468              		.loc 1 663 16 view .LVU458
 1469 00ce 34E0     		b	.L119
 1470              	.L124:
 691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1471              		.loc 1 691 3 is_stmt 1 view .LVU459
 691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1472              		.loc 1 691 18 is_stmt 0 view .LVU460
 1473 00d0 1E4B     		ldr	r3, .L146
 1474 00d2 1B68     		ldr	r3, [r3]
 1475 00d4 03F00703 		and	r3, r3, #7
 691:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1476              		.loc 1 691 6 view .LVU461
 1477 00d8 AB42     		cmp	r3, r5
 1478 00da 07D9     		bls	.L130
 694:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1479              		.loc 1 694 5 is_stmt 1 view .LVU462
 1480 00dc EAB2     		uxtb	r2, r5
 1481 00de 1B4B     		ldr	r3, .L146
ARM GAS  /tmp/cctjnX0C.s 			page 47


 1482 00e0 1A70     		strb	r2, [r3]
 698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1483              		.loc 1 698 5 view .LVU463
 698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1484              		.loc 1 698 9 is_stmt 0 view .LVU464
 1485 00e2 1B68     		ldr	r3, [r3]
 1486 00e4 03F00703 		and	r3, r3, #7
 698:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     {
 1487              		.loc 1 698 8 view .LVU465
 1488 00e8 AB42     		cmp	r3, r5
 1489 00ea 2DD1     		bne	.L139
 1490              	.L130:
 705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1491              		.loc 1 705 3 is_stmt 1 view .LVU466
 705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1492              		.loc 1 705 26 is_stmt 0 view .LVU467
 1493 00ec 2368     		ldr	r3, [r4]
 705:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1494              		.loc 1 705 6 view .LVU468
 1495 00ee 13F0040F 		tst	r3, #4
 1496 00f2 06D0     		beq	.L131
 707:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1497              		.loc 1 707 5 is_stmt 1 view .LVU469
 708:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1498              		.loc 1 708 5 view .LVU470
 1499 00f4 164A     		ldr	r2, .L146+4
 1500 00f6 9368     		ldr	r3, [r2, #8]
 1501 00f8 23F4E053 		bic	r3, r3, #7168
 1502 00fc E168     		ldr	r1, [r4, #12]
 1503 00fe 0B43     		orrs	r3, r3, r1
 1504 0100 9360     		str	r3, [r2, #8]
 1505              	.L131:
 712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1506              		.loc 1 712 3 view .LVU471
 712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1507              		.loc 1 712 26 is_stmt 0 view .LVU472
 1508 0102 2368     		ldr	r3, [r4]
 712:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1509              		.loc 1 712 6 view .LVU473
 1510 0104 13F0080F 		tst	r3, #8
 1511 0108 07D0     		beq	.L132
 714:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1512              		.loc 1 714 5 is_stmt 1 view .LVU474
 715:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1513              		.loc 1 715 5 view .LVU475
 1514 010a 114A     		ldr	r2, .L146+4
 1515 010c 9368     		ldr	r3, [r2, #8]
 1516 010e 23F46043 		bic	r3, r3, #57344
 1517 0112 2169     		ldr	r1, [r4, #16]
 1518 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1519 0118 9360     		str	r3, [r2, #8]
 1520              	.L132:
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1521              		.loc 1 719 3 view .LVU476
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1522              		.loc 1 719 21 is_stmt 0 view .LVU477
 1523 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
ARM GAS  /tmp/cctjnX0C.s 			page 48


 1524              	.LVL94:
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1525              		.loc 1 719 68 view .LVU478
 1526 011e 0C4B     		ldr	r3, .L146+4
 1527 0120 9B68     		ldr	r3, [r3, #8]
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1528              		.loc 1 719 92 view .LVU479
 1529 0122 C3F30313 		ubfx	r3, r3, #4, #4
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1530              		.loc 1 719 63 view .LVU480
 1531 0126 0B4A     		ldr	r2, .L146+8
 1532 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1533              		.loc 1 719 47 view .LVU481
 1534 012a D840     		lsrs	r0, r0, r3
 719:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1535              		.loc 1 719 19 view .LVU482
 1536 012c 0A4B     		ldr	r3, .L146+12
 1537 012e 1860     		str	r0, [r3]
 722:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1538              		.loc 1 722 3 is_stmt 1 view .LVU483
 1539 0130 0A4B     		ldr	r3, .L146+16
 1540 0132 1868     		ldr	r0, [r3]
 1541 0134 FFF7FEFF 		bl	HAL_InitTick
 1542              	.LVL95:
 724:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1543              		.loc 1 724 3 view .LVU484
 724:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1544              		.loc 1 724 10 is_stmt 0 view .LVU485
 1545 0138 0020     		movs	r0, #0
 1546              	.L119:
 725:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1547              		.loc 1 725 1 view .LVU486
 1548 013a 70BD     		pop	{r4, r5, r6, pc}
 1549              	.LVL96:
 1550              	.L133:
 1551              	.LCFI12:
 1552              		.cfi_def_cfa_offset 0
 1553              		.cfi_restore 4
 1554              		.cfi_restore 5
 1555              		.cfi_restore 6
 1556              		.cfi_restore 14
 598:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1557              		.loc 1 598 12 view .LVU487
 1558 013c 0120     		movs	r0, #1
 1559              	.LVL97:
 725:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 1560              		.loc 1 725 1 view .LVU488
 1561 013e 7047     		bx	lr
 1562              	.LVL98:
 1563              	.L134:
 1564              	.LCFI13:
 1565              		.cfi_def_cfa_offset 16
 1566              		.cfi_offset 4, -16
 1567              		.cfi_offset 5, -12
 1568              		.cfi_offset 6, -8
 1569              		.cfi_offset 14, -4
ARM GAS  /tmp/cctjnX0C.s 			page 49


 619:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 1570              		.loc 1 619 14 view .LVU489
 1571 0140 0120     		movs	r0, #1
 1572              	.LVL99:
 619:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 1573              		.loc 1 619 14 view .LVU490
 1574 0142 FAE7     		b	.L119
 1575              	.LVL100:
 1576              	.L137:
 672:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1577              		.loc 1 672 16 view .LVU491
 1578 0144 0120     		movs	r0, #1
 1579              	.LVL101:
 672:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****       }
 1580              		.loc 1 672 16 view .LVU492
 1581 0146 F8E7     		b	.L119
 1582              	.L139:
 700:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     }
 1583              		.loc 1 700 14 view .LVU493
 1584 0148 0120     		movs	r0, #1
 1585 014a F6E7     		b	.L119
 1586              	.L147:
 1587              		.align	2
 1588              	.L146:
 1589 014c 003C0240 		.word	1073888256
 1590 0150 00380240 		.word	1073887232
 1591 0154 00000000 		.word	AHBPrescTable
 1592 0158 00000000 		.word	SystemCoreClock
 1593 015c 00000000 		.word	uwTickPrio
 1594              		.cfi_endproc
 1595              	.LFE241:
 1597              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1598              		.align	1
 1599              		.global	HAL_RCC_GetHCLKFreq
 1600              		.syntax unified
 1601              		.thumb
 1602              		.thumb_func
 1603              		.fpu fpv4-sp-d16
 1605              	HAL_RCC_GetHCLKFreq:
 1606              	.LFB246:
 933:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 934:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 935:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 936:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 937:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 938:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *
 939:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 940:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 941:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 942:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 944:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1607              		.loc 1 944 1 is_stmt 1 view -0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611              		@ link register save eliminated.
ARM GAS  /tmp/cctjnX0C.s 			page 50


 945:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1612              		.loc 1 945 3 view .LVU495
 946:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1613              		.loc 1 946 1 is_stmt 0 view .LVU496
 1614 0000 014B     		ldr	r3, .L149
 1615 0002 1868     		ldr	r0, [r3]
 1616 0004 7047     		bx	lr
 1617              	.L150:
 1618 0006 00BF     		.align	2
 1619              	.L149:
 1620 0008 00000000 		.word	SystemCoreClock
 1621              		.cfi_endproc
 1622              	.LFE246:
 1624              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1625              		.align	1
 1626              		.global	HAL_RCC_GetPCLK1Freq
 1627              		.syntax unified
 1628              		.thumb
 1629              		.thumb_func
 1630              		.fpu fpv4-sp-d16
 1632              	HAL_RCC_GetPCLK1Freq:
 1633              	.LFB247:
 947:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 948:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 950:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 951:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 952:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 953:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 955:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1634              		.loc 1 955 1 is_stmt 1 view -0
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 0
 1637              		@ frame_needed = 0, uses_anonymous_args = 0
 1638 0000 08B5     		push	{r3, lr}
 1639              	.LCFI14:
 1640              		.cfi_def_cfa_offset 8
 1641              		.cfi_offset 3, -8
 1642              		.cfi_offset 14, -4
 956:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 957:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
 1643              		.loc 1 957 3 view .LVU498
 1644              		.loc 1 957 11 is_stmt 0 view .LVU499
 1645 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1646              	.LVL102:
 1647              		.loc 1 957 54 view .LVU500
 1648 0006 044B     		ldr	r3, .L153
 1649 0008 9B68     		ldr	r3, [r3, #8]
 1650              		.loc 1 957 79 view .LVU501
 1651 000a C3F38223 		ubfx	r3, r3, #10, #3
 1652              		.loc 1 957 49 view .LVU502
 1653 000e 034A     		ldr	r2, .L153+4
 1654 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 958:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1655              		.loc 1 958 1 view .LVU503
 1656 0012 D840     		lsrs	r0, r0, r3
ARM GAS  /tmp/cctjnX0C.s 			page 51


 1657 0014 08BD     		pop	{r3, pc}
 1658              	.L154:
 1659 0016 00BF     		.align	2
 1660              	.L153:
 1661 0018 00380240 		.word	1073887232
 1662 001c 00000000 		.word	APBPrescTable
 1663              		.cfi_endproc
 1664              	.LFE247:
 1666              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1667              		.align	1
 1668              		.global	HAL_RCC_GetPCLK2Freq
 1669              		.syntax unified
 1670              		.thumb
 1671              		.thumb_func
 1672              		.fpu fpv4-sp-d16
 1674              	HAL_RCC_GetPCLK2Freq:
 1675              	.LFB248:
 959:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 960:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 962:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 963:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 964:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 965:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 966:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 967:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1676              		.loc 1 967 1 is_stmt 1 view -0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680 0000 08B5     		push	{r3, lr}
 1681              	.LCFI15:
 1682              		.cfi_def_cfa_offset 8
 1683              		.cfi_offset 3, -8
 1684              		.cfi_offset 14, -4
 968:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 969:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
 1685              		.loc 1 969 3 view .LVU505
 1686              		.loc 1 969 11 is_stmt 0 view .LVU506
 1687 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1688              	.LVL103:
 1689              		.loc 1 969 54 view .LVU507
 1690 0006 044B     		ldr	r3, .L157
 1691 0008 9B68     		ldr	r3, [r3, #8]
 1692              		.loc 1 969 79 view .LVU508
 1693 000a C3F34233 		ubfx	r3, r3, #13, #3
 1694              		.loc 1 969 49 view .LVU509
 1695 000e 034A     		ldr	r2, .L157+4
 1696 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 970:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1697              		.loc 1 970 1 view .LVU510
 1698 0012 D840     		lsrs	r0, r0, r3
 1699 0014 08BD     		pop	{r3, pc}
 1700              	.L158:
 1701 0016 00BF     		.align	2
 1702              	.L157:
 1703 0018 00380240 		.word	1073887232
ARM GAS  /tmp/cctjnX0C.s 			page 52


 1704 001c 00000000 		.word	APBPrescTable
 1705              		.cfi_endproc
 1706              	.LFE248:
 1708              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1709              		.align	1
 1710              		.weak	HAL_RCC_GetOscConfig
 1711              		.syntax unified
 1712              		.thumb
 1713              		.thumb_func
 1714              		.fpu fpv4-sp-d16
 1716              	HAL_RCC_GetOscConfig:
 1717              	.LVL104:
 1718              	.LFB249:
 971:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 972:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
 973:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 974:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 975:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 976:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 977:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 978:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
 979:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 980:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1719              		.loc 1 980 1 is_stmt 1 view -0
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 0
 1722              		@ frame_needed = 0, uses_anonymous_args = 0
 1723              		@ link register save eliminated.
 981:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 982:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1724              		.loc 1 982 3 view .LVU512
 1725              		.loc 1 982 37 is_stmt 0 view .LVU513
 1726 0000 0F23     		movs	r3, #15
 1727 0002 0360     		str	r3, [r0]
 983:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 984:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 985:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1728              		.loc 1 985 3 is_stmt 1 view .LVU514
 1729              		.loc 1 985 11 is_stmt 0 view .LVU515
 1730 0004 304B     		ldr	r3, .L172
 1731 0006 1B68     		ldr	r3, [r3]
 1732              		.loc 1 985 6 view .LVU516
 1733 0008 13F4802F 		tst	r3, #262144
 1734 000c 3BD0     		beq	.L160
 986:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 987:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1735              		.loc 1 987 5 is_stmt 1 view .LVU517
 1736              		.loc 1 987 33 is_stmt 0 view .LVU518
 1737 000e 4FF4A023 		mov	r3, #327680
 1738 0012 4360     		str	r3, [r0, #4]
 1739              	.L161:
 988:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 990:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 991:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 992:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 993:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else
ARM GAS  /tmp/cctjnX0C.s 			page 53


 994:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 996:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 997:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 998:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 999:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 1740              		.loc 1 999 3 is_stmt 1 view .LVU519
 1741              		.loc 1 999 11 is_stmt 0 view .LVU520
 1742 0014 2C4B     		ldr	r3, .L172
 1743 0016 1B68     		ldr	r3, [r3]
 1744              		.loc 1 999 6 view .LVU521
 1745 0018 13F0010F 		tst	r3, #1
 1746 001c 3FD0     		beq	.L163
1000:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1747              		.loc 1 1001 5 is_stmt 1 view .LVU522
 1748              		.loc 1 1001 33 is_stmt 0 view .LVU523
 1749 001e 0123     		movs	r3, #1
 1750 0020 C360     		str	r3, [r0, #12]
 1751              	.L164:
1002:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1003:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else
1004:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1006:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1007:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1008:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
 1752              		.loc 1 1008 3 is_stmt 1 view .LVU524
 1753              		.loc 1 1008 59 is_stmt 0 view .LVU525
 1754 0022 294A     		ldr	r2, .L172
 1755 0024 1368     		ldr	r3, [r2]
 1756              		.loc 1 1008 44 view .LVU526
 1757 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1758              		.loc 1 1008 42 view .LVU527
 1759 002a 0361     		str	r3, [r0, #16]
1009:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1010:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1011:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1760              		.loc 1 1011 3 is_stmt 1 view .LVU528
 1761              		.loc 1 1011 11 is_stmt 0 view .LVU529
 1762 002c 136F     		ldr	r3, [r2, #112]
 1763              		.loc 1 1011 6 view .LVU530
 1764 002e 13F0040F 		tst	r3, #4
 1765 0032 37D0     		beq	.L165
1012:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1766              		.loc 1 1013 5 is_stmt 1 view .LVU531
 1767              		.loc 1 1013 33 is_stmt 0 view .LVU532
 1768 0034 0523     		movs	r3, #5
 1769 0036 8360     		str	r3, [r0, #8]
 1770              	.L166:
1014:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1016:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1017:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1018:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1019:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else
ARM GAS  /tmp/cctjnX0C.s 			page 54


1020:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1021:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1022:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1023:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1024:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1025:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 1771              		.loc 1 1025 3 is_stmt 1 view .LVU533
 1772              		.loc 1 1025 11 is_stmt 0 view .LVU534
 1773 0038 234B     		ldr	r3, .L172
 1774 003a 5B6F     		ldr	r3, [r3, #116]
 1775              		.loc 1 1025 6 view .LVU535
 1776 003c 13F0010F 		tst	r3, #1
 1777 0040 3BD0     		beq	.L168
1026:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1027:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1778              		.loc 1 1027 5 is_stmt 1 view .LVU536
 1779              		.loc 1 1027 33 is_stmt 0 view .LVU537
 1780 0042 0123     		movs	r3, #1
 1781 0044 4361     		str	r3, [r0, #20]
 1782              	.L169:
1028:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1029:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else
1030:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1032:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1033:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1034:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1035:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 1783              		.loc 1 1035 3 is_stmt 1 view .LVU538
 1784              		.loc 1 1035 11 is_stmt 0 view .LVU539
 1785 0046 204B     		ldr	r3, .L172
 1786 0048 1B68     		ldr	r3, [r3]
 1787              		.loc 1 1035 6 view .LVU540
 1788 004a 13F0807F 		tst	r3, #16777216
 1789 004e 37D0     		beq	.L170
1036:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1037:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1790              		.loc 1 1037 5 is_stmt 1 view .LVU541
 1791              		.loc 1 1037 37 is_stmt 0 view .LVU542
 1792 0050 0223     		movs	r3, #2
 1793 0052 8361     		str	r3, [r0, #24]
 1794              	.L171:
1038:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1039:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   else
1040:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1042:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1043:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1795              		.loc 1 1043 3 is_stmt 1 view .LVU543
 1796              		.loc 1 1043 52 is_stmt 0 view .LVU544
 1797 0054 1C4A     		ldr	r2, .L172
 1798 0056 5368     		ldr	r3, [r2, #4]
 1799              		.loc 1 1043 38 view .LVU545
 1800 0058 03F48003 		and	r3, r3, #4194304
 1801              		.loc 1 1043 36 view .LVU546
 1802 005c C361     		str	r3, [r0, #28]
1044:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
ARM GAS  /tmp/cctjnX0C.s 			page 55


 1803              		.loc 1 1044 3 is_stmt 1 view .LVU547
 1804              		.loc 1 1044 47 is_stmt 0 view .LVU548
 1805 005e 5368     		ldr	r3, [r2, #4]
 1806              		.loc 1 1044 33 view .LVU549
 1807 0060 03F03F03 		and	r3, r3, #63
 1808              		.loc 1 1044 31 view .LVU550
 1809 0064 0362     		str	r3, [r0, #32]
1045:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1810              		.loc 1 1045 3 is_stmt 1 view .LVU551
 1811              		.loc 1 1045 48 is_stmt 0 view .LVU552
 1812 0066 5368     		ldr	r3, [r2, #4]
 1813              		.loc 1 1045 33 view .LVU553
 1814 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1815              		.loc 1 1045 31 view .LVU554
 1816 006c 4362     		str	r3, [r0, #36]
1046:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1817              		.loc 1 1046 3 is_stmt 1 view .LVU555
 1818              		.loc 1 1046 50 is_stmt 0 view .LVU556
 1819 006e 5368     		ldr	r3, [r2, #4]
 1820              		.loc 1 1046 60 view .LVU557
 1821 0070 03F44033 		and	r3, r3, #196608
 1822              		.loc 1 1046 80 view .LVU558
 1823 0074 03F58033 		add	r3, r3, #65536
 1824              		.loc 1 1046 33 view .LVU559
 1825 0078 DB0B     		lsrs	r3, r3, #15
 1826              		.loc 1 1046 31 view .LVU560
 1827 007a 8362     		str	r3, [r0, #40]
1047:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1828              		.loc 1 1047 3 is_stmt 1 view .LVU561
 1829              		.loc 1 1047 48 is_stmt 0 view .LVU562
 1830 007c 5368     		ldr	r3, [r2, #4]
 1831              		.loc 1 1047 33 view .LVU563
 1832 007e C3F30363 		ubfx	r3, r3, #24, #4
 1833              		.loc 1 1047 31 view .LVU564
 1834 0082 C362     		str	r3, [r0, #44]
1048:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1835              		.loc 1 1048 1 view .LVU565
 1836 0084 7047     		bx	lr
 1837              	.L160:
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1838              		.loc 1 989 8 is_stmt 1 view .LVU566
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1839              		.loc 1 989 16 is_stmt 0 view .LVU567
 1840 0086 104B     		ldr	r3, .L172
 1841 0088 1B68     		ldr	r3, [r3]
 989:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1842              		.loc 1 989 11 view .LVU568
 1843 008a 13F4803F 		tst	r3, #65536
 1844 008e 03D0     		beq	.L162
 991:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1845              		.loc 1 991 5 is_stmt 1 view .LVU569
 991:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1846              		.loc 1 991 33 is_stmt 0 view .LVU570
 1847 0090 4FF48033 		mov	r3, #65536
 1848 0094 4360     		str	r3, [r0, #4]
 1849 0096 BDE7     		b	.L161
 1850              	.L162:
ARM GAS  /tmp/cctjnX0C.s 			page 56


 995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1851              		.loc 1 995 5 is_stmt 1 view .LVU571
 995:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1852              		.loc 1 995 33 is_stmt 0 view .LVU572
 1853 0098 0023     		movs	r3, #0
 1854 009a 4360     		str	r3, [r0, #4]
 1855 009c BAE7     		b	.L161
 1856              	.L163:
1005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1857              		.loc 1 1005 5 is_stmt 1 view .LVU573
1005:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1858              		.loc 1 1005 33 is_stmt 0 view .LVU574
 1859 009e 0023     		movs	r3, #0
 1860 00a0 C360     		str	r3, [r0, #12]
 1861 00a2 BEE7     		b	.L164
 1862              	.L165:
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1863              		.loc 1 1015 8 is_stmt 1 view .LVU575
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1864              		.loc 1 1015 16 is_stmt 0 view .LVU576
 1865 00a4 084B     		ldr	r3, .L172
 1866 00a6 1B6F     		ldr	r3, [r3, #112]
1015:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 1867              		.loc 1 1015 11 view .LVU577
 1868 00a8 13F0010F 		tst	r3, #1
 1869 00ac 02D0     		beq	.L167
1017:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1870              		.loc 1 1017 5 is_stmt 1 view .LVU578
1017:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1871              		.loc 1 1017 33 is_stmt 0 view .LVU579
 1872 00ae 0123     		movs	r3, #1
 1873 00b0 8360     		str	r3, [r0, #8]
 1874 00b2 C1E7     		b	.L166
 1875              	.L167:
1021:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1876              		.loc 1 1021 5 is_stmt 1 view .LVU580
1021:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1877              		.loc 1 1021 33 is_stmt 0 view .LVU581
 1878 00b4 0023     		movs	r3, #0
 1879 00b6 8360     		str	r3, [r0, #8]
 1880 00b8 BEE7     		b	.L166
 1881              	.L168:
1031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1882              		.loc 1 1031 5 is_stmt 1 view .LVU582
1031:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1883              		.loc 1 1031 33 is_stmt 0 view .LVU583
 1884 00ba 0023     		movs	r3, #0
 1885 00bc 4361     		str	r3, [r0, #20]
 1886 00be C2E7     		b	.L169
 1887              	.L170:
1041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1888              		.loc 1 1041 5 is_stmt 1 view .LVU584
1041:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 1889              		.loc 1 1041 37 is_stmt 0 view .LVU585
 1890 00c0 0123     		movs	r3, #1
 1891 00c2 8361     		str	r3, [r0, #24]
 1892 00c4 C6E7     		b	.L171
ARM GAS  /tmp/cctjnX0C.s 			page 57


 1893              	.L173:
 1894 00c6 00BF     		.align	2
 1895              	.L172:
 1896 00c8 00380240 		.word	1073887232
 1897              		.cfi_endproc
 1898              	.LFE249:
 1900              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1901              		.align	1
 1902              		.global	HAL_RCC_GetClockConfig
 1903              		.syntax unified
 1904              		.thumb
 1905              		.thumb_func
 1906              		.fpu fpv4-sp-d16
 1908              	HAL_RCC_GetClockConfig:
 1909              	.LVL105:
 1910              	.LFB250:
1049:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1050:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
1051:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1052:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1053:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1054:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1055:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1056:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1057:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
1058:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1059:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1911              		.loc 1 1059 1 is_stmt 1 view -0
 1912              		.cfi_startproc
 1913              		@ args = 0, pretend = 0, frame = 0
 1914              		@ frame_needed = 0, uses_anonymous_args = 0
 1915              		@ link register save eliminated.
1060:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1061:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1916              		.loc 1 1061 3 view .LVU587
 1917              		.loc 1 1061 32 is_stmt 0 view .LVU588
 1918 0000 0F23     		movs	r3, #15
 1919 0002 0360     		str	r3, [r0]
1062:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1063:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1064:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1920              		.loc 1 1064 3 is_stmt 1 view .LVU589
 1921              		.loc 1 1064 51 is_stmt 0 view .LVU590
 1922 0004 0B4B     		ldr	r3, .L175
 1923 0006 9A68     		ldr	r2, [r3, #8]
 1924              		.loc 1 1064 37 view .LVU591
 1925 0008 02F00302 		and	r2, r2, #3
 1926              		.loc 1 1064 35 view .LVU592
 1927 000c 4260     		str	r2, [r0, #4]
1065:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1066:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1067:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1928              		.loc 1 1067 3 is_stmt 1 view .LVU593
 1929              		.loc 1 1067 52 is_stmt 0 view .LVU594
 1930 000e 9A68     		ldr	r2, [r3, #8]
 1931              		.loc 1 1067 38 view .LVU595
 1932 0010 02F0F002 		and	r2, r2, #240
ARM GAS  /tmp/cctjnX0C.s 			page 58


 1933              		.loc 1 1067 36 view .LVU596
 1934 0014 8260     		str	r2, [r0, #8]
1068:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1069:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1070:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1935              		.loc 1 1070 3 is_stmt 1 view .LVU597
 1936              		.loc 1 1070 53 is_stmt 0 view .LVU598
 1937 0016 9A68     		ldr	r2, [r3, #8]
 1938              		.loc 1 1070 39 view .LVU599
 1939 0018 02F4E052 		and	r2, r2, #7168
 1940              		.loc 1 1070 37 view .LVU600
 1941 001c C260     		str	r2, [r0, #12]
1071:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1072:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1073:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1942              		.loc 1 1073 3 is_stmt 1 view .LVU601
 1943              		.loc 1 1073 54 is_stmt 0 view .LVU602
 1944 001e 9B68     		ldr	r3, [r3, #8]
 1945              		.loc 1 1073 39 view .LVU603
 1946 0020 DB08     		lsrs	r3, r3, #3
 1947 0022 03F4E053 		and	r3, r3, #7168
 1948              		.loc 1 1073 37 view .LVU604
 1949 0026 0361     		str	r3, [r0, #16]
1074:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1075:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1076:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1950              		.loc 1 1076 3 is_stmt 1 view .LVU605
 1951              		.loc 1 1076 32 is_stmt 0 view .LVU606
 1952 0028 034B     		ldr	r3, .L175+4
 1953 002a 1B68     		ldr	r3, [r3]
 1954              		.loc 1 1076 16 view .LVU607
 1955 002c 03F00703 		and	r3, r3, #7
 1956              		.loc 1 1076 14 view .LVU608
 1957 0030 0B60     		str	r3, [r1]
1077:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1958              		.loc 1 1077 1 view .LVU609
 1959 0032 7047     		bx	lr
 1960              	.L176:
 1961              		.align	2
 1962              	.L175:
 1963 0034 00380240 		.word	1073887232
 1964 0038 003C0240 		.word	1073888256
 1965              		.cfi_endproc
 1966              	.LFE250:
 1968              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1969              		.align	1
 1970              		.weak	HAL_RCC_CSSCallback
 1971              		.syntax unified
 1972              		.thumb
 1973              		.thumb_func
 1974              		.fpu fpv4-sp-d16
 1976              	HAL_RCC_CSSCallback:
 1977              	.LFB252:
1078:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1079:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
1080:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1081:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
ARM GAS  /tmp/cctjnX0C.s 			page 59


1082:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1083:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
1084:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1085:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
1086:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
1088:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
1089:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1091:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1092:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1094:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
1095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
1096:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
1097:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** /**
1098:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1099:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1100:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   */
1101:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1102:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** {
 1978              		.loc 1 1102 1 is_stmt 1 view -0
 1979              		.cfi_startproc
 1980              		@ args = 0, pretend = 0, frame = 0
 1981              		@ frame_needed = 0, uses_anonymous_args = 0
 1982              		@ link register save eliminated.
1103:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1104:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1105:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****    */
1106:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** }
 1983              		.loc 1 1106 1 view .LVU611
 1984 0000 7047     		bx	lr
 1985              		.cfi_endproc
 1986              	.LFE252:
 1988              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1989              		.align	1
 1990              		.global	HAL_RCC_NMI_IRQHandler
 1991              		.syntax unified
 1992              		.thumb
 1993              		.thumb_func
 1994              		.fpu fpv4-sp-d16
 1996              	HAL_RCC_NMI_IRQHandler:
 1997              	.LFB251:
1085:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1998              		.loc 1 1085 1 view -0
 1999              		.cfi_startproc
 2000              		@ args = 0, pretend = 0, frame = 0
 2001              		@ frame_needed = 0, uses_anonymous_args = 0
 2002 0000 08B5     		push	{r3, lr}
 2003              	.LCFI16:
 2004              		.cfi_def_cfa_offset 8
 2005              		.cfi_offset 3, -8
 2006              		.cfi_offset 14, -4
1087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 2007              		.loc 1 1087 3 view .LVU613
1087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 2008              		.loc 1 1087 7 is_stmt 0 view .LVU614
ARM GAS  /tmp/cctjnX0C.s 			page 60


 2009 0002 064B     		ldr	r3, .L182
 2010 0004 DB68     		ldr	r3, [r3, #12]
1087:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   {
 2011              		.loc 1 1087 6 view .LVU615
 2012 0006 13F0800F 		tst	r3, #128
 2013 000a 00D1     		bne	.L181
 2014              	.L178:
1095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 2015              		.loc 1 1095 1 view .LVU616
 2016 000c 08BD     		pop	{r3, pc}
 2017              	.L181:
1090:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 2018              		.loc 1 1090 5 is_stmt 1 view .LVU617
 2019 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2020              	.LVL106:
1093:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c ****   }
 2021              		.loc 1 1093 5 view .LVU618
 2022 0012 034B     		ldr	r3, .L182+4
 2023 0014 8022     		movs	r2, #128
 2024 0016 1A70     		strb	r2, [r3]
1095:stm32f4xx-hal-driver/Src/stm32f4xx_hal_rcc.c **** 
 2025              		.loc 1 1095 1 is_stmt 0 view .LVU619
 2026 0018 F8E7     		b	.L178
 2027              	.L183:
 2028 001a 00BF     		.align	2
 2029              	.L182:
 2030 001c 00380240 		.word	1073887232
 2031 0020 0E380240 		.word	1073887246
 2032              		.cfi_endproc
 2033              	.LFE251:
 2035              		.text
 2036              	.Letext0:
 2037              		.file 2 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 2038              		.file 3 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 2039              		.file 4 "CMSIS_5/CMSIS/Core/Include/core_cm4.h"
 2040              		.file 5 "cmsis-device-f4/Include/system_stm32f4xx.h"
 2041              		.file 6 "cmsis-device-f4/Include/stm32f407xx.h"
 2042              		.file 7 "cmsis-device-f4/Include/stm32f4xx.h"
 2043              		.file 8 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_def.h"
 2044              		.file 9 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2045              		.file 10 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_rcc.h"
 2046              		.file 11 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal_gpio.h"
 2047              		.file 12 "stm32f4xx-hal-driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cctjnX0C.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/cctjnX0C.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/cctjnX0C.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/cctjnX0C.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/cctjnX0C.s:49     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/cctjnX0C.s:624    .text.HAL_RCC_OscConfig:00000000000002b0 $d
     /tmp/cctjnX0C.s:631    .text.HAL_RCC_OscConfig:00000000000002c0 $t
     /tmp/cctjnX0C.s:915    .text.HAL_RCC_OscConfig:00000000000003f0 $d
     /tmp/cctjnX0C.s:921    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/cctjnX0C.s:928    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/cctjnX0C.s:1083   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/cctjnX0C.s:1090   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/cctjnX0C.s:1097   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/cctjnX0C.s:1114   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/cctjnX0C.s:1119   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/cctjnX0C.s:1126   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/cctjnX0C.s:1143   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/cctjnX0C.s:1149   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/cctjnX0C.s:1156   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/cctjnX0C.s:1280   .text.HAL_RCC_GetSysClockFreq:0000000000000094 $d
     /tmp/cctjnX0C.s:1287   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/cctjnX0C.s:1294   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/cctjnX0C.s:1589   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/cctjnX0C.s:1598   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/cctjnX0C.s:1605   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/cctjnX0C.s:1620   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/cctjnX0C.s:1625   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/cctjnX0C.s:1632   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/cctjnX0C.s:1661   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/cctjnX0C.s:1667   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/cctjnX0C.s:1674   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/cctjnX0C.s:1703   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/cctjnX0C.s:1709   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/cctjnX0C.s:1716   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/cctjnX0C.s:1896   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/cctjnX0C.s:1901   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/cctjnX0C.s:1908   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/cctjnX0C.s:1963   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/cctjnX0C.s:1969   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/cctjnX0C.s:1976   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/cctjnX0C.s:1989   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/cctjnX0C.s:1996   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/cctjnX0C.s:2030   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
