0.6
2018.3
Dec  7 2018
00:33:28
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sim_1/new/single_cycle_mips_tb.v,1590222135,verilog,,,,single_cycle_mips_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALU.v,1590200703,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1590222253,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/Ctr.v,1590221041,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux.v,,Ctr,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/Registers.v,1590222490,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/signext.v,1590201572,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sim_1/new/single_cycle_mips_tb.v,,signext,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/new/dataMemory.v,1590215732,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/instMemory.v,,dataMemory,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux.v,1590213359,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux5.v,,Mux,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux5.v,1590213440,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/PC.v,,Mux5,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/PC.v,1590220636,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/Registers.v,,PC,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Top.v,1590213454,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/new/dataMemory.v,,Top,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/instMemory.v,1590195489,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/signext.v,,instMemory,,,,,,,,
