

================================================================
== Synthesis Summary Report of 'predict_model'
================================================================
+ General Information: 
    * Date:           Fri Nov 28 19:28:01 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        HLS_Logistic3f
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artixuplus
    * Target device:  xcau20p-sfvb784-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+-----------+-----+
    |                  Modules                  | Issue|      |      Latency      | Iteration|         | Trip |          |      |           |            |           |     |
    |                  & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF     |    LUT    | URAM|
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+-----------+-----+
    |+ predict_model                            |     -|  0.08|      248|  992.000|         -|      249|     -|        no|     -|  101 (11%)|  10965 (5%)|  9140 (8%)|    -|
    | + predict_model_Pipeline_VITIS_LOOP_35_1  |     -|  0.08|       47|  188.000|         -|        6|     -|    rewind|     -|    26 (2%)|   2415 (1%)|  3304 (3%)|    -|
    |  o VITIS_LOOP_35_1                        |     -|  2.92|       45|  180.000|        42|        1|     5|       yes|     -|          -|           -|          -|    -|
    | + predict_model_Pipeline_VITIS_LOOP_44_2  |     -|  0.11|       67|  268.000|         -|        6|     -|    rewind|     -|          -|   321 (~0%)|   90 (~0%)|    -|
    |  o VITIS_LOOP_44_2                        |     -|  2.92|       65|  260.000|        62|        1|     5|       yes|     -|          -|           -|          -|    -|
    | + predict_model_Pipeline_3                |     -|  0.10|       18|   72.000|         -|       17|     -|    rewind|     -|          -|   275 (~0%)|  337 (~0%)|    -|
    |  o Loop 1                                 |    II|  2.92|       16|   64.000|         5|        4|     4|       yes|     -|          -|           -|          -|    -|
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| x         | ap_none | in        | 192      |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------+
| Argument | Direction | Datatype                 |
+----------+-----------+--------------------------+
| x        | in        | array<double, 3> const & |
| return   | out       | int                      |
+----------+-----------+--------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                                      | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------------------------+-----+--------+-------------+--------+----------+---------+
| + predict_model                           | 101 |        |             |        |          |         |
|   dmul_64ns_64ns_64_15_max_dsp_1_U15      | 11  |        | mul         | dmul   | maxdsp   | 14      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U16      | 11  |        | mul5        | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add         | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U15      | 11  |        | mul9        | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add1        | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add2        | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U17      | 11  |        | mul1        | dmul   | maxdsp   | 14      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U18      | 11  |        | mul2        | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13     | 3   |        | add3        | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U16      | 11  |        | mul3        | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13     | 3   |        | add4        | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13     | 3   |        | add5        | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U15      | 11  |        | mul4        | dmul   | maxdsp   | 14      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U16      | 11  |        | mul6        | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add6        | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U15      | 11  |        | mul7        | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add7        | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add8        | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U17      | 11  |        | mul8        | dmul   | maxdsp   | 14      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U18      | 11  |        | mul10       | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13     | 3   |        | add9        | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U16      | 11  |        | mul11       | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13     | 3   |        | add10       | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13     | 3   |        | add11       | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U19      | 11  |        | mul12       | dmul   | maxdsp   | 14      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U20      | 11  |        | mul13       | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U14     | 3   |        | add12       | dadd   | fulldsp  | 12      |
|   dmul_64ns_64ns_64_15_max_dsp_1_U17      | 11  |        | mul14       | dmul   | maxdsp   | 14      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U14     | 3   |        | add13       | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add14       | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add15       | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add16       | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | add17       | dadd   | fulldsp  | 12      |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12     | 3   |        | Z           | dadd   | fulldsp  | 12      |
|   ap_return                               |     |        | add_ln51    | add    | fabric   | 0       |
|  + predict_model_Pipeline_VITIS_LOOP_35_1 | 26  |        |             |        |          |         |
|    icmp_ln35_fu_62_p2                     |     |        | icmp_ln35   | seteq  | auto     | 0       |
|    i_4_fu_68_p2                           |     |        | i_4         | add    | fabric   | 0       |
|    dexp_64ns_64ns_64_39_full_dsp_1_U1     | 26  |        | tmp         | dexp   | fulldsp  | 38      |
|  + predict_model_Pipeline_VITIS_LOOP_44_2 | 0   |        |             |        |          |         |
|    icmp_ln44_fu_69_p2                     |     |        | icmp_ln44   | seteq  | auto     | 0       |
|    i_2_fu_75_p2                           |     |        | i_2         | add    | fabric   | 0       |
|    ddiv_64ns_64ns_64_59_no_dsp_1_U4       |     |        | div         | ddiv   | fabric   | 58      |
|  + predict_model_Pipeline_3               | 0   |        |             |        |          |         |
|    icmp_ln5658_fu_111_p2                  |     |        | icmp_ln5658 | seteq  | auto     | 0       |
|    add_ln5658_fu_117_p2                   |     |        | add_ln5658  | add    | fabric   | 0       |
|    icmp_ln43_fu_176_p2                    |     |        | icmp_ln43   | setne  | auto     | 0       |
|    icmp_ln43_1_fu_182_p2                  |     |        | icmp_ln43_1 | seteq  | auto     | 0       |
|    or_ln43_fu_219_p2                      |     |        | or_ln43     | or     | auto     | 0       |
|    icmp_ln43_2_fu_188_p2                  |     |        | icmp_ln43_2 | setne  | auto     | 0       |
|    icmp_ln43_3_fu_194_p2                  |     |        | icmp_ln43_3 | seteq  | auto     | 0       |
|    or_ln43_1_fu_223_p2                    |     |        | or_ln43_1   | or     | auto     | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U8         |     |        | tmp_3       | dcmp   | auto     | 1       |
|    and_ln43_fu_227_p2                     |     |        | and_ln43    | and    | auto     | 0       |
|    and_ln43_1_fu_232_p2                   |     |        | and_ln43_1  | and    | auto     | 0       |
|    p_result_fu_238_p3                     |     |        | p_result    | select | auto_sel | 0       |
+-------------------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-----------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| Name            | Usage         | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                 |               |      |      |      |        |          |      |         | Banks            |
+-----------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| + predict_model |               |      | 0    | 0    |        |          |      |         |                  |
|   y_U           | ram_t2p array |      |      |      |        | y        | auto | 1       | 64, 5, 1         |
+-----------------+---------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------+
| Type     | Options | Location                              |
+----------+---------+---------------------------------------+
| PIPELINE | ii=1    | predict_model.cpp:36 in predict_model |
| PIPELINE | ii=1    | predict_model.cpp:45 in predict_model |
+----------+---------+---------------------------------------+


