// Seed: 1819559147
module module_0 ();
  assign id_1[1] = 1;
  wire id_2;
  reg  id_3;
  wire id_4, id_5;
  always @(1 or posedge 1) begin
    id_3 = #1 1;
  end
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    output tri1 id_10,
    input wor id_11,
    input tri id_12,
    output supply1 id_13,
    output tri1 id_14,
    input wire id_15,
    output tri1 id_16
    , id_25,
    output uwire id_17,
    input tri1 id_18,
    output wand id_19,
    input tri id_20,
    input wand id_21,
    input supply0 id_22,
    output uwire id_23
);
  wire id_26;
  module_0();
  wire id_27;
endmodule
