
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -stack 10000 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.75 . Memory (MB): peak = 5392.926 ; gain = 0.988 ; free physical = 76897 ; free virtual = 120945
INFO: [Netlist 29-17] Analyzing 2740 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-1714] 78 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76430 ; free virtual = 120480
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 172 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 9043.000 ; gain = 4023.418 ; free physical = 76430 ; free virtual = 120480
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76411 ; free virtual = 120461

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__1 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__1, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__3 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__3, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__18 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__12, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__20 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__14, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__0 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__0 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__30 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__21, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__32 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__23, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__1 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__1 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__37 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__28, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__39 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__30, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__2 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__2 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__49 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__37, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__51 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__39, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__3 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__3 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__61 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__46, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__63 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__48, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__4 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__4 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__73 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__55, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__75 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__57, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__5 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__5 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[25]_i_1__85 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[2]_i_2__64, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[25]_i_1__87 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[2]_i_2__66, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram128_i_1532__6 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[57]_i_7__6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram128_i_1550__6 into driver instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[25]_i_7__6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1 into driver instance design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1__0 into driver instance design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1 into driver instance design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1__0 into driver instance design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__1, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 62 inverter(s) to 60402 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa226fd7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76185 ; free virtual = 120235
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Retarget, 41 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a682b837

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76185 ; free virtual = 120235
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 96 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d0d9a38b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76180 ; free virtual = 120230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_BUFG_inst, Net: design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]
Phase 4 BUFG optimization | Checksum: 16585d02a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76178 ; free virtual = 120228
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16585d02a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 76178 ; free virtual = 120228
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Remap
Phase 6 Remap | Checksum: 17cc7e2c5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75459 ; free virtual = 119509
INFO: [Opt 31-389] Phase Remap created 37060 cells and removed 36256 cells
INFO: [Opt 31-1021] In phase Remap, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19f0a07c3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75656 ; free virtual = 119706
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |             394  |                                             41  |
|  Constant propagation         |               0  |              96  |                                             55  |
|  Sweep                        |               0  |              76  |                                             76  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |           37060  |           36256  |                                             12  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75659 ; free virtual = 119709
Ending Logic Optimization Task | Checksum: 14970d83c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75659 ; free virtual = 119709

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75659 ; free virtual = 119709
Ending Netlist Obfuscation Task | Checksum: 14970d83c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75659 ; free virtual = 119709
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 9043.000 ; gain = 0.000 ; free physical = 75683 ; free virtual = 119733
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9253.008 ; gain = 29.688 ; free physical = 75451 ; free virtual = 119506
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 9261.074 ; gain = 218.074 ; free physical = 75397 ; free virtual = 119505
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 10401.582 ; gain = 1140.508 ; free physical = 74356 ; free virtual = 118594
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10401.582 ; gain = 0.000 ; free physical = 74347 ; free virtual = 118586
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 881aaf8f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10401.582 ; gain = 0.000 ; free physical = 74347 ; free virtual = 118586
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10401.582 ; gain = 0.000 ; free physical = 74347 ; free virtual = 118585

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae2fb985

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10401.582 ; gain = 0.000 ; free physical = 74425 ; free virtual = 118663

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 189a6c336

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 10882.969 ; gain = 481.387 ; free physical = 73864 ; free virtual = 118102

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 189a6c336

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 10882.969 ; gain = 481.387 ; free physical = 73863 ; free virtual = 118102
Phase 1 Placer Initialization | Checksum: 189a6c336

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 10882.969 ; gain = 481.387 ; free physical = 73845 ; free virtual = 118083

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e9498263

Time (s): cpu = 00:03:35 ; elapsed = 00:01:25 . Memory (MB): peak = 11191.117 ; gain = 789.535 ; free physical = 73540 ; free virtual = 117780

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: c76d91a3

Time (s): cpu = 00:03:37 ; elapsed = 00:01:27 . Memory (MB): peak = 11191.117 ; gain = 789.535 ; free physical = 73522 ; free virtual = 117762

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: c76d91a3

Time (s): cpu = 00:03:39 ; elapsed = 00:01:29 . Memory (MB): peak = 11430.430 ; gain = 1028.848 ; free physical = 73395 ; free virtual = 117688

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16279d8bd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:32 . Memory (MB): peak = 11514.809 ; gain = 1113.227 ; free physical = 73363 ; free virtual = 117656

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16279d8bd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:32 . Memory (MB): peak = 11514.809 ; gain = 1113.227 ; free physical = 73363 ; free virtual = 117656
Phase 2.1.1 Partition Driven Placement | Checksum: 16279d8bd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:32 . Memory (MB): peak = 11514.809 ; gain = 1113.227 ; free physical = 73533 ; free virtual = 117825
Phase 2.1 Floorplanning | Checksum: 16279d8bd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:32 . Memory (MB): peak = 11514.809 ; gain = 1113.227 ; free physical = 73533 ; free virtual = 117825

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16279d8bd

Time (s): cpu = 00:03:48 ; elapsed = 00:01:32 . Memory (MB): peak = 11514.809 ; gain = 1113.227 ; free physical = 73533 ; free virtual = 117825

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12a467c29

Time (s): cpu = 00:03:48 ; elapsed = 00:01:33 . Memory (MB): peak = 11514.809 ; gain = 1113.227 ; free physical = 73533 ; free virtual = 117825

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 16438 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5849 nets or LUTs. Breaked 0 LUT, combined 5849 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 417 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 80 nets.  Re-placed 489 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 0 new cell, deleted 9 existing cells and moved 489 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 11732.137 ; gain = 0.000 ; free physical = 73402 ; free virtual = 117694
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/Q[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/Q[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/Q[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/Q[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/Q[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/Q[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/Q[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/Q[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/Q[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/Q[2]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 102 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 102 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 11732.137 ; gain = 0.000 ; free physical = 73401 ; free virtual = 117694
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11732.137 ; gain = 0.000 ; free physical = 73439 ; free virtual = 117731

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           5849  |                  5849  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              9  |                    80  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |          102  |              0  |                    16  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          102  |           5858  |                  5945  |           0  |          10  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: ff56423e

Time (s): cpu = 00:09:10 ; elapsed = 00:03:51 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73436 ; free virtual = 117729
Phase 2.4 Global Placement Core | Checksum: ef416c83

Time (s): cpu = 00:10:16 ; elapsed = 00:04:14 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73418 ; free virtual = 117710
Phase 2 Global Placement | Checksum: ef416c83

Time (s): cpu = 00:10:16 ; elapsed = 00:04:14 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73587 ; free virtual = 117879

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8cc9f87c

Time (s): cpu = 00:10:27 ; elapsed = 00:04:18 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73560 ; free virtual = 117852

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10b29a2a3

Time (s): cpu = 00:10:37 ; elapsed = 00:04:22 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73562 ; free virtual = 117854

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a350491c

Time (s): cpu = 00:11:23 ; elapsed = 00:04:43 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73332 ; free virtual = 117624

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 11f6f7fbb

Time (s): cpu = 00:11:23 ; elapsed = 00:04:44 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73343 ; free virtual = 117636

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 14532fbc2

Time (s): cpu = 00:11:43 ; elapsed = 00:04:58 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73217 ; free virtual = 117509
Phase 3.3 Small Shape DP | Checksum: 1f21cac9b

Time (s): cpu = 00:12:12 ; elapsed = 00:05:07 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73256 ; free virtual = 117548

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 21e4566e1

Time (s): cpu = 00:12:19 ; elapsed = 00:05:14 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73262 ; free virtual = 117554

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 18c81c71d

Time (s): cpu = 00:12:20 ; elapsed = 00:05:15 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73269 ; free virtual = 117562

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14341f84e

Time (s): cpu = 00:13:31 ; elapsed = 00:05:49 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73137 ; free virtual = 117430
Phase 3 Detail Placement | Checksum: 14341f84e

Time (s): cpu = 00:13:32 ; elapsed = 00:05:49 . Memory (MB): peak = 11732.137 ; gain = 1330.555 ; free physical = 73139 ; free virtual = 117431

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c848ee8b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.529 | TNS=-77.700 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a058c650

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73160 ; free virtual = 117453
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12405f26d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73157 ; free virtual = 117449
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c848ee8b

Time (s): cpu = 00:14:24 ; elapsed = 00:06:06 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73184 ; free virtual = 117476

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.225. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1690923ef

Time (s): cpu = 00:15:12 ; elapsed = 00:06:44 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73174 ; free virtual = 117466

Time (s): cpu = 00:15:12 ; elapsed = 00:06:44 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73177 ; free virtual = 117469
Phase 4.1 Post Commit Optimization | Checksum: 1690923ef

Time (s): cpu = 00:15:12 ; elapsed = 00:06:45 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73177 ; free virtual = 117470
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73169 ; free virtual = 117462

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20906c9db

Time (s): cpu = 00:15:19 ; elapsed = 00:06:50 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73179 ; free virtual = 117472

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              64x64|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|                1x1|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       West|              32x32|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20906c9db

Time (s): cpu = 00:15:20 ; elapsed = 00:06:51 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73183 ; free virtual = 117475
Phase 4.3 Placer Reporting | Checksum: 20906c9db

Time (s): cpu = 00:15:21 ; elapsed = 00:06:52 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73183 ; free virtual = 117475

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73193 ; free virtual = 117486

Time (s): cpu = 00:15:21 ; elapsed = 00:06:52 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73193 ; free virtual = 117486
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0cebf03

Time (s): cpu = 00:15:22 ; elapsed = 00:06:52 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73192 ; free virtual = 117485
Ending Placer Task | Checksum: befb42d0

Time (s): cpu = 00:15:22 ; elapsed = 00:06:52 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73197 ; free virtual = 117489
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:27 ; elapsed = 00:06:56 . Memory (MB): peak = 11918.973 ; gain = 1517.391 ; free physical = 73783 ; free virtual = 118075
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73385 ; free virtual = 118007
report_design_analysis: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73387 ; free virtual = 118030
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73662 ; free virtual = 118042
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73628 ; free virtual = 118008
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.26 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73661 ; free virtual = 118042
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 44.36s |  WALL: 10.61s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73483 ; free virtual = 117864

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-7.813 |
Phase 1 Physical Synthesis Initialization | Checksum: 14ce97f51

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73221 ; free virtual = 117602

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 14ce97f51

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73211 ; free virtual = 117592
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-7.813 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma1[6]. Replicated 4 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][341]_0[4]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma0[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn_reg[0]_2. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][341]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[14]. Replicated 4 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[9]. Replicated 4 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[12]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[7]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_1. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][341]_0[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage3_ex5o[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][341]_0[5]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-6.808 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73209 ; free virtual = 117590
Phase 3 Fanout Optimization | Checksum: 1175d6dd3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73209 ; free virtual = 117590

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/s_i_25__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_5__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_21__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/unit1_arbrk_i_4__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[9].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_9__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_27__0_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_26__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_17__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_3__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_6__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_15__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[8].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_14/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_14_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_18/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_18_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_19/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_19_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[40].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_7__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[7]_i_15__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[7]_i_15__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13/O_n_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_8/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_8_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[34].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__29
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/B[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_5__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_22__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[23]_i_4__34
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[8].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_18/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_18_LOPT_REMAP_18
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_22/O_n_4.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_22_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_7/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_7_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[40].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_12__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_12__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__8
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_5__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[24].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_23
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_15/O_n_23.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_15_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[24].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[24]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_23__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/B[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_9__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_8/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_8_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_28__1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_28__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_15/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_15_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[53].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_22.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__50
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/s_i_23__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/s_i_23__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/Q[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/s_i_22__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/B[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/s_i_3__13
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q[23]_i_4__58
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_4.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[23].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_15/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_15_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[55].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__43
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/B[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_6__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_22__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_18__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_10
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_10.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[19].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_10/O_n_20.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_10_LOPT_REMAP_20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_7/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_7_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[51].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_314__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/cycle_reg[1]_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1053__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn_reg[0]_3.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1047__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][0]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/tr[349]_i_4__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][0]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/tr[349]_i_5__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/lmring_ful1_i_2__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/lmring_ful1_i_2__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_9__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/regv_ear2_reg[189][11].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1719__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/regv_ear2_reg[189][14].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1716__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1248__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_3__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/tr[22]_i_4__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/tr[22]_i_4__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/EMAX6_UNIT[7].unit/lmranger_ok[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/tr[348]_i_2__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr[349]_i_5__6[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr[349]_i_2__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1450__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1450__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear0[179].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear0_reg[179]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear3_reg_n_0_[176].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear3_reg[176]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1482__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1482__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/conf0_reg[176]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__24
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[17].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_6/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_6_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[49].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/regv_ear2_reg[189][17].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1493__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1449__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1449__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1451__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1451__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear0[182].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear0_reg[182]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear3_reg_n_0_[182].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear3_reg[182]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ftag__0[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1744__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1508__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_1508__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear3_reg_n_0_[136].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear3_reg[136]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpga_bram128_i_319__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_fold_reg_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpga_bram128_i_377__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn_reg[0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_378__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[2]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_11__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3[2].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_3.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10/O_n_27.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/mm0[17].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_16__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_8__70
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_24__0_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_24__0
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/Q[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/B[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_5__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_13__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_18_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_18
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_48_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[63].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[31]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1068__6_3.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1081__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_3__19
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear0[136].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear0_reg[136]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][341]_0[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[26]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_3.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1047
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/cycle_reg[1]_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1053
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma1[6]_repN.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_313_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ftag__0[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1745
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][77]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_332
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1248__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1068_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1088
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf3[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf3_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear3_reg_n_0_[135].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear3_reg[135]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[27].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_14_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1466_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1466
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10/O_n_17.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[59].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/mm0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_20__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_19.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12/O_n_19.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_12_LOPT_REMAP_19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_20.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_20
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[52].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/B[7].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_22__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/regv_ear2_reg[189][12].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_1718__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear1_reg_n_0_[177].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/regv_ear1_reg[177]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[7].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-661] Optimized 67 nets.  Re-placed 67 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 67 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 67 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-1.751 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73166 ; free virtual = 117548
Phase 4 Single Cell Placement Optimization | Checksum: b0de7172

Time (s): cpu = 00:02:58 ; elapsed = 00:00:41 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73166 ; free virtual = 117548

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/s_i_25__1/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_3__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/unit1_arbrk_i_4__0/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[9].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle_reg[1]/Q
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_15__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_26__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__6/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_17__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_21__2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_27__0_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_27__0/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf3_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2_reg[5]/Q
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[4]/Q
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[29].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/exe2l/ex3d_r/q_reg[29]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpga_bram128_i_319/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_378__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_fold_reg_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpga_bram128_i_377/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1730/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][81]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_326/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1054_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1054/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1068_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1081/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1252_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1252/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear0[165].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear0_reg[165]/Q
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1727/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear3_reg_n_0_[166].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear3_reg[166]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1728/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear0[168].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear0_reg[168]/Q
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__3/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_24__0_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_24__0/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_22/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_13__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf3[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf3_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_6/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_6_LOPT_REMAP_7/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]_repN.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__4_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/s_i_25__2_replica/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/cycle[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/cycle_reg[0]/Q
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__43/O
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__10_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_22__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5/O
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 39 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 39 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-1.533 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73101 ; free virtual = 117482
Phase 5 Multi Cell Placement Optimization | Checksum: 14f919128

Time (s): cpu = 00:05:04 ; elapsed = 00:01:03 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73101 ; free virtual = 117482

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 12 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_fold_reg_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_17. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_fold_reg_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf0_reg[96]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/stage4_lmea0sfma to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1208_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_17. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_10/O_n_23. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/i_13/O_n_18. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73088 ; free virtual = 117469
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-1.141 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73088 ; free virtual = 117469
Phase 6 Rewire | Checksum: f8b9ccef

Time (s): cpu = 00:05:15 ; elapsed = 00:01:07 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73088 ; free virtual = 117470

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[5] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_27__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[3] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[0]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[5] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf2[5] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25_n_0 was not replicated.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/B[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf3[2] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__7_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/B[4]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.050 | TNS=-0.731 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73063 ; free virtual = 117445
Phase 7 Critical Cell Optimization | Checksum: 1815d4160

Time (s): cpu = 00:05:45 ; elapsed = 00:01:14 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73063 ; free virtual = 117445

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 28 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/cycle_reg[1]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][341]_0[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma0[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][341]_0[4]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/addra[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][341]_0[5]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_1. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma0[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ma1[13]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_fold_reg_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.048 | TNS=-0.634 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73052 ; free virtual = 117433
Phase 8 Fanout Optimization | Checksum: 9916cd12

Time (s): cpu = 00:06:16 ; elapsed = 00:01:22 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73052 ; free virtual = 117433

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_12__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_12__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__8
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_9__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[23]_i_4__34
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[24].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_15/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_15_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[24].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10/O_n_27.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_3__13
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_3__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_7__20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_6/O_n_7.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_6_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/B[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_5__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_5__8
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg_n_0_[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_6/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_6_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf0_reg_n_0_[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf0_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_32__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[26]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_9__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[0]_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_315__0
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf0_reg[176]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_372
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[132].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1103
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1727
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][69]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_344
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][29]_0[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1487
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear2_reg_n_0_[166].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/regv_ear2_reg[166]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/i_2/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/i_2_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_22__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[8].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_18/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_18_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_22/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_22_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_7/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_7_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[40].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__43
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_22__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__10_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1730
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[27].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[59].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[29].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/B[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/addra[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf0_reg[176].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1131
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i_1/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_12.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_12.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_24__0_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_24__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/B[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_9__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__7_n_0_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_25__7_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_8/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_8_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[23].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_15/O_n_24.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_15_LOPT_REMAP_24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[23].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1490
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_4__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[19].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10/O_n_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[19].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[23]_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/B[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_2__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_22__10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_5__68
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i_11/O_n_29.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i_11_LOPT_REMAP_29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i_13/O_n_29.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i_13_LOPT_REMAP_29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_10_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_8/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i_8_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ftag[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1746
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_6__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/queue_reg[0][29][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1509
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_23/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_23_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_14__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_14__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_8__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_8__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/B[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/s_i_4__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][341]_0[5]_repN_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][5]_replica_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/regv_ear2_reg[189][2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1729
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_5__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1486_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1486
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[9].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_22__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/d[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex2_reg[8]_0[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/s_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_13__54
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_14__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_14__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[30].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_31
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_2/O_n_31.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_2_LOPT_REMAP_31
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_5/O_n_31.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_5_LOPT_REMAP_31
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/B[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[7]_i_15__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_18/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_18_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ftag__0[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1741
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1507_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1507
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/B[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_5
INFO: [Physopt 32-661] Optimized 70 nets.  Re-placed 70 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 70 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 70 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 9 Single Cell Placement Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 10 Multi Cell Placement Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 11 Rewire | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 12 Critical Cell Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 14 Fanout Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 15 Single Cell Placement Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 16 Multi Cell Placement Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 17 Rewire | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334
Phase 18 Critical Cell Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 945d3e6b

Time (s): cpu = 00:08:07 ; elapsed = 00:01:43 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72952 ; free virtual = 117334

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_axi_rready. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/dmrb_top_buf/qn_reg[1]_0[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bout_valid_reg_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bout_valid_reg_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bout_valid_reg_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328
Phase 28 Very High Fanout Optimization | Checksum: 160a11649

Time (s): cpu = 00:08:20 ; elapsed = 00:01:48 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328
Phase 29 Single Cell Placement Optimization | Checksum: 160a11649

Time (s): cpu = 00:08:20 ; elapsed = 00:01:48 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328
Phase 30 Multi Cell Placement Optimization | Checksum: 160a11649

Time (s): cpu = 00:08:21 ; elapsed = 00:01:48 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 160a11649

Time (s): cpu = 00:08:21 ; elapsed = 00:01:48 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 160a11649

Time (s): cpu = 00:08:23 ; elapsed = 00:01:48 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 160a11649

Time (s): cpu = 00:08:23 ; elapsed = 00:01:48 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72947 ; free virtual = 117328

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.002 | TNS=0.000 | WHS=-0.106 | THS=-20.512 |
INFO: [Physopt 32-45] Identified 135 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 108 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 108 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.002 | TNS=0.000 | WHS=-0.050 | THS=-13.121 |
Phase 34 Hold Fix Optimization | Checksum: 112e24e07

Time (s): cpu = 00:08:53 ; elapsed = 00:01:55 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73080 ; free virtual = 117462
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73088 ; free virtual = 117470
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73086 ; free virtual = 117468
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 | WHS=-0.050 | THS=-13.121 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.002  |          1.102  |            7  |              0  |                    21  |           0  |           2  |  00:00:21  |
|  Single Cell Placement   |          0.151  |          5.692  |            0  |              0  |                   137  |           0  |           2  |  00:00:41  |
|  Multi Cell Placement    |          0.012  |          0.218  |            0  |              0  |                    18  |           0  |           1  |  00:00:22  |
|  Rewire                  |          0.000  |          0.393  |            3  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Critical Cell           |          0.060  |          0.410  |            9  |              0  |                     9  |           0  |           1  |  00:00:07  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            3  |              0  |                     7  |           0  |           1  |  00:00:04  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.225  |          7.813  |           22  |              0  |                   195  |           0  |          13  |  00:01:40  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.056  |          7.391  |         108  |          0  |             108  |           0  |           1  |  00:00:03  |
|  Total                      |          0.056  |          7.391  |         108  |          0  |             108  |           0  |           1  |  00:00:03  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73088 ; free virtual = 117470
Ending Physical Synthesis Task | Checksum: 1aae2dde1

Time (s): cpu = 00:08:54 ; elapsed = 00:01:56 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73088 ; free virtual = 117470
INFO: [Common 17-83] Releasing license: Implementation
809 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:38 ; elapsed = 00:02:07 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73397 ; free virtual = 117779
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 72982 ; free virtual = 117691
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 11918.973 ; gain = 0.000 ; free physical = 73289 ; free virtual = 117758
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a5c4106a ConstDB: 0 ShapeSum: 1c3ec7ed RouteDB: 488109c1
Nodegraph reading from file.  Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 11918.977 ; gain = 0.000 ; free physical = 73169 ; free virtual = 117641
Post Restoration Checksum: NetGraph: ed22abde NumContArr: 5964db1c Constraints: e1ffb4d7 Timing: 0
Phase 1 Build RT Design | Checksum: 228873bd1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 11918.977 ; gain = 0.000 ; free physical = 73167 ; free virtual = 117640

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 228873bd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:13 . Memory (MB): peak = 11918.977 ; gain = 0.000 ; free physical = 73078 ; free virtual = 117551

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 228873bd1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:14 . Memory (MB): peak = 11918.977 ; gain = 0.000 ; free physical = 73079 ; free virtual = 117552

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 163111400

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 11927.004 ; gain = 8.027 ; free physical = 73059 ; free virtual = 117532

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2d20dfdaa

Time (s): cpu = 00:01:46 ; elapsed = 00:00:31 . Memory (MB): peak = 11927.004 ; gain = 8.027 ; free physical = 72886 ; free virtual = 117359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.176  | TNS=0.000  | WHS=-0.043 | THS=-5.564 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 282cc5c58

Time (s): cpu = 00:03:23 ; elapsed = 00:00:56 . Memory (MB): peak = 11927.004 ; gain = 8.027 ; free physical = 72868 ; free virtual = 117341
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.176  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2d9de1433

Time (s): cpu = 00:03:24 ; elapsed = 00:00:57 . Memory (MB): peak = 11927.004 ; gain = 8.027 ; free physical = 72864 ; free virtual = 117337

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 254803
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 108884
  Number of Partially Routed Nets     = 145919
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2205e77a2

Time (s): cpu = 00:03:30 ; elapsed = 00:00:59 . Memory (MB): peak = 11927.004 ; gain = 8.027 ; free physical = 72856 ; free virtual = 117329

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2205e77a2

Time (s): cpu = 00:03:30 ; elapsed = 00:00:59 . Memory (MB): peak = 11927.004 ; gain = 8.027 ; free physical = 72856 ; free virtual = 117329

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 333fc583d

Time (s): cpu = 00:05:14 ; elapsed = 00:01:31 . Memory (MB): peak = 11927.008 ; gain = 8.031 ; free physical = 72728 ; free virtual = 117201

Phase 3.3 Fast Budgeting
Phase 3.3 Fast Budgeting | Checksum: 2534b2e36

Time (s): cpu = 00:05:20 ; elapsed = 00:01:37 . Memory (MB): peak = 11927.008 ; gain = 8.031 ; free physical = 72714 ; free virtual = 117187
Phase 3 Initial Routing | Checksum: 324575ded

Time (s): cpu = 00:05:26 ; elapsed = 00:01:42 . Memory (MB): peak = 11927.008 ; gain = 8.031 ; free physical = 72714 ; free virtual = 117187

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|     10.53|   64x64|     19.56|   16x16|      5.96|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      5.28|   64x64|     12.70|     8x8|      2.88|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.92|   16x16|      1.36|     8x8|      3.14|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.66|     8x8|      0.97|   16x16|      2.98|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y95->INT_X55Y158 (PSS_ALTO_X0Y0->CLEL_R_X55Y158)
	INT_X32Y97->INT_X63Y128 (BRAM_X32Y95->CLEL_R_X63Y128)
	INT_X32Y96->INT_X63Y127 (BRAM_X32Y95->CLEL_R_X63Y127)
	INT_X32Y126->INT_X63Y157 (BRAM_X32Y125->CLEL_R_X63Y157)
	INT_X32Y125->INT_X63Y156 (BRAM_X32Y125->CLEL_R_X63Y156)
SOUTH
	INT_X35Y107->INT_X50Y170 (CLEM_X35Y107->CLEL_R_X50Y170)
	INT_X32Y132->INT_X47Y147 (BRAM_X32Y130->CLEL_R_X47Y147)
	INT_X32Y131->INT_X47Y146 (BRAM_X32Y130->CLEL_R_X47Y146)
	INT_X32Y146->INT_X47Y161 (BRAM_X32Y145->CLEL_R_X47Y161)
	INT_X32Y130->INT_X47Y145 (BRAM_X32Y130->CLEL_R_X47Y145)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y66->INT_X55Y193 (PSS_ALTO_X0Y0->CLEL_R_X55Y193)
	NULL_X53Y137->INT_X31Y163 (NULL_X53Y137->CLEL_R_X31Y163)
	INT_X32Y132->INT_X63Y163 (BRAM_X32Y130->CLEL_R_X63Y163)
	NULL_X53Y104->INT_X31Y131 (NULL_X53Y104->CLEL_R_X31Y131)
	INT_X32Y100->INT_X63Y131 (BRAM_X32Y100->CLEL_R_X63Y131)
SOUTH
	INT_X32Y122->INT_X63Y185 (BRAM_X32Y120->CLEL_R_X63Y185)
	INT_X32Y132->INT_X63Y163 (BRAM_X32Y130->CLEL_R_X63Y163)
	INT_X32Y131->INT_X63Y162 (BRAM_X32Y130->CLEL_R_X63Y162)
	INT_X32Y130->INT_X63Y161 (BRAM_X32Y130->CLEL_R_X63Y161)
	INT_X32Y129->INT_X63Y160 (BRAM_X32Y125->CLEL_R_X63Y160)
EAST
	INT_X5Y180->INT_X20Y195 (CLEM_X5Y180->CLEL_R_X20Y195)
	NULL_X67Y184->INT_X18Y193 (NULL_X67Y184->CLEL_R_X18Y193)
	NULL_X67Y183->INT_X18Y192 (NULL_X67Y183->CLEL_R_X18Y192)
	NULL_X71Y185->INT_X19Y194 (NULL_X71Y185->DSP_X19Y190)
	NULL_X71Y184->INT_X19Y193 (NULL_X71Y184->DSP_X19Y190)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X4Y264->INT_X11Y287 (CLEM_X4Y264->CLEL_R_X11Y287)
	INT_X24Y376->INT_X27Y379 (CLEM_X24Y376->DSP_X27Y375)
	INT_X4Y360->INT_X7Y363 (CLEM_X4Y360->DSP_X7Y360)
	INT_X4Y356->INT_X7Y359 (CLEM_X4Y356->DSP_X7Y355)
	INT_X12Y356->INT_X15Y359 (BRAM_X12Y355->CLEL_R_X15Y359)
WEST
	INT_X24Y393->INT_X31Y408 (CLEM_X24Y393->CLEL_R_X31Y408)
	INT_X24Y396->INT_X31Y403 (CLEM_X24Y396->CLEL_R_X31Y403)
	INT_X24Y395->INT_X31Y402 (CLEM_X24Y395->CLEL_R_X31Y402)
	INT_X24Y394->INT_X31Y401 (CLEM_X24Y394->CLEL_R_X31Y401)
	INT_X24Y393->INT_X31Y400 (CLEM_X24Y393->CLEL_R_X31Y400)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 324575ded

Time (s): cpu = 00:05:27 ; elapsed = 00:01:43 . Memory (MB): peak = 11927.008 ; gain = 8.031 ; free physical = 72714 ; free virtual = 117187

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 266934
 Number of Nodes with overlaps = 49833
 Number of Nodes with overlaps = 10595
 Number of Nodes with overlaps = 2780
 Number of Nodes with overlaps = 795
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.745 | TNS=-615.383| WHS=-0.015 | THS=-0.022 |

Phase 4.2 Global Iteration 1 | Checksum: 314bebfbf

Time (s): cpu = 00:20:50 ; elapsed = 00:07:41 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72730 ; free virtual = 117203

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.385 | TNS=-207.029| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2cde4b966

Time (s): cpu = 00:22:32 ; elapsed = 00:08:58 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72730 ; free virtual = 117203

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1206
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.252 | TNS=-49.977| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 18aea5431

Time (s): cpu = 00:24:48 ; elapsed = 00:10:33 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72718 ; free virtual = 117191

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 940
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.145 | TNS=-10.111| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1f95a506b

Time (s): cpu = 00:28:29 ; elapsed = 00:13:17 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72699 ; free virtual = 117172

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 700
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-3.433 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 2f10ad6e1

Time (s): cpu = 00:30:30 ; elapsed = 00:14:38 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72693 ; free virtual = 117166

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 3089
 Number of Nodes with overlaps = 814
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.094 | TNS=-1.474 | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 2386d0a8d

Time (s): cpu = 00:32:35 ; elapsed = 00:15:52 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72686 ; free virtual = 117159
Phase 4 Rip-up And Reroute | Checksum: 2386d0a8d

Time (s): cpu = 00:32:35 ; elapsed = 00:15:52 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72686 ; free virtual = 117159

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 183e5bcf1

Time (s): cpu = 00:33:09 ; elapsed = 00:16:04 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72621 ; free virtual = 117095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-3.433 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 2d3d9ea1e

Time (s): cpu = 00:33:35 ; elapsed = 00:16:12 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72606 ; free virtual = 117080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-1.907 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 2ec1653b8

Time (s): cpu = 00:34:00 ; elapsed = 00:16:20 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72603 ; free virtual = 117076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-1.867 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 15a8a0dd8

Time (s): cpu = 00:34:25 ; elapsed = 00:16:28 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72600 ; free virtual = 117073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-1.864 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 17c0efbd2

Time (s): cpu = 00:34:29 ; elapsed = 00:16:29 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72631 ; free virtual = 117104
Phase 5.1 TNS Cleanup | Checksum: 17c0efbd2

Time (s): cpu = 00:34:29 ; elapsed = 00:16:30 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72631 ; free virtual = 117104

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c0efbd2

Time (s): cpu = 00:34:30 ; elapsed = 00:16:30 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72631 ; free virtual = 117104
Phase 5 Delay and Skew Optimization | Checksum: 17c0efbd2

Time (s): cpu = 00:34:31 ; elapsed = 00:16:31 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72631 ; free virtual = 117104

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18386d273

Time (s): cpu = 00:34:57 ; elapsed = 00:16:40 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72653 ; free virtual = 117126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-1.864 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18845fb5b

Time (s): cpu = 00:34:58 ; elapsed = 00:16:41 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72653 ; free virtual = 117126
Phase 6 Post Hold Fix | Checksum: 18845fb5b

Time (s): cpu = 00:34:58 ; elapsed = 00:16:42 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72653 ; free virtual = 117126

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1f5e569d1

Time (s): cpu = 00:36:03 ; elapsed = 00:16:58 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72634 ; free virtual = 117107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-1.864 | WHS=0.010  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 1f5e569d1

Time (s): cpu = 00:36:04 ; elapsed = 00:16:59 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72663 ; free virtual = 117136

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.2513 %
  Global Horizontal Routing Utilization  = 28.1234 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 86.1502%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X30Y128 -> INT_X31Y129
   INT_X28Y126 -> INT_X29Y127
   INT_X32Y122 -> INT_X33Y123
   INT_X38Y122 -> INT_X39Y123
   INT_X34Y120 -> INT_X35Y121
South Dir 1x1 Area, Max Cong = 89.5735%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X5Y370 -> INT_X5Y370
   INT_X5Y353 -> INT_X5Y353
   INT_X60Y288 -> INT_X60Y288
   INT_X47Y151 -> INT_X47Y151
   INT_X41Y150 -> INT_X41Y150
East Dir 1x1 Area, Max Cong = 88.4615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X43Y147 -> INT_X43Y147
   INT_X46Y147 -> INT_X46Y147
   INT_X46Y146 -> INT_X46Y146
West Dir 1x1 Area, Max Cong = 82.6923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.428571 Sparse Ratio: 0.6875
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1f5e569d1

Time (s): cpu = 00:36:06 ; elapsed = 00:17:00 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72659 ; free virtual = 117132

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f5e569d1

Time (s): cpu = 00:36:07 ; elapsed = 00:17:01 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72654 ; free virtual = 117127

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f5e569d1

Time (s): cpu = 00:36:19 ; elapsed = 00:17:10 . Memory (MB): peak = 12708.285 ; gain = 789.309 ; free physical = 72642 ; free virtual = 117115

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12708.285 ; gain = 0.000 ; free physical = 72553 ; free virtual = 117026
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.038. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12951.246 ; gain = 0.000 ; free physical = 71908 ; free virtual = 116381
Ending IncrPlace Task | Checksum: 11dfb603d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 12951.246 ; gain = 242.961 ; free physical = 72460 ; free virtual = 116934
Phase 11 Incr Placement Change | Checksum: 1f5e569d1

Time (s): cpu = 00:38:16 ; elapsed = 00:18:18 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 72446 ; free virtual = 116919

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: e4ae0b5b

Time (s): cpu = 00:39:23 ; elapsed = 00:18:35 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 72358 ; free virtual = 116831

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: e4ae0b5b

Time (s): cpu = 00:39:24 ; elapsed = 00:18:36 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 72269 ; free virtual = 116742

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 10f6c7695

Time (s): cpu = 00:39:25 ; elapsed = 00:18:38 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 72269 ; free virtual = 116742

Phase 13.3 Global Clock Net Routing
Phase 13.3 Global Clock Net Routing | Checksum: 16eee6ce4

Time (s): cpu = 00:39:35 ; elapsed = 00:18:41 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 72252 ; free virtual = 116725

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 206dc2b43

Time (s): cpu = 00:40:22 ; elapsed = 00:18:58 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 71874 ; free virtual = 116347
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=-0.043 | THS=-1.923 |


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 21584126c

Time (s): cpu = 00:41:41 ; elapsed = 00:19:21 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 71841 ; free virtual = 116314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 1d9ca9ff8

Time (s): cpu = 00:41:42 ; elapsed = 00:19:22 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 71833 ; free virtual = 116306
Phase 13 Router Initialization | Checksum: 258fe5e07

Time (s): cpu = 00:41:49 ; elapsed = 00:19:25 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 71905 ; free virtual = 116378

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 258fe5e07

Time (s): cpu = 00:41:50 ; elapsed = 00:19:25 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 71905 ; free virtual = 116378
Phase 14 Initial Routing | Checksum: 2c8beb6b4

Time (s): cpu = 00:42:00 ; elapsed = 00:19:31 . Memory (MB): peak = 12951.246 ; gain = 1032.270 ; free physical = 71857 ; free virtual = 116331
INFO: [Route 35-449] Initial Estimated Congestion
INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.303 | TNS=-37.742| WHS=0.010  | THS=0.000  |

Phase 15.1 Global Iteration 0 | Checksum: 23d14973c

Time (s): cpu = 00:47:37 ; elapsed = 00:22:25 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71862 ; free virtual = 116335

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.168 | TNS=-7.494 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 19af5c9e3

Time (s): cpu = 00:49:15 ; elapsed = 00:23:39 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71859 ; free virtual = 116332

Phase 15.3 Global Iteration 2
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.065 | TNS=-0.765 | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 24447811e

Time (s): cpu = 00:50:15 ; elapsed = 00:24:25 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71840 ; free virtual = 116314

Phase 15.4 Global Iteration 3
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.073 | WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 2b2b9f9ff

Time (s): cpu = 00:52:45 ; elapsed = 00:25:55 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71808 ; free virtual = 116281

Phase 15.5 Global Iteration 4
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.043 | TNS=-0.236 | WHS=N/A    | THS=N/A    |

Phase 15.5 Global Iteration 4 | Checksum: 1d5bce7f6

Time (s): cpu = 00:54:36 ; elapsed = 00:26:57 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71799 ; free virtual = 116272
Phase 15 Rip-up And Reroute | Checksum: 1d5bce7f6

Time (s): cpu = 00:54:36 ; elapsed = 00:26:57 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71799 ; free virtual = 116272

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 2a33aba5c

Time (s): cpu = 00:55:11 ; elapsed = 00:27:09 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71745 ; free virtual = 116218
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.073 | WHS=-0.001 | THS=-0.001 |


Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 283b4b608

Time (s): cpu = 00:55:37 ; elapsed = 00:27:17 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71744 ; free virtual = 116218
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.063 | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 2d2419bdd

Time (s): cpu = 00:55:40 ; elapsed = 00:27:19 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71772 ; free virtual = 116245
Phase 16.1 TNS Cleanup | Checksum: 2d2419bdd

Time (s): cpu = 00:55:41 ; elapsed = 00:27:19 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71771 ; free virtual = 116245

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2d2419bdd

Time (s): cpu = 00:55:41 ; elapsed = 00:27:20 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71772 ; free virtual = 116245
Phase 16 Delay and Skew Optimization | Checksum: 2d2419bdd

Time (s): cpu = 00:55:42 ; elapsed = 00:27:20 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71772 ; free virtual = 116245

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 2a7d10309

Time (s): cpu = 00:56:07 ; elapsed = 00:27:30 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71812 ; free virtual = 116285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.063 | WHS=-0.001 | THS=-0.001 |

Phase 17.1 Hold Fix Iter | Checksum: 1d303a5e7

Time (s): cpu = 00:56:08 ; elapsed = 00:27:31 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71812 ; free virtual = 116285
Phase 17 Post Hold Fix | Checksum: 1e4944263

Time (s): cpu = 00:56:08 ; elapsed = 00:27:32 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71812 ; free virtual = 116285

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 131b3719e

Time (s): cpu = 00:57:14 ; elapsed = 00:27:48 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71790 ; free virtual = 116264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.063 | WHS=0.010  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 131b3719e

Time (s): cpu = 00:57:15 ; elapsed = 00:27:49 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71825 ; free virtual = 116298

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 131b3719e

Time (s): cpu = 00:57:17 ; elapsed = 00:27:50 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71822 ; free virtual = 116295

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 131b3719e

Time (s): cpu = 00:57:18 ; elapsed = 00:27:51 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71817 ; free virtual = 116290

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 131b3719e

Time (s): cpu = 00:57:30 ; elapsed = 00:27:59 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71827 ; free virtual = 116301
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+--------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS   |  TNS   |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+--------+--------+-------+-------+--------+--------------+-------------------+
|  1   | -0.076 | -1.864 | 0.010 | 0.000 |  Pass  |   00:17:00   |                   |
+------+--------+--------+-------+-------+--------+--------------+-------------------+
|  2   | -0.034 | -0.063 | 0.010 | 0.000 |  Pass  |   00:09:25   |         x         |
+------+--------+--------+-------+-------+--------+--------------+-------------------+


Phase 22 Leaf Clock Prog Delay Opt

Phase 22.1 Delay CleanUp

Phase 22.1.1 Update Timing
Phase 22.1.1 Update Timing | Checksum: 1a9890f41

Time (s): cpu = 00:59:06 ; elapsed = 00:28:28 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71669 ; free virtual = 116142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 22.1 Delay CleanUp | Checksum: 208f453fb

Time (s): cpu = 00:59:07 ; elapsed = 00:28:29 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71722 ; free virtual = 116195

Phase 22.2 Hold Fix Iter

Phase 22.2.1 Update Timing
Phase 22.2.1 Update Timing | Checksum: 1f859eea3

Time (s): cpu = 00:59:58 ; elapsed = 00:28:47 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71765 ; free virtual = 116239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 22.2 Hold Fix Iter | Checksum: 1e6323a00

Time (s): cpu = 00:59:59 ; elapsed = 00:28:48 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 71765 ; free virtual = 116238
Phase 22 Leaf Clock Prog Delay Opt | Checksum: 19459e9a9

Time (s): cpu = 01:00:28 ; elapsed = 00:28:59 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 72049 ; free virtual = 116523

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 19459e9a9

Time (s): cpu = 01:00:39 ; elapsed = 00:29:07 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 72072 ; free virtual = 116545

Phase 24 Resolve XTalk
Phase 24 Resolve XTalk | Checksum: 19459e9a9

Time (s): cpu = 01:00:40 ; elapsed = 00:29:08 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 72072 ; free virtual = 116545

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.010  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 1a3703450

Time (s): cpu = 01:01:35 ; elapsed = 00:29:21 . Memory (MB): peak = 13002.734 ; gain = 1083.758 ; free physical = 72028 ; free virtual = 116501

Phase 26 Physical Synthesis in Router

Phase 26.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.010 | THS=0.000 |
Phase 26.1 Physical Synthesis Initialization | Checksum: 1a3703450

Time (s): cpu = 01:02:00 ; elapsed = 00:29:32 . Memory (MB): peak = 13726.258 ; gain = 1807.281 ; free physical = 71767 ; free virtual = 116241

Phase 26.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.010 | TNS=0.000 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.010 | TNS=0.000 | WHS=0.010 | THS=0.000 |
Phase 26.2 Critical Path Optimization | Checksum: 1a3703450

Time (s): cpu = 01:02:10 ; elapsed = 00:29:34 . Memory (MB): peak = 13726.258 ; gain = 1807.281 ; free physical = 71764 ; free virtual = 116238
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 71763 ; free virtual = 116237
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 71763 ; free virtual = 116237
Phase 26 Physical Synthesis in Router | Checksum: 1b633f256

Time (s): cpu = 01:02:12 ; elapsed = 00:29:36 . Memory (MB): peak = 13726.258 ; gain = 1807.281 ; free physical = 72037 ; free virtual = 116511

Phase 27 Route finalize
Phase 27 Route finalize | Checksum: 1b633f256

Time (s): cpu = 01:02:13 ; elapsed = 00:29:36 . Memory (MB): peak = 13726.258 ; gain = 1807.281 ; free physical = 72037 ; free virtual = 116511
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:02:13 ; elapsed = 00:29:36 . Memory (MB): peak = 13726.258 ; gain = 1807.281 ; free physical = 72665 ; free virtual = 117139
INFO: [Common 17-83] Releasing license: Implementation
866 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:02:40 ; elapsed = 00:29:49 . Memory (MB): peak = 13726.258 ; gain = 1807.285 ; free physical = 72665 ; free virtual = 117139
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72159 ; free virtual = 117084
report_design_analysis: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72166 ; free virtual = 117111
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72525 ; free virtual = 117124
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72552 ; free virtual = 117152
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:53 ; elapsed = 00:00:12 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72579 ; free virtual = 117179
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
878 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:25 ; elapsed = 00:00:39 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72416 ; free virtual = 117028
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72316 ; free virtual = 116931
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 71805 ; free virtual = 116873
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72183 ; free virtual = 116924
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 3 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/Q[2], design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/Q[2], and design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 129 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 13726.258 ; gain = 0.000 ; free physical = 72120 ; free virtual = 116890
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:25:42 2023...
