
Centrifuge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c818  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800c928  0800c928  0000d928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cda8  0800cda8  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cda8  0800cda8  0000dda8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cdb0  0800cdb0  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cdb0  0800cdb0  0000ddb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cdb4  0800cdb4  0000ddb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800cdb8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b40  200001d8  0800cf90  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d18  0800cf90  0000ed18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eec2  00000000  00000000  0000e201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002986  00000000  00000000  0001d0c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  0001fa50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b04  00000000  00000000  000208a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192a5  00000000  00000000  000213a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011eed  00000000  00000000  0003a649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089999  00000000  00000000  0004c536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5ecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050c8  00000000  00000000  000d5f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000dafdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c910 	.word	0x0800c910

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800c910 	.word	0x0800c910

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	2300      	movs	r3, #0
 8001156:	4604      	mov	r4, r0
 8001158:	460d      	mov	r5, r1
 800115a:	f7ff fc2f 	bl	80009bc <__aeabi_dcmplt>
 800115e:	b928      	cbnz	r0, 800116c <__aeabi_d2lz+0x1c>
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001168:	f000 b80a 	b.w	8001180 <__aeabi_d2ulz>
 800116c:	4620      	mov	r0, r4
 800116e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001172:	f000 f805 	bl	8001180 <__aeabi_d2ulz>
 8001176:	4240      	negs	r0, r0
 8001178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117c:	bd38      	pop	{r3, r4, r5, pc}
 800117e:	bf00      	nop

08001180 <__aeabi_d2ulz>:
 8001180:	b5d0      	push	{r4, r6, r7, lr}
 8001182:	2200      	movs	r2, #0
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <__aeabi_d2ulz+0x34>)
 8001186:	4606      	mov	r6, r0
 8001188:	460f      	mov	r7, r1
 800118a:	f7ff f9a5 	bl	80004d8 <__aeabi_dmul>
 800118e:	f7ff fc7b 	bl	8000a88 <__aeabi_d2uiz>
 8001192:	4604      	mov	r4, r0
 8001194:	f7ff f926 	bl	80003e4 <__aeabi_ui2d>
 8001198:	2200      	movs	r2, #0
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <__aeabi_d2ulz+0x38>)
 800119c:	f7ff f99c 	bl	80004d8 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4630      	mov	r0, r6
 80011a6:	4639      	mov	r1, r7
 80011a8:	f7fe ffde 	bl	8000168 <__aeabi_dsub>
 80011ac:	f7ff fc6c 	bl	8000a88 <__aeabi_d2uiz>
 80011b0:	4621      	mov	r1, r4
 80011b2:	bdd0      	pop	{r4, r6, r7, pc}
 80011b4:	3df00000 	.word	0x3df00000
 80011b8:	41f00000 	.word	0x41f00000

080011bc <MCP4725_init>:

    Constructor
*/
/**************************************************************************/
MCP4725 MCP4725_init(I2C_HandleTypeDef* hi2c, MCP4725Ax_ADDRESS addr, float refV)
{
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b089      	sub	sp, #36	@ 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	4613      	mov	r3, r2
 80011ca:	71fb      	strb	r3, [r7, #7]
	MCP4725 _MCP4725;

	_MCP4725._i2cAddress = (uint16_t)(addr<<1);
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	753b      	strb	r3, [r7, #20]
	_MCP4725.hi2c = hi2c;
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	613b      	str	r3, [r7, #16]

	MCP4725_setReferenceVoltage(&_MCP4725, refV); //set _refVoltage & _bitsPerVolt variables
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	6839      	ldr	r1, [r7, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 f822 	bl	8001228 <MCP4725_setReferenceVoltage>

	return _MCP4725;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	461c      	mov	r4, r3
 80011e8:	f107 0310 	add.w	r3, r7, #16
 80011ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	3724      	adds	r7, #36	@ 0x24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd90      	pop	{r4, r7, pc}

080011fa <MCP4725_isConnected>:

    Check the connection
*/
/**************************************************************************/
uint8_t MCP4725_isConnected(MCP4725* _MCP4725)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
	return HAL_I2C_IsDeviceReady(_MCP4725->hi2c, _MCP4725->_i2cAddress, 2, 100) == HAL_OK;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	791b      	ldrb	r3, [r3, #4]
 800120a:	4619      	mov	r1, r3
 800120c:	2364      	movs	r3, #100	@ 0x64
 800120e:	2202      	movs	r2, #2
 8001210:	f003 f804 	bl	800421c <HAL_I2C_IsDeviceReady>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
}
 8001220:	4618      	mov	r0, r3
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <MCP4725_setReferenceVoltage>:

    Set reference voltage
*/
/**************************************************************************/
void MCP4725_setReferenceVoltage(MCP4725* _MCP4725, float value)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
   if   (value == 0) _MCP4725->_refVoltage = MCP4725_REFERENCE_VOLTAGE; //sanity check, avoid division by zero
 8001232:	f04f 0100 	mov.w	r1, #0
 8001236:	6838      	ldr	r0, [r7, #0]
 8001238:	f7ff ff38 	bl	80010ac <__aeabi_fcmpeq>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <MCP4725_setReferenceVoltage+0x22>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a0c      	ldr	r2, [pc, #48]	@ (8001278 <MCP4725_setReferenceVoltage+0x50>)
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	e002      	b.n	8001250 <MCP4725_setReferenceVoltage+0x28>
   else              _MCP4725->_refVoltage = value;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	609a      	str	r2, [r3, #8]

   _MCP4725->_bitsPerVolt = (float)MCP4725_STEPS / _MCP4725->_refVoltage;         //TODO: check accuracy with +0.5
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	4619      	mov	r1, r3
 8001256:	f04f 408b 	mov.w	r0, #1166016512	@ 0x45800000
 800125a:	f7ff fe47 	bl	8000eec <__aeabi_fdiv>
 800125e:	4603      	mov	r3, r0
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff55 	bl	8001110 <__aeabi_f2uiz>
 8001266:	4603      	mov	r3, r0
 8001268:	b29a      	uxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	819a      	strh	r2, [r3, #12]
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40533333 	.word	0x40533333

0800127c <MCP4725_setValue>:
      - "MCP4725_POWER_DOWN_100KOHM"..power down on with 100 kOhm to ground
      - "MCP4725_POWER_DOWN_500KOHM"..power down on with 500kOhm to ground
*/
/**************************************************************************/
uint8_t MCP4725_setValue(MCP4725* _MCP4725, uint16_t value, MCP4725_COMMAND_TYPE mode, MCP4725_POWER_DOWN_TYPE powerType)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	4608      	mov	r0, r1
 8001286:	4611      	mov	r1, r2
 8001288:	461a      	mov	r2, r3
 800128a:	4603      	mov	r3, r0
 800128c:	807b      	strh	r3, [r7, #2]
 800128e:	460b      	mov	r3, r1
 8001290:	707b      	strb	r3, [r7, #1]
 8001292:	4613      	mov	r3, r2
 8001294:	703b      	strb	r3, [r7, #0]
  #ifndef MCP4725_DISABLE_SANITY_CHECK
  if (value > MCP4725_MAX_VALUE) value = MCP4725_MAX_VALUE; //make sure value never exceeds threshold
  #endif

  return MCP4725_writeComand(_MCP4725, value, mode, powerType);
 8001296:	783b      	ldrb	r3, [r7, #0]
 8001298:	787a      	ldrb	r2, [r7, #1]
 800129a:	8879      	ldrh	r1, [r7, #2]
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 f822 	bl	80012e6 <MCP4725_writeComand>
 80012a2:	4603      	mov	r3, r0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <MCP4725_getEepromBusyFlag>:
      is ignored
    - see MCP4725 datasheet on p.20
*/
/**************************************************************************/
uint8_t MCP4725_getEepromBusyFlag(MCP4725* _MCP4725)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint16_t value = MCP4725_readRegister(_MCP4725, MCP4725_READ_SETTINGS); //BSY,POR,xx,xx,xx,PD1,PD0,xx
 80012b4:	2101      	movs	r1, #1
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f000 f897 	bl	80013ea <MCP4725_readRegister>
 80012bc:	4603      	mov	r3, r0
 80012be:	81fb      	strh	r3, [r7, #14]

  if (value != MCP4725_ERROR) return (value & 0x80)==0x80;		//1 - completed, 0 - incompleted
 80012c0:	89fb      	ldrh	r3, [r7, #14]
 80012c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d008      	beq.n	80012dc <MCP4725_getEepromBusyFlag+0x30>
 80012ca:	89fb      	ldrh	r3, [r7, #14]
 80012cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	bf14      	ite	ne
 80012d4:	2301      	movne	r3, #1
 80012d6:	2300      	moveq	r3, #0
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	e000      	b.n	80012de <MCP4725_getEepromBusyFlag+0x32>
                              return 0;										//collision on i2c bus
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <MCP4725_writeComand>:
    - "MCP4725_POWER_DOWN_500KOHM"
      1,  1
*/
/**************************************************************************/
uint8_t	MCP4725_writeComand(MCP4725* _MCP4725, uint16_t value, MCP4725_COMMAND_TYPE mode, MCP4725_POWER_DOWN_TYPE powerType)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b086      	sub	sp, #24
 80012ea:	af02      	add	r7, sp, #8
 80012ec:	6078      	str	r0, [r7, #4]
 80012ee:	4608      	mov	r0, r1
 80012f0:	4611      	mov	r1, r2
 80012f2:	461a      	mov	r2, r3
 80012f4:	4603      	mov	r3, r0
 80012f6:	807b      	strh	r3, [r7, #2]
 80012f8:	460b      	mov	r3, r1
 80012fa:	707b      	strb	r3, [r7, #1]
 80012fc:	4613      	mov	r3, r2
 80012fe:	703b      	strb	r3, [r7, #0]
	uint8_t buffer[3];
	HAL_StatusTypeDef I2C_Stat;
  //Wire.beginTransmission(_i2cAddress);

  switch (mode)
 8001300:	787b      	ldrb	r3, [r7, #1]
 8001302:	2b60      	cmp	r3, #96	@ 0x60
 8001304:	d029      	beq.n	800135a <MCP4725_writeComand+0x74>
 8001306:	2b60      	cmp	r3, #96	@ 0x60
 8001308:	dc4c      	bgt.n	80013a4 <MCP4725_writeComand+0xbe>
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <MCP4725_writeComand+0x2e>
 800130e:	2b40      	cmp	r3, #64	@ 0x40
 8001310:	d023      	beq.n	800135a <MCP4725_writeComand+0x74>
 8001312:	e047      	b.n	80013a4 <MCP4725_writeComand+0xbe>
    case MCP4725_FAST_MODE:                                            //see MCP4725 datasheet on p.18

      //Wire.send(mode | (powerType << 4)  | highByte(value));
      //Wire.send(lowByte(value));

			buffer[0] = mode | (powerType << 4)  | highByte(value);
 8001314:	f997 3000 	ldrsb.w	r3, [r7]
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	b25a      	sxtb	r2, r3
 800131c:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001320:	4313      	orrs	r3, r2
 8001322:	b25a      	sxtb	r2, r3
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b29b      	uxth	r3, r3
 800132a:	b25b      	sxtb	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b25b      	sxtb	r3, r3
 8001330:	b2db      	uxtb	r3, r3
 8001332:	733b      	strb	r3, [r7, #12]
			buffer[1] = lowByte(value);
 8001334:	887b      	ldrh	r3, [r7, #2]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	737b      	strb	r3, [r7, #13]

			I2C_Stat = HAL_I2C_Master_Transmit(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, 2, 1000);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6818      	ldr	r0, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	791b      	ldrb	r3, [r3, #4]
 8001342:	4619      	mov	r1, r3
 8001344:	f107 020c 	add.w	r2, r7, #12
 8001348:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2302      	movs	r3, #2
 8001350:	f002 fbfa 	bl	8003b48 <HAL_I2C_Master_Transmit>
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]

      break;
 8001358:	e024      	b.n	80013a4 <MCP4725_writeComand+0xbe>

    case MCP4725_REGISTER_MODE: case MCP4725_EEPROM_MODE:              //see MCP4725 datasheet on p.19
      value = value << 4;                                              //D11,D10,D9,D8,D7,D6,D5,D4,  D3,D2,D1,D0,xx,xx,xx,xx
 800135a:	887b      	ldrh	r3, [r7, #2]
 800135c:	011b      	lsls	r3, r3, #4
 800135e:	807b      	strh	r3, [r7, #2]
      //Wire.send(mode  | (powerType << 1));
      //Wire.send(highByte(value));
      //Wire.send(lowByte(value));

			buffer[0] = mode  | (powerType << 1);
 8001360:	f997 3000 	ldrsb.w	r3, [r7]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	b25a      	sxtb	r2, r3
 8001368:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800136c:	4313      	orrs	r3, r2
 800136e:	b25b      	sxtb	r3, r3
 8001370:	b2db      	uxtb	r3, r3
 8001372:	733b      	strb	r3, [r7, #12]
			buffer[1] = highByte(value);
 8001374:	887b      	ldrh	r3, [r7, #2]
 8001376:	0a1b      	lsrs	r3, r3, #8
 8001378:	b29b      	uxth	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	737b      	strb	r3, [r7, #13]
			buffer[2] = lowByte(value);
 800137e:	887b      	ldrh	r3, [r7, #2]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	73bb      	strb	r3, [r7, #14]

			I2C_Stat = HAL_I2C_Master_Transmit(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, 3, 1000);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	791b      	ldrb	r3, [r3, #4]
 800138c:	4619      	mov	r1, r3
 800138e:	f107 020c 	add.w	r2, r7, #12
 8001392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	2303      	movs	r3, #3
 800139a:	f002 fbd5 	bl	8003b48 <HAL_I2C_Master_Transmit>
 800139e:	4603      	mov	r3, r0
 80013a0:	73fb      	strb	r3, [r7, #15]

			break;
 80013a2:	bf00      	nop
  }

  if (I2C_Stat != HAL_OK) return 0;                   //send data over i2c & check for collision on i2c bus
 80013a4:	7bfb      	ldrb	r3, [r7, #15]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MCP4725_writeComand+0xc8>
 80013aa:	2300      	movs	r3, #0
 80013ac:	e019      	b.n	80013e2 <MCP4725_writeComand+0xfc>

  if (mode == MCP4725_EEPROM_MODE)
 80013ae:	787b      	ldrb	r3, [r7, #1]
 80013b0:	2b60      	cmp	r3, #96	@ 0x60
 80013b2:	d115      	bne.n	80013e0 <MCP4725_writeComand+0xfa>
  {
    if (MCP4725_getEepromBusyFlag(_MCP4725) == 1) return 1;                      //write completed, success!!!
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff ff79 	bl	80012ac <MCP4725_getEepromBusyFlag>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d101      	bne.n	80013c4 <MCP4725_writeComand+0xde>
 80013c0:	2301      	movs	r3, #1
 80013c2:	e00e      	b.n	80013e2 <MCP4725_writeComand+0xfc>
                                     HAL_Delay(MCP4725_EEPROM_WRITE_TIME); //typical EEPROM write time 25 msec
 80013c4:	2019      	movs	r0, #25
 80013c6:	f001 fea7 	bl	8003118 <HAL_Delay>
    if (MCP4725_getEepromBusyFlag(_MCP4725) == 1) return 1;                      //write completed, success!!!
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff ff6e 	bl	80012ac <MCP4725_getEepromBusyFlag>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d101      	bne.n	80013da <MCP4725_writeComand+0xf4>
 80013d6:	2301      	movs	r3, #1
 80013d8:	e003      	b.n	80013e2 <MCP4725_writeComand+0xfc>
                                     HAL_Delay(MCP4725_EEPROM_WRITE_TIME); //maximum EEPROM write time 25 + 25 = 50 msec
 80013da:	2019      	movs	r0, #25
 80013dc:	f001 fe9c 	bl	8003118 <HAL_Delay>
  }

  return 1;                                                         //success!!!
 80013e0:	2301      	movs	r3, #1
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <MCP4725_readRegister>:
      ------ Settings data ------  ---------------- DAC register data ---------------  ------------------- EEPROM data --------------------
    - see MCP4725 datasheet on p.20
*/
/**************************************************************************/
uint16_t MCP4725_readRegister(MCP4725* _MCP4725, MCP4725_READ_TYPE dataType)
{
 80013ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013ee:	b089      	sub	sp, #36	@ 0x24
 80013f0:	af02      	add	r7, sp, #8
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	70fb      	strb	r3, [r7, #3]
 80013f8:	466b      	mov	r3, sp
 80013fa:	461e      	mov	r6, r3
  uint16_t value = dataType;                             //convert enum to integer to avoid compiler warnings
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	82bb      	strh	r3, [r7, #20]
	uint16_t ret_val = 0 ;
 8001400:	2300      	movs	r3, #0
 8001402:	82fb      	strh	r3, [r7, #22]
	uint8_t buffer[dataType];
 8001404:	78f9      	ldrb	r1, [r7, #3]
 8001406:	460b      	mov	r3, r1
 8001408:	3b01      	subs	r3, #1
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	b2cb      	uxtb	r3, r1
 800140e:	2200      	movs	r2, #0
 8001410:	4698      	mov	r8, r3
 8001412:	4691      	mov	r9, r2
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001420:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001424:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001428:	b2cb      	uxtb	r3, r1
 800142a:	2200      	movs	r2, #0
 800142c:	461c      	mov	r4, r3
 800142e:	4615      	mov	r5, r2
 8001430:	f04f 0200 	mov.w	r2, #0
 8001434:	f04f 0300 	mov.w	r3, #0
 8001438:	00eb      	lsls	r3, r5, #3
 800143a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800143e:	00e2      	lsls	r2, r4, #3
 8001440:	460b      	mov	r3, r1
 8001442:	3307      	adds	r3, #7
 8001444:	08db      	lsrs	r3, r3, #3
 8001446:	00db      	lsls	r3, r3, #3
 8001448:	ebad 0d03 	sub.w	sp, sp, r3
 800144c:	ab02      	add	r3, sp, #8
 800144e:	3300      	adds	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef I2C_Stat;

	I2C_Stat = HAL_I2C_Master_Receive(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, dataType, 1000);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6818      	ldr	r0, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	791b      	ldrb	r3, [r3, #4]
 800145a:	4619      	mov	r1, r3
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	b29b      	uxth	r3, r3
 8001460:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001464:	9200      	str	r2, [sp, #0]
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	f002 fc6c 	bl	8003d44 <HAL_I2C_Master_Receive>
 800146c:	4603      	mov	r3, r0
 800146e:	72fb      	strb	r3, [r7, #11]

  if (I2C_Stat != HAL_OK) return MCP4725_ERROR;
 8001470:	7afb      	ldrb	r3, [r7, #11]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d002      	beq.n	800147c <MCP4725_readRegister+0x92>
 8001476:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800147a:	e020      	b.n	80014be <MCP4725_readRegister+0xd4>


  /* read data from buffer */
  switch (dataType)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b05      	cmp	r3, #5
 8001480:	d00a      	beq.n	8001498 <MCP4725_readRegister+0xae>
 8001482:	2b05      	cmp	r3, #5
 8001484:	dc1a      	bgt.n	80014bc <MCP4725_readRegister+0xd2>
 8001486:	2b01      	cmp	r3, #1
 8001488:	d002      	beq.n	8001490 <MCP4725_readRegister+0xa6>
 800148a:	2b03      	cmp	r3, #3
 800148c:	d004      	beq.n	8001498 <MCP4725_readRegister+0xae>
 800148e:	e015      	b.n	80014bc <MCP4725_readRegister+0xd2>
  {
    case MCP4725_READ_SETTINGS:
      ret_val = buffer[0];
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	82fb      	strh	r3, [r7, #22]

      break;
 8001496:	e011      	b.n	80014bc <MCP4725_readRegister+0xd2>

    case MCP4725_READ_DAC_REG: case MCP4725_READ_EEPROM:

      ret_val = buffer[value-2];
 8001498:	8abb      	ldrh	r3, [r7, #20]
 800149a:	3b02      	subs	r3, #2
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	5cd3      	ldrb	r3, [r2, r3]
 80014a0:	82fb      	strh	r3, [r7, #22]
      ret_val = (ret_val << 8) | buffer[value-1];
 80014a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	b21a      	sxth	r2, r3
 80014aa:	8abb      	ldrh	r3, [r7, #20]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	68f9      	ldr	r1, [r7, #12]
 80014b0:	5ccb      	ldrb	r3, [r1, r3]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	4313      	orrs	r3, r2
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	82fb      	strh	r3, [r7, #22]
      break;
 80014ba:	bf00      	nop
  }

  return ret_val;
 80014bc:	8afb      	ldrh	r3, [r7, #22]
 80014be:	46b5      	mov	sp, r6
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	371c      	adds	r7, #28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

080014cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b088      	sub	sp, #32
 80014d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d2:	f107 0310 	add.w	r3, r7, #16
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001610 <MX_GPIO_Init+0x144>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001610 <MX_GPIO_Init+0x144>)
 80014e6:	f043 0310 	orr.w	r3, r3, #16
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b48      	ldr	r3, [pc, #288]	@ (8001610 <MX_GPIO_Init+0x144>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0310 	and.w	r3, r3, #16
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014f8:	4b45      	ldr	r3, [pc, #276]	@ (8001610 <MX_GPIO_Init+0x144>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a44      	ldr	r2, [pc, #272]	@ (8001610 <MX_GPIO_Init+0x144>)
 80014fe:	f043 0320 	orr.w	r3, r3, #32
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b42      	ldr	r3, [pc, #264]	@ (8001610 <MX_GPIO_Init+0x144>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0320 	and.w	r3, r3, #32
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001510:	4b3f      	ldr	r3, [pc, #252]	@ (8001610 <MX_GPIO_Init+0x144>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a3e      	ldr	r2, [pc, #248]	@ (8001610 <MX_GPIO_Init+0x144>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b3c      	ldr	r3, [pc, #240]	@ (8001610 <MX_GPIO_Init+0x144>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001528:	4b39      	ldr	r3, [pc, #228]	@ (8001610 <MX_GPIO_Init+0x144>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	4a38      	ldr	r2, [pc, #224]	@ (8001610 <MX_GPIO_Init+0x144>)
 800152e:	f043 0308 	orr.w	r3, r3, #8
 8001532:	6193      	str	r3, [r2, #24]
 8001534:	4b36      	ldr	r3, [pc, #216]	@ (8001610 <MX_GPIO_Init+0x144>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f003 0308 	and.w	r3, r3, #8
 800153c:	603b      	str	r3, [r7, #0]
 800153e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001546:	4833      	ldr	r0, [pc, #204]	@ (8001614 <MX_GPIO_Init+0x148>)
 8001548:	f002 f95c 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSN_GPIO_Port, SPI1_CSN_Pin, GPIO_PIN_SET);
 800154c:	2201      	movs	r2, #1
 800154e:	2110      	movs	r1, #16
 8001550:	4831      	ldr	r0, [pc, #196]	@ (8001618 <MX_GPIO_Init+0x14c>)
 8001552:	f002 f957 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CE_GPIO_Port, SPI1_CE_Pin, GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	2101      	movs	r1, #1
 800155a:	4830      	ldr	r0, [pc, #192]	@ (800161c <MX_GPIO_Init+0x150>)
 800155c:	f002 f952 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001560:	2200      	movs	r2, #0
 8001562:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001566:	482c      	ldr	r0, [pc, #176]	@ (8001618 <MX_GPIO_Init+0x14c>)
 8001568:	f002 f94c 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800156c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001570:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001572:	2301      	movs	r3, #1
 8001574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2302      	movs	r3, #2
 800157c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	4619      	mov	r1, r3
 8001584:	4823      	ldr	r0, [pc, #140]	@ (8001614 <MX_GPIO_Init+0x148>)
 8001586:	f001 ffb9 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSN_Pin */
  GPIO_InitStruct.Pin = SPI1_CSN_Pin;
 800158a:	2310      	movs	r3, #16
 800158c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001596:	2303      	movs	r3, #3
 8001598:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CSN_GPIO_Port, &GPIO_InitStruct);
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	4619      	mov	r1, r3
 80015a0:	481d      	ldr	r0, [pc, #116]	@ (8001618 <MX_GPIO_Init+0x14c>)
 80015a2:	f001 ffab 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CE_Pin */
  GPIO_InitStruct.Pin = SPI1_CE_Pin;
 80015a6:	2301      	movs	r3, #1
 80015a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CE_GPIO_Port, &GPIO_InitStruct);
 80015b6:	f107 0310 	add.w	r3, r7, #16
 80015ba:	4619      	mov	r1, r3
 80015bc:	4817      	ldr	r0, [pc, #92]	@ (800161c <MX_GPIO_Init+0x150>)
 80015be:	f001 ff9d 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 80015c2:	2302      	movs	r3, #2
 80015c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015c6:	4b16      	ldr	r3, [pc, #88]	@ (8001620 <MX_GPIO_Init+0x154>)
 80015c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 80015ce:	f107 0310 	add.w	r3, r7, #16
 80015d2:	4619      	mov	r1, r3
 80015d4:	4811      	ldr	r0, [pc, #68]	@ (800161c <MX_GPIO_Init+0x150>)
 80015d6:	f001 ff91 	bl	80034fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015da:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80015de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2302      	movs	r3, #2
 80015ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	f107 0310 	add.w	r3, r7, #16
 80015f0:	4619      	mov	r1, r3
 80015f2:	4809      	ldr	r0, [pc, #36]	@ (8001618 <MX_GPIO_Init+0x14c>)
 80015f4:	f001 ff82 	bl	80034fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2100      	movs	r1, #0
 80015fc:	2007      	movs	r0, #7
 80015fe:	f001 fe86 	bl	800330e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001602:	2007      	movs	r0, #7
 8001604:	f001 fe9f 	bl	8003346 <HAL_NVIC_EnableIRQ>

}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40021000 	.word	0x40021000
 8001614:	40011000 	.word	0x40011000
 8001618:	40010800 	.word	0x40010800
 800161c:	40010c00 	.word	0x40010c00
 8001620:	10210000 	.word	0x10210000

08001624 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_I2C1_Init+0x50>)
 800162a:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <MX_I2C1_Init+0x54>)
 800162c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <MX_I2C1_Init+0x58>)
 8001632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_I2C1_Init+0x50>)
 800163c:	2200      	movs	r2, #0
 800163e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001642:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001646:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <MX_I2C1_Init+0x50>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001654:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_I2C1_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001662:	f002 f919 	bl	8003898 <HAL_I2C_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800166c:	f000 ff52 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200001f4 	.word	0x200001f4
 8001678:	40005400 	.word	0x40005400
 800167c:	000186a0 	.word	0x000186a0

08001680 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a25      	ldr	r2, [pc, #148]	@ (8001730 <HAL_I2C_MspInit+0xb0>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d142      	bne.n	8001726 <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a0:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <HAL_I2C_MspInit+0xb4>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a23      	ldr	r2, [pc, #140]	@ (8001734 <HAL_I2C_MspInit+0xb4>)
 80016a6:	f043 0308 	orr.w	r3, r3, #8
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <HAL_I2C_MspInit+0xb4>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016b8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016be:	2312      	movs	r3, #18
 80016c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c6:	f107 0314 	add.w	r3, r7, #20
 80016ca:	4619      	mov	r1, r3
 80016cc:	481a      	ldr	r0, [pc, #104]	@ (8001738 <HAL_I2C_MspInit+0xb8>)
 80016ce:	f001 ff15 	bl	80034fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80016d2:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <HAL_I2C_MspInit+0xbc>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016da:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
 80016e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e2:	f043 0302 	orr.w	r3, r3, #2
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016e8:	4a14      	ldr	r2, [pc, #80]	@ (800173c <HAL_I2C_MspInit+0xbc>)
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_I2C_MspInit+0xb4>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a10      	ldr	r2, [pc, #64]	@ (8001734 <HAL_I2C_MspInit+0xb4>)
 80016f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <HAL_I2C_MspInit+0xb4>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	201f      	movs	r0, #31
 800170c:	f001 fdff 	bl	800330e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001710:	201f      	movs	r0, #31
 8001712:	f001 fe18 	bl	8003346 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	2020      	movs	r0, #32
 800171c:	f001 fdf7 	bl	800330e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001720:	2020      	movs	r0, #32
 8001722:	f001 fe10 	bl	8003346 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001726:	bf00      	nop
 8001728:	3728      	adds	r7, #40	@ 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40005400 	.word	0x40005400
 8001734:	40021000 	.word	0x40021000
 8001738:	40010c00 	.word	0x40010c00
 800173c:	40010000 	.word	0x40010000

08001740 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001744:	b0c3      	sub	sp, #268	@ 0x10c
 8001746:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001748:	f001 fc84 	bl	8003054 <HAL_Init>


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800174c:	f000 fbcc 	bl	8001ee8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001750:	f7ff febc 	bl	80014cc <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8001754:	f001 fb60 	bl	8002e18 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001758:	f001 fb88 	bl	8002e6c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800175c:	f7ff ff62 	bl	8001624 <MX_I2C1_Init>
	MX_SPI1_Init();
 8001760:	f001 f984 	bl	8002a6c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	// begins listening for a byte. When byte is recieved, it calls the callback function
	HAL_UART_Receive_IT(&huart2, rx_buff, 1);
 8001764:	2201      	movs	r2, #1
 8001766:	49a0      	ldr	r1, [pc, #640]	@ (80019e8 <main+0x2a8>)
 8001768:	48a0      	ldr	r0, [pc, #640]	@ (80019ec <main+0x2ac>)
 800176a:	f006 f92f 	bl	80079cc <HAL_UART_Receive_IT>


	// initialize radio
	nrf24l01p_rx_init(2500, _250kbps);
 800176e:	2102      	movs	r1, #2
 8001770:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001774:	f000 ff58 	bl	8002628 <nrf24l01p_rx_init>

	// Second, initialize the MCP4725 object:
	myMCP4725 = MCP4725_init(&hi2c1, MCP4725A0_ADDR_A00, 3.30);
 8001778:	4c9d      	ldr	r4, [pc, #628]	@ (80019f0 <main+0x2b0>)
 800177a:	4638      	mov	r0, r7
 800177c:	4b9d      	ldr	r3, [pc, #628]	@ (80019f4 <main+0x2b4>)
 800177e:	2260      	movs	r2, #96	@ 0x60
 8001780:	499d      	ldr	r1, [pc, #628]	@ (80019f8 <main+0x2b8>)
 8001782:	f7ff fd1b 	bl	80011bc <MCP4725_init>
 8001786:	463b      	mov	r3, r7
 8001788:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800178a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Check the connection:
	if(MCP4725_isConnected(&myMCP4725)){
 800178e:	4898      	ldr	r0, [pc, #608]	@ (80019f0 <main+0x2b0>)
 8001790:	f7ff fd33 	bl	80011fa <MCP4725_isConnected>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00d      	beq.n	80017b6 <main+0x76>

		/* Print that the DAC is connected */
		uint8_t success_arr[] = {'D','A','C',' ','g','o','o','d','\n'};
 800179a:	4a98      	ldr	r2, [pc, #608]	@ (80019fc <main+0x2bc>)
 800179c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80017a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80017a2:	c303      	stmia	r3!, {r0, r1}
 80017a4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, success_arr, 9);
 80017a6:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80017aa:	2209      	movs	r2, #9
 80017ac:	4619      	mov	r1, r3
 80017ae:	488f      	ldr	r0, [pc, #572]	@ (80019ec <main+0x2ac>)
 80017b0:	f006 f8d7 	bl	8007962 <HAL_UART_Transmit_IT>
 80017b4:	e009      	b.n	80017ca <main+0x8a>
	}
	else{

		/* Print that the DAC is NOT connected */
		uint8_t fail_arr[] = {'b','a','d','\n'};
 80017b6:	4b92      	ldr	r3, [pc, #584]	@ (8001a00 <main+0x2c0>)
 80017b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		HAL_UART_Transmit_IT(&huart2, fail_arr, 4);
 80017bc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80017c0:	2204      	movs	r2, #4
 80017c2:	4619      	mov	r1, r3
 80017c4:	4889      	ldr	r0, [pc, #548]	@ (80019ec <main+0x2ac>)
 80017c6:	f006 f8cc 	bl	8007962 <HAL_UART_Transmit_IT>
	}

	// default centrifuge off
	setValue(0);
 80017ca:	2000      	movs	r0, #0
 80017cc:	f000 fcfe 	bl	80021cc <setValue>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017d6:	488b      	ldr	r0, [pc, #556]	@ (8001a04 <main+0x2c4>)
 80017d8:	f002 f814 	bl	8003804 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //Brake on
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017e2:	4888      	ldr	r0, [pc, #544]	@ (8001a04 <main+0x2c4>)
 80017e4:	f002 f80e 	bl	8003804 <HAL_GPIO_WritePin>

		/* USER CODE BEGIN 3 */


		// if imu data is coming in
		if(dataNew){
 80017e8:	4b87      	ldr	r3, [pc, #540]	@ (8001a08 <main+0x2c8>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <main+0xb6>
			dataNew = false;
 80017f0:	4b85      	ldr	r3, [pc, #532]	@ (8001a08 <main+0x2c8>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
//			// Send over UART using interrupt
//			HAL_UART_Transmit_IT(&huart2, (uint8_t*)msg, len);
		}

		// evaluation mode (parsing the profile)
		if (state == 'e') {
 80017f6:	4b85      	ldr	r3, [pc, #532]	@ (8001a0c <main+0x2cc>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b65      	cmp	r3, #101	@ 0x65
 80017fc:	f040 80b7 	bne.w	800196e <main+0x22e>
			int i = upload_pointer; // where the instruction starts in our rx_buffer
 8001800:	4b83      	ldr	r3, [pc, #524]	@ (8001a10 <main+0x2d0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
			char parseChar = *(rx_buff + i); // grab the first character our rx_buffer
 8001808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800180c:	4a76      	ldr	r2, [pc, #472]	@ (80019e8 <main+0x2a8>)
 800180e:	4413      	add	r3, r2
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3
			char numberBuffer[40] = {0}; // create a number buffer to atoi into our ms and g arrays
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	2228      	movs	r2, #40	@ 0x28
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f008 fb27 	bl	8009e72 <memset>
			int numberBufferArm = 0;     // keep track of the current index
 8001824:	2300      	movs	r3, #0
 8001826:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
			char evaluateState = 'm'; //m or g
 800182a:	236d      	movs	r3, #109	@ 0x6d
 800182c:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
			profile_arm = 0; // current step of the profile
 8001830:	4b78      	ldr	r3, [pc, #480]	@ (8001a14 <main+0x2d4>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]

			// our profile data is sandwiched between a start u and a stop u
			while(parseChar != 'u'){
 8001836:	e091      	b.n	800195c <main+0x21c>
				// parse the first column of the csv (ms)
				if(evaluateState == 'm'){
 8001838:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 800183c:	2b6d      	cmp	r3, #109	@ 0x6d
 800183e:	d131      	bne.n	80018a4 <main+0x164>
					// if its a number, store it into numberBuffer
					if((parseChar <= '9' && parseChar >= '0')){
 8001840:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8001844:	2b39      	cmp	r3, #57	@ 0x39
 8001846:	d80f      	bhi.n	8001868 <main+0x128>
 8001848:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 800184c:	2b2f      	cmp	r3, #47	@ 0x2f
 800184e:	d90b      	bls.n	8001868 <main+0x128>
						numberBuffer[numberBufferArm++] = parseChar;
 8001850:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001854:	1c5a      	adds	r2, r3, #1
 8001856:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800185a:	33f8      	adds	r3, #248	@ 0xf8
 800185c:	443b      	add	r3, r7
 800185e:	f897 20f3 	ldrb.w	r2, [r7, #243]	@ 0xf3
 8001862:	f803 2ce4 	strb.w	r2, [r3, #-228]
 8001866:	e05e      	b.n	8001926 <main+0x1e6>

					// if its a comma, flush it all to the ms array and switch to evaluating g
					}else if(parseChar == ','){
 8001868:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 800186c:	2b2c      	cmp	r3, #44	@ 0x2c
 800186e:	d15a      	bne.n	8001926 <main+0x1e6>
						profile_ms[profile_arm] = atoi(numberBuffer);
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	4618      	mov	r0, r3
 8001876:	f006 feda 	bl	800862e <atoi>
 800187a:	4602      	mov	r2, r0
 800187c:	4b65      	ldr	r3, [pc, #404]	@ (8001a14 <main+0x2d4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4611      	mov	r1, r2
 8001882:	4a65      	ldr	r2, [pc, #404]	@ (8001a18 <main+0x2d8>)
 8001884:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						memset(numberBuffer, 0, 40);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2228      	movs	r2, #40	@ 0x28
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f008 faee 	bl	8009e72 <memset>
						numberBufferArm = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
						evaluateState = 'g';
 800189c:	2367      	movs	r3, #103	@ 0x67
 800189e:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
 80018a2:	e040      	b.n	8001926 <main+0x1e6>
					}

				// parse the second column of the csv (g)
				}else if(evaluateState == 'g'){
 80018a4:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 80018a8:	2b67      	cmp	r3, #103	@ 0x67
 80018aa:	d13c      	bne.n	8001926 <main+0x1e6>

					// if its a number, store it into numberBuffer
					if((parseChar <= '9' && parseChar >= '0') || parseChar == '.'){
 80018ac:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 80018b0:	2b39      	cmp	r3, #57	@ 0x39
 80018b2:	d803      	bhi.n	80018bc <main+0x17c>
 80018b4:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 80018b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80018ba:	d803      	bhi.n	80018c4 <main+0x184>
 80018bc:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 80018c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80018c2:	d10b      	bne.n	80018dc <main+0x19c>
						numberBuffer[numberBufferArm++] = parseChar;
 80018c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80018ce:	33f8      	adds	r3, #248	@ 0xf8
 80018d0:	443b      	add	r3, r7
 80018d2:	f897 20f3 	ldrb.w	r2, [r7, #243]	@ 0xf3
 80018d6:	f803 2ce4 	strb.w	r2, [r3, #-228]
 80018da:	e024      	b.n	8001926 <main+0x1e6>

					// upon reaching a new line, flush everything in numberBuffer to g array and go back to m
					}else if(parseChar == '\n'){
 80018dc:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 80018e0:	2b0a      	cmp	r3, #10
 80018e2:	d120      	bne.n	8001926 <main+0x1e6>
						profile_g[profile_arm++] = atof(numberBuffer);
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	4618      	mov	r0, r3
 80018ea:	f006 fe9d 	bl	8008628 <atof>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4948      	ldr	r1, [pc, #288]	@ (8001a14 <main+0x2d4>)
 80018f4:	680c      	ldr	r4, [r1, #0]
 80018f6:	1c61      	adds	r1, r4, #1
 80018f8:	4846      	ldr	r0, [pc, #280]	@ (8001a14 <main+0x2d4>)
 80018fa:	6001      	str	r1, [r0, #0]
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff f8e2 	bl	8000ac8 <__aeabi_d2f>
 8001904:	4603      	mov	r3, r0
 8001906:	4a45      	ldr	r2, [pc, #276]	@ (8001a1c <main+0x2dc>)
 8001908:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
						memset(numberBuffer, 0, 40);
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2228      	movs	r2, #40	@ 0x28
 8001912:	2100      	movs	r1, #0
 8001914:	4618      	mov	r0, r3
 8001916:	f008 faac 	bl	8009e72 <memset>
						numberBufferArm = 0;
 800191a:	2300      	movs	r3, #0
 800191c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
						evaluateState = 'm';
 8001920:	236d      	movs	r3, #109	@ 0x6d
 8001922:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
					}
				}

				// increment our upload arm and make sure it wraps back to the start to grab the next char
				i++;
 8001926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800192a:	3301      	adds	r3, #1
 800192c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
				i %= RX_BUFF_SIZE;
 8001930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001934:	4a3a      	ldr	r2, [pc, #232]	@ (8001a20 <main+0x2e0>)
 8001936:	fb82 1203 	smull	r1, r2, r2, r3
 800193a:	1151      	asrs	r1, r2, #5
 800193c:	17da      	asrs	r2, r3, #31
 800193e:	1a8a      	subs	r2, r1, r2
 8001940:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001944:	fb01 f202 	mul.w	r2, r1, r2
 8001948:	1a9b      	subs	r3, r3, r2
 800194a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
				parseChar = *(rx_buff + i);
 800194e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001952:	4a25      	ldr	r2, [pc, #148]	@ (80019e8 <main+0x2a8>)
 8001954:	4413      	add	r3, r2
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3
			while(parseChar != 'u'){
 800195c:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8001960:	2b75      	cmp	r3, #117	@ 0x75
 8001962:	f47f af69 	bne.w	8001838 <main+0xf8>
			}

			// reached stop "u" so switch to ready mode
			state = 'p';
 8001966:	4b29      	ldr	r3, [pc, #164]	@ (8001a0c <main+0x2cc>)
 8001968:	2270      	movs	r2, #112	@ 0x70
 800196a:	701a      	strb	r2, [r3, #0]
 800196c:	e268      	b.n	8001e40 <main+0x700>
		}

		// ON state (centrifuge will start spinning)
		else if(state == 'o') {
 800196e:	4b27      	ldr	r3, [pc, #156]	@ (8001a0c <main+0x2cc>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b6f      	cmp	r3, #111	@ 0x6f
 8001974:	f040 8264 	bne.w	8001e40 <main+0x700>
			time_elapsed = HAL_GetTick() - time_start;
 8001978:	f001 fbc4 	bl	8003104 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	4b29      	ldr	r3, [pc, #164]	@ (8001a24 <main+0x2e4>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	4a28      	ldr	r2, [pc, #160]	@ (8001a28 <main+0x2e8>)
 8001986:	6013      	str	r3, [r2, #0]
			int index = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

			// increment the index of our profile if the elapsed time is greater than the desired runtime
			while(index < profile_arm) {
 800198e:	e00d      	b.n	80019ac <main+0x26c>
				if (profile_ms[index] <= time_elapsed) {
 8001990:	4a21      	ldr	r2, [pc, #132]	@ (8001a18 <main+0x2d8>)
 8001992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001996:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800199a:	4b23      	ldr	r3, [pc, #140]	@ (8001a28 <main+0x2e8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d80b      	bhi.n	80019ba <main+0x27a>
					index++;
 80019a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019a6:	3301      	adds	r3, #1
 80019a8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
			while(index < profile_arm) {
 80019ac:	4b19      	ldr	r3, [pc, #100]	@ (8001a14 <main+0x2d4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80019b4:	429a      	cmp	r2, r3
 80019b6:	dbeb      	blt.n	8001990 <main+0x250>
 80019b8:	e000      	b.n	80019bc <main+0x27c>
				}
				else {
					break;
 80019ba:	bf00      	nop
				}
			}

			// we've reached the end of our instructions, so turn everything off and go to idl mode
			if(index == profile_arm){
 80019bc:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <main+0x2d4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d131      	bne.n	8001a2c <main+0x2ec>
				state = 'i';
 80019c8:	4b10      	ldr	r3, [pc, #64]	@ (8001a0c <main+0x2cc>)
 80019ca:	2269      	movs	r2, #105	@ 0x69
 80019cc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019d4:	480b      	ldr	r0, [pc, #44]	@ (8001a04 <main+0x2c4>)
 80019d6:	f001 ff15 	bl	8003804 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 80019da:	2201      	movs	r2, #1
 80019dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019e0:	4808      	ldr	r0, [pc, #32]	@ (8001a04 <main+0x2c4>)
 80019e2:	f001 ff0f 	bl	8003804 <HAL_GPIO_WritePin>
 80019e6:	e22b      	b.n	8001e40 <main+0x700>
 80019e8:	20000248 	.word	0x20000248
 80019ec:	20000b80 	.word	0x20000b80
 80019f0:	20000acc 	.word	0x20000acc
 80019f4:	40533333 	.word	0x40533333
 80019f8:	200001f4 	.word	0x200001f4
 80019fc:	0800c938 	.word	0x0800c938
 8001a00:	0a646162 	.word	0x0a646162
 8001a04:	40010800 	.word	0x40010800
 8001a08:	20000471 	.word	0x20000471
 8001a0c:	20000000 	.word	0x20000000
 8001a10:	20000ac8 	.word	0x20000ac8
 8001a14:	20000ac4 	.word	0x20000ac4
 8001a18:	20000484 	.word	0x20000484
 8001a1c:	200007a4 	.word	0x200007a4
 8001a20:	10624dd3 	.word	0x10624dd3
 8001a24:	20000478 	.word	0x20000478
 8001a28:	2000047c 	.word	0x2000047c

			// run the current profile instruction step
			}else{
				float prev_desired_g = profile_g[index-1];
 8001a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a30:	3b01      	subs	r3, #1
 8001a32:	4a73      	ldr	r2, [pc, #460]	@ (8001c00 <main+0x4c0>)
 8001a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a38:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
				float prev_desired_ms = profile_ms[index-1];
 8001a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a40:	3b01      	subs	r3, #1
 8001a42:	4a70      	ldr	r2, [pc, #448]	@ (8001c04 <main+0x4c4>)
 8001a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff f943 	bl	8000cd4 <__aeabi_ui2f>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
				float next_desired_g = profile_g[index];
 8001a54:	4a6a      	ldr	r2, [pc, #424]	@ (8001c00 <main+0x4c0>)
 8001a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
				float next_desired_ms = profile_ms[index];
 8001a62:	4a68      	ldr	r2, [pc, #416]	@ (8001c04 <main+0x4c4>)
 8001a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff f931 	bl	8000cd4 <__aeabi_ui2f>
 8001a72:	4603      	mov	r3, r0
 8001a74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

				// end case/error detection (next time should never be lower than prev)
				if (next_desired_ms < prev_desired_ms) {
 8001a78:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8001a7c:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8001a80:	f7ff fb1e 	bl	80010c0 <__aeabi_fcmplt>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00e      	beq.n	8001aa8 <main+0x368>
					state = 'i';
 8001a8a:	4b5f      	ldr	r3, [pc, #380]	@ (8001c08 <main+0x4c8>)
 8001a8c:	2269      	movs	r2, #105	@ 0x69
 8001a8e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 8001a90:	2200      	movs	r2, #0
 8001a92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a96:	485d      	ldr	r0, [pc, #372]	@ (8001c0c <main+0x4cc>)
 8001a98:	f001 feb4 	bl	8003804 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001aa2:	485a      	ldr	r0, [pc, #360]	@ (8001c0c <main+0x4cc>)
 8001aa4:	f001 feae 	bl	8003804 <HAL_GPIO_WritePin>
				}

				// calculate descent slope for braking on sharp changes
				float slope_gps = (next_desired_g - prev_desired_g) / ((next_desired_ms - prev_desired_ms) / 1000);
 8001aa8:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8001aac:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8001ab0:	f7ff f85e 	bl	8000b70 <__aeabi_fsub>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461c      	mov	r4, r3
 8001ab8:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8001abc:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8001ac0:	f7ff f856 	bl	8000b70 <__aeabi_fsub>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4952      	ldr	r1, [pc, #328]	@ (8001c10 <main+0x4d0>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fa0f 	bl	8000eec <__aeabi_fdiv>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	f7ff fa0a 	bl	8000eec <__aeabi_fdiv>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
				float desired_g = ((next_desired_g - prev_desired_g) * (time_elapsed - prev_desired_ms) / (next_desired_ms - prev_desired_ms)) + prev_desired_g;
 8001ade:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8001ae2:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8001ae6:	f7ff f843 	bl	8000b70 <__aeabi_fsub>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461c      	mov	r4, r3
 8001aee:	4b49      	ldr	r3, [pc, #292]	@ (8001c14 <main+0x4d4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff f8ee 	bl	8000cd4 <__aeabi_ui2f>
 8001af8:	4603      	mov	r3, r0
 8001afa:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff f836 	bl	8000b70 <__aeabi_fsub>
 8001b04:	4603      	mov	r3, r0
 8001b06:	4619      	mov	r1, r3
 8001b08:	4620      	mov	r0, r4
 8001b0a:	f7ff f93b 	bl	8000d84 <__aeabi_fmul>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	461c      	mov	r4, r3
 8001b12:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8001b16:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8001b1a:	f7ff f829 	bl	8000b70 <__aeabi_fsub>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4619      	mov	r1, r3
 8001b22:	4620      	mov	r0, r4
 8001b24:	f7ff f9e2 	bl	8000eec <__aeabi_fdiv>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8001b30:	f7ff f820 	bl	8000b74 <__addsf3>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
				float descent_no_brake = -0.368*desired_g + 0.311;
 8001b3a:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8001b3e:	f7fe fc73 	bl	8000428 <__aeabi_f2d>
 8001b42:	a32b      	add	r3, pc, #172	@ (adr r3, 8001bf0 <main+0x4b0>)
 8001b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b48:	f7fe fcc6 	bl	80004d8 <__aeabi_dmul>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	a328      	add	r3, pc, #160	@ (adr r3, 8001bf8 <main+0x4b8>)
 8001b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5a:	f7fe fb07 	bl	800016c <__adddf3>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	f7fe ffaf 	bl	8000ac8 <__aeabi_d2f>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

				// brake when motor coasting isnt enough
				if(slope_gps < descent_no_brake) {
 8001b70:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8001b74:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8001b78:	f7ff faa2 	bl	80010c0 <__aeabi_fcmplt>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <main+0x44a>
					braking = true;
 8001b82:	4b25      	ldr	r3, [pc, #148]	@ (8001c18 <main+0x4d8>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e002      	b.n	8001b90 <main+0x450>
				} else {
					braking = false;
 8001b8a:	4b23      	ldr	r3, [pc, #140]	@ (8001c18 <main+0x4d8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
				}

				// when brake mode on, brake if our desired_g is greater than our current_g
				if (braking) {
 8001b90:	4b21      	ldr	r3, [pc, #132]	@ (8001c18 <main+0x4d8>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d043      	beq.n	8001c20 <main+0x4e0>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off when in brake mode
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b9e:	481b      	ldr	r0, [pc, #108]	@ (8001c0c <main+0x4cc>)
 8001ba0:	f001 fe30 	bl	8003804 <HAL_GPIO_WritePin>
					if (desired_g > current_g) {
 8001ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c1c <main+0x4dc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8001bae:	f7ff faa5 	bl	80010fc <__aeabi_fcmpgt>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d006      	beq.n	8001bc6 <main+0x486>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //Brake on
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bbe:	4813      	ldr	r0, [pc, #76]	@ (8001c0c <main+0x4cc>)
 8001bc0:	f001 fe20 	bl	8003804 <HAL_GPIO_WritePin>
 8001bc4:	e00f      	b.n	8001be6 <main+0x4a6>
					}

					// let the motor coast to reduce speed instead
					else if(desired_g <= current_g) {
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <main+0x4dc>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8001bd0:	f7ff fa80 	bl	80010d4 <__aeabi_fcmple>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d005      	beq.n	8001be6 <main+0x4a6>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001be0:	480a      	ldr	r0, [pc, #40]	@ (8001c0c <main+0x4cc>)
 8001be2:	f001 fe0f 	bl	8003804 <HAL_GPIO_WritePin>
					}
					setValue(0);
 8001be6:	2000      	movs	r0, #0
 8001be8:	f000 faf0 	bl	80021cc <setValue>
 8001bec:	e0f6      	b.n	8001ddc <main+0x69c>
 8001bee:	bf00      	nop
 8001bf0:	df3b645a 	.word	0xdf3b645a
 8001bf4:	bfd78d4f 	.word	0xbfd78d4f
 8001bf8:	8b439581 	.word	0x8b439581
 8001bfc:	3fd3e76c 	.word	0x3fd3e76c
 8001c00:	200007a4 	.word	0x200007a4
 8001c04:	20000484 	.word	0x20000484
 8001c08:	20000000 	.word	0x20000000
 8001c0c:	40010800 	.word	0x40010800
 8001c10:	447a0000 	.word	0x447a0000
 8001c14:	2000047c 	.word	0x2000047c
 8001c18:	20000470 	.word	0x20000470
 8001c1c:	2000046c 	.word	0x2000046c
				}

				// brake mode is off so use voltage to rpm equation to set speed of the centrifuge
				else {
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Motor on
 8001c20:	2201      	movs	r2, #1
 8001c22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c26:	48a2      	ldr	r0, [pc, #648]	@ (8001eb0 <main+0x770>)
 8001c28:	f001 fdec 	bl	8003804 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c32:	489f      	ldr	r0, [pc, #636]	@ (8001eb0 <main+0x770>)
 8001c34:	f001 fde6 	bl	8003804 <HAL_GPIO_WritePin>
					float desired_mps = desired_g * 9.81; // meters per second for the equation
 8001c38:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8001c3c:	f7fe fbf4 	bl	8000428 <__aeabi_f2d>
 8001c40:	a395      	add	r3, pc, #596	@ (adr r3, 8001e98 <main+0x758>)
 8001c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c46:	f7fe fc47 	bl	80004d8 <__aeabi_dmul>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	4610      	mov	r0, r2
 8001c50:	4619      	mov	r1, r3
 8001c52:	f7fe ff39 	bl	8000ac8 <__aeabi_d2f>
 8001c56:	4603      	mov	r3, r0
 8001c58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
					float c = (9.81/desired_mps);
 8001c5c:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8001c60:	f7fe fbe2 	bl	8000428 <__aeabi_f2d>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	a18b      	add	r1, pc, #556	@ (adr r1, 8001e98 <main+0x758>)
 8001c6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c6e:	f7fe fd5d 	bl	800072c <__aeabi_ddiv>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f7fe ff25 	bl	8000ac8 <__aeabi_d2f>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
					float a = 1.4; // centrifuge arm radius meters
 8001c84:	4b8b      	ldr	r3, [pc, #556]	@ (8001eb4 <main+0x774>)
 8001c86:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
				    float b = 0; // gondola radius meters (0.25 if gondola exists)
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
					float omega = sqrt((desired_mps - 9.81) / (a + (b *sqrt(1-(c*c))))); // equation to get desired omega from desired mps
 8001c92:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8001c96:	f7fe fbc7 	bl	8000428 <__aeabi_f2d>
 8001c9a:	a37f      	add	r3, pc, #508	@ (adr r3, 8001e98 <main+0x758>)
 8001c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca0:	f7fe fa62 	bl	8000168 <__aeabi_dsub>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4692      	mov	sl, r2
 8001caa:	469b      	mov	fp, r3
 8001cac:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001cb0:	f7fe fbba 	bl	8000428 <__aeabi_f2d>
 8001cb4:	4604      	mov	r4, r0
 8001cb6:	460d      	mov	r5, r1
 8001cb8:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001cbc:	f7fe fbb4 	bl	8000428 <__aeabi_f2d>
 8001cc0:	4680      	mov	r8, r0
 8001cc2:	4689      	mov	r9, r1
 8001cc4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 8001cc8:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8001ccc:	f7ff f85a 	bl	8000d84 <__aeabi_fmul>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001cd8:	f7fe ff4a 	bl	8000b70 <__aeabi_fsub>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe fba2 	bl	8000428 <__aeabi_f2d>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4610      	mov	r0, r2
 8001cea:	4619      	mov	r1, r3
 8001cec:	f006 fba6 	bl	800843c <sqrt>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4640      	mov	r0, r8
 8001cf6:	4649      	mov	r1, r9
 8001cf8:	f7fe fbee 	bl	80004d8 <__aeabi_dmul>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4620      	mov	r0, r4
 8001d02:	4629      	mov	r1, r5
 8001d04:	f7fe fa32 	bl	800016c <__adddf3>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4650      	mov	r0, sl
 8001d0e:	4659      	mov	r1, fp
 8001d10:	f7fe fd0c 	bl	800072c <__aeabi_ddiv>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4610      	mov	r0, r2
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f006 fb8e 	bl	800843c <sqrt>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
 8001d28:	f7fe fece 	bl	8000ac8 <__aeabi_d2f>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
					float rpm = (omega /3.1415) * 30;
 8001d32:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8001d36:	f7fe fb77 	bl	8000428 <__aeabi_f2d>
 8001d3a:	a359      	add	r3, pc, #356	@ (adr r3, 8001ea0 <main+0x760>)
 8001d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d40:	f7fe fcf4 	bl	800072c <__aeabi_ddiv>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	4b59      	ldr	r3, [pc, #356]	@ (8001eb8 <main+0x778>)
 8001d52:	f7fe fbc1 	bl	80004d8 <__aeabi_dmul>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f7fe feb3 	bl	8000ac8 <__aeabi_d2f>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
					float voltage_to_be_sent = rpm * 25 * ((5-0.2)/(4000-160)); // equation for the motor that translates rpm to voltage to be sent
 8001d68:	4954      	ldr	r1, [pc, #336]	@ (8001ebc <main+0x77c>)
 8001d6a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001d6e:	f7ff f809 	bl	8000d84 <__aeabi_fmul>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fb57 	bl	8000428 <__aeabi_f2d>
 8001d7a:	a34b      	add	r3, pc, #300	@ (adr r3, 8001ea8 <main+0x768>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	f7fe fbaa 	bl	80004d8 <__aeabi_dmul>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f7fe fe9c 	bl	8000ac8 <__aeabi_d2f>
 8001d90:	4603      	mov	r3, r0
 8001d92:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
					if (voltage_to_be_sent > 5) {
 8001d96:	494a      	ldr	r1, [pc, #296]	@ (8001ec0 <main+0x780>)
 8001d98:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8001d9c:	f7ff f9ae 	bl	80010fc <__aeabi_fcmpgt>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <main+0x66c>
						voltage_to_be_sent = 5;
 8001da6:	4b46      	ldr	r3, [pc, #280]	@ (8001ec0 <main+0x780>)
 8001da8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
					}
					int scaled_voltage = (uint16_t)((voltage_to_be_sent / 5) * 4095); // scale the voltage from 0-3.3 to 0-4095 to be sent though the DAC
 8001dac:	4944      	ldr	r1, [pc, #272]	@ (8001ec0 <main+0x780>)
 8001dae:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8001db2:	f7ff f89b 	bl	8000eec <__aeabi_fdiv>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4942      	ldr	r1, [pc, #264]	@ (8001ec4 <main+0x784>)
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe ffe2 	bl	8000d84 <__aeabi_fmul>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff f9a4 	bl	8001110 <__aeabi_f2uiz>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
					setValue(scaled_voltage);
 8001dd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 f9f8 	bl	80021cc <setValue>
	//
	//				// Send over UART using interrupt
	//				HAL_UART_Transmit_IT(&huart2, (uint8_t*)msg, len);

				}
				printTimer++;
 8001ddc:	4b3a      	ldr	r3, [pc, #232]	@ (8001ec8 <main+0x788>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	3301      	adds	r3, #1
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	4b38      	ldr	r3, [pc, #224]	@ (8001ec8 <main+0x788>)
 8001de6:	801a      	strh	r2, [r3, #0]
				if (printTimer > 100) {
 8001de8:	4b37      	ldr	r3, [pc, #220]	@ (8001ec8 <main+0x788>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	2b64      	cmp	r3, #100	@ 0x64
 8001dee:	d927      	bls.n	8001e40 <main+0x700>
					printTimer = 0;
 8001df0:	4b35      	ldr	r3, [pc, #212]	@ (8001ec8 <main+0x788>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	801a      	strh	r2, [r3, #0]
					char msg[128];
					int len = snprintf(msg, sizeof(msg),
 8001df6:	4b35      	ldr	r3, [pc, #212]	@ (8001ecc <main+0x78c>)
 8001df8:	681e      	ldr	r6, [r3, #0]
 8001dfa:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8001dfe:	f7fe fb13 	bl	8000428 <__aeabi_f2d>
 8001e02:	4604      	mov	r4, r0
 8001e04:	460d      	mov	r5, r1
 8001e06:	4b32      	ldr	r3, [pc, #200]	@ (8001ed0 <main+0x790>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fb0c 	bl	8000428 <__aeabi_f2d>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	f107 0014 	add.w	r0, r7, #20
 8001e18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001e1c:	e9cd 4500 	strd	r4, r5, [sp]
 8001e20:	4633      	mov	r3, r6
 8001e22:	4a2c      	ldr	r2, [pc, #176]	@ (8001ed4 <main+0x794>)
 8001e24:	2180      	movs	r1, #128	@ 0x80
 8001e26:	f007 ffab 	bl	8009d80 <sniprintf>
 8001e2a:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
							"%lu %.2f %.2f\n",
							time_elapsed, desired_g, current_g);

					// Send over UART using interrupt
					HAL_UART_Transmit_IT(&huart2, (uint8_t*)msg, len);
 8001e2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4827      	ldr	r0, [pc, #156]	@ (8001ed8 <main+0x798>)
 8001e3c:	f005 fd91 	bl	8007962 <HAL_UART_Transmit_IT>


		}

		// LED loop to check board status
		ledTimer ++;
 8001e40:	4b26      	ldr	r3, [pc, #152]	@ (8001edc <main+0x79c>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	3301      	adds	r3, #1
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <main+0x79c>)
 8001e4a:	801a      	strh	r2, [r3, #0]
		if(ledTimer > 200){
 8001e4c:	4b23      	ldr	r3, [pc, #140]	@ (8001edc <main+0x79c>)
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	2bc8      	cmp	r3, #200	@ 0xc8
 8001e52:	d91d      	bls.n	8001e90 <main+0x750>
			ledTimer = 0;
 8001e54:	4b21      	ldr	r3, [pc, #132]	@ (8001edc <main+0x79c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	801a      	strh	r2, [r3, #0]
			led = !led;
 8001e5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ee0 <main+0x7a0>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	bf0c      	ite	eq
 8001e62:	2301      	moveq	r3, #1
 8001e64:	2300      	movne	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee0 <main+0x7a0>)
 8001e6c:	701a      	strb	r2, [r3, #0]
			if(led){
 8001e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee0 <main+0x7a0>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d006      	beq.n	8001e84 <main+0x744>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001e76:	2201      	movs	r2, #1
 8001e78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e7c:	4819      	ldr	r0, [pc, #100]	@ (8001ee4 <main+0x7a4>)
 8001e7e:	f001 fcc1 	bl	8003804 <HAL_GPIO_WritePin>
 8001e82:	e005      	b.n	8001e90 <main+0x750>
			}else{
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001e84:	2200      	movs	r2, #0
 8001e86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e8a:	4816      	ldr	r0, [pc, #88]	@ (8001ee4 <main+0x7a4>)
 8001e8c:	f001 fcba 	bl	8003804 <HAL_GPIO_WritePin>
			}
		}
		HAL_Delay(1);
 8001e90:	2001      	movs	r0, #1
 8001e92:	f001 f941 	bl	8003118 <HAL_Delay>
		if(dataNew){
 8001e96:	e4a7      	b.n	80017e8 <main+0xa8>
 8001e98:	51eb851f 	.word	0x51eb851f
 8001e9c:	40239eb8 	.word	0x40239eb8
 8001ea0:	c083126f 	.word	0xc083126f
 8001ea4:	400921ca 	.word	0x400921ca
 8001ea8:	47ae147b 	.word	0x47ae147b
 8001eac:	3f547ae1 	.word	0x3f547ae1
 8001eb0:	40010800 	.word	0x40010800
 8001eb4:	3fb33333 	.word	0x3fb33333
 8001eb8:	403e0000 	.word	0x403e0000
 8001ebc:	41c80000 	.word	0x41c80000
 8001ec0:	40a00000 	.word	0x40a00000
 8001ec4:	457ff000 	.word	0x457ff000
 8001ec8:	20000480 	.word	0x20000480
 8001ecc:	2000047c 	.word	0x2000047c
 8001ed0:	2000046c 	.word	0x2000046c
 8001ed4:	0800c928 	.word	0x0800c928
 8001ed8:	20000b80 	.word	0x20000b80
 8001edc:	20000474 	.word	0x20000474
 8001ee0:	20000472 	.word	0x20000472
 8001ee4:	40011000 	.word	0x40011000

08001ee8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b090      	sub	sp, #64	@ 0x40
 8001eec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eee:	f107 0318 	add.w	r3, r7, #24
 8001ef2:	2228      	movs	r2, #40	@ 0x28
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f007 ffbb 	bl	8009e72 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001efc:	1d3b      	adds	r3, r7, #4
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	605a      	str	r2, [r3, #4]
 8001f04:	609a      	str	r2, [r3, #8]
 8001f06:	60da      	str	r2, [r3, #12]
 8001f08:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f12:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f14:	2300      	movs	r3, #0
 8001f16:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f24:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f26:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f2c:	f107 0318 	add.w	r3, r7, #24
 8001f30:	4618      	mov	r0, r3
 8001f32:	f004 fb21 	bl	8006578 <HAL_RCC_OscConfig>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <SystemClock_Config+0x58>
	{
		Error_Handler();
 8001f3c:	f000 faea 	bl	8002514 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f40:	230f      	movs	r3, #15
 8001f42:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f44:	2302      	movs	r3, #2
 8001f46:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f50:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	2102      	movs	r1, #2
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f004 fd8e 	bl	8006a7c <HAL_RCC_ClockConfig>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <SystemClock_Config+0x82>
	{
		Error_Handler();
 8001f66:	f000 fad5 	bl	8002514 <Error_Handler>
	}
}
 8001f6a:	bf00      	nop
 8001f6c:	3740      	adds	r7, #64	@ 0x40
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	0000      	movs	r0, r0
 8001f74:	0000      	movs	r0, r0
	...

08001f78 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// For serial monitor
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
	char recentChar = *(rx_buff + rx_buff_arm); // the most recent character that has not been read yet
 8001f80:	4b89      	ldr	r3, [pc, #548]	@ (80021a8 <HAL_UART_RxCpltCallback+0x230>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b89      	ldr	r3, [pc, #548]	@ (80021ac <HAL_UART_RxCpltCallback+0x234>)
 8001f88:	4413      	add	r3, r2
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	73fb      	strb	r3, [r7, #15]
	 m | manual
	 u | uploading mode (reading)
	 o | on mode (running)
	 e | evaluate (aka parsing) **/

	switch (state){
 8001f8e:	4b88      	ldr	r3, [pc, #544]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	3b69      	subs	r3, #105	@ 0x69
 8001f94:	2b0c      	cmp	r3, #12
 8001f96:	f200 80d6 	bhi.w	8002146 <HAL_UART_RxCpltCallback+0x1ce>
 8001f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa0 <HAL_UART_RxCpltCallback+0x28>)
 8001f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa0:	08001fd5 	.word	0x08001fd5
 8001fa4:	08002147 	.word	0x08002147
 8001fa8:	08002147 	.word	0x08002147
 8001fac:	08002147 	.word	0x08002147
 8001fb0:	08002015 	.word	0x08002015
 8001fb4:	08002147 	.word	0x08002147
 8001fb8:	08002139 	.word	0x08002139
 8001fbc:	080020d5 	.word	0x080020d5
 8001fc0:	08002147 	.word	0x08002147
 8001fc4:	08002147 	.word	0x08002147
 8001fc8:	08002147 	.word	0x08002147
 8001fcc:	08002147 	.word	0x08002147
 8001fd0:	0800212b 	.word	0x0800212b
		case 'i':
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001fda:	4876      	ldr	r0, [pc, #472]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 8001fdc:	f001 fc12 	bl	8003804 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //Brake on
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fe6:	4873      	ldr	r0, [pc, #460]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 8001fe8:	f001 fc0c 	bl	8003804 <HAL_GPIO_WritePin>
			// go to upload mode
			if(recentChar == 'u'){
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
 8001fee:	2b75      	cmp	r3, #117	@ 0x75
 8001ff0:	d108      	bne.n	8002004 <HAL_UART_RxCpltCallback+0x8c>
				upload_pointer = rx_buff_arm + 1;
 8001ff2:	4b6d      	ldr	r3, [pc, #436]	@ (80021a8 <HAL_UART_RxCpltCallback+0x230>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	4a6f      	ldr	r2, [pc, #444]	@ (80021b8 <HAL_UART_RxCpltCallback+0x240>)
 8001ffa:	6013      	str	r3, [r2, #0]
				state = 'u';
 8001ffc:	4b6c      	ldr	r3, [pc, #432]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8001ffe:	2275      	movs	r2, #117	@ 0x75
 8002000:	701a      	strb	r2, [r3, #0]
			}
			// go to manual mode
			else if(recentChar == 'm') {
				state = 'm';
			}
			break;
 8002002:	e0b0      	b.n	8002166 <HAL_UART_RxCpltCallback+0x1ee>
			else if(recentChar == 'm') {
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	2b6d      	cmp	r3, #109	@ 0x6d
 8002008:	f040 80ad 	bne.w	8002166 <HAL_UART_RxCpltCallback+0x1ee>
				state = 'm';
 800200c:	4b68      	ldr	r3, [pc, #416]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 800200e:	226d      	movs	r2, #109	@ 0x6d
 8002010:	701a      	strb	r2, [r3, #0]
			break;
 8002012:	e0a8      	b.n	8002166 <HAL_UART_RxCpltCallback+0x1ee>



		case 'm':
			//accept commands from a serial monitor to control the centrifuge
			if(recentChar <= '9' && recentChar >= '0'){
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	2b39      	cmp	r3, #57	@ 0x39
 8002018:	d825      	bhi.n	8002066 <HAL_UART_RxCpltCallback+0xee>
 800201a:	7bfb      	ldrb	r3, [r7, #15]
 800201c:	2b2f      	cmp	r3, #47	@ 0x2f
 800201e:	d922      	bls.n	8002066 <HAL_UART_RxCpltCallback+0xee>
				voltageSent = (uint16_t)((int)(recentChar - '0') / 9.0 * 4095);
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	3b30      	subs	r3, #48	@ 0x30
 8002024:	4618      	mov	r0, r3
 8002026:	f7fe f9ed 	bl	8000404 <__aeabi_i2d>
 800202a:	f04f 0200 	mov.w	r2, #0
 800202e:	4b63      	ldr	r3, [pc, #396]	@ (80021bc <HAL_UART_RxCpltCallback+0x244>)
 8002030:	f7fe fb7c 	bl	800072c <__aeabi_ddiv>
 8002034:	4602      	mov	r2, r0
 8002036:	460b      	mov	r3, r1
 8002038:	4610      	mov	r0, r2
 800203a:	4619      	mov	r1, r3
 800203c:	a358      	add	r3, pc, #352	@ (adr r3, 80021a0 <HAL_UART_RxCpltCallback+0x228>)
 800203e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002042:	f7fe fa49 	bl	80004d8 <__aeabi_dmul>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	4610      	mov	r0, r2
 800204c:	4619      	mov	r1, r3
 800204e:	f7fe fd1b 	bl	8000a88 <__aeabi_d2uiz>
 8002052:	4603      	mov	r3, r0
 8002054:	b29a      	uxth	r2, r3
 8002056:	4b5a      	ldr	r3, [pc, #360]	@ (80021c0 <HAL_UART_RxCpltCallback+0x248>)
 8002058:	801a      	strh	r2, [r3, #0]
				setValue(voltageSent);
 800205a:	4b59      	ldr	r3, [pc, #356]	@ (80021c0 <HAL_UART_RxCpltCallback+0x248>)
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f000 f8b4 	bl	80021cc <setValue>

			// go to idle mode
			else if(recentChar == 'm') {
				state = 'i';
			}
			break;
 8002064:	e081      	b.n	800216a <HAL_UART_RxCpltCallback+0x1f2>
			}else if(recentChar == 'C') { // Motor on Brake off
 8002066:	7bfb      	ldrb	r3, [r7, #15]
 8002068:	2b43      	cmp	r3, #67	@ 0x43
 800206a:	d10c      	bne.n	8002086 <HAL_UART_RxCpltCallback+0x10e>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Motor on
 800206c:	2201      	movs	r2, #1
 800206e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002072:	4850      	ldr	r0, [pc, #320]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 8002074:	f001 fbc6 	bl	8003804 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 8002078:	2201      	movs	r2, #1
 800207a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800207e:	484d      	ldr	r0, [pc, #308]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 8002080:	f001 fbc0 	bl	8003804 <HAL_GPIO_WritePin>
			break;
 8002084:	e071      	b.n	800216a <HAL_UART_RxCpltCallback+0x1f2>
			}else if(recentChar == 'c') { // Motor off Brake off
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	2b63      	cmp	r3, #99	@ 0x63
 800208a:	d10c      	bne.n	80020a6 <HAL_UART_RxCpltCallback+0x12e>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 800208c:	2200      	movs	r2, #0
 800208e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002092:	4848      	ldr	r0, [pc, #288]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 8002094:	f001 fbb6 	bl	8003804 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 8002098:	2201      	movs	r2, #1
 800209a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800209e:	4845      	ldr	r0, [pc, #276]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 80020a0:	f001 fbb0 	bl	8003804 <HAL_GPIO_WritePin>
			break;
 80020a4:	e061      	b.n	800216a <HAL_UART_RxCpltCallback+0x1f2>
			}else if(recentChar == 'b') { // Motor off Brake on
 80020a6:	7bfb      	ldrb	r3, [r7, #15]
 80020a8:	2b62      	cmp	r3, #98	@ 0x62
 80020aa:	d10c      	bne.n	80020c6 <HAL_UART_RxCpltCallback+0x14e>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020b2:	4840      	ldr	r0, [pc, #256]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 80020b4:	f001 fba6 	bl	8003804 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //Brake on
 80020b8:	2200      	movs	r2, #0
 80020ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020be:	483d      	ldr	r0, [pc, #244]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 80020c0:	f001 fba0 	bl	8003804 <HAL_GPIO_WritePin>
			break;
 80020c4:	e051      	b.n	800216a <HAL_UART_RxCpltCallback+0x1f2>
			else if(recentChar == 'm') {
 80020c6:	7bfb      	ldrb	r3, [r7, #15]
 80020c8:	2b6d      	cmp	r3, #109	@ 0x6d
 80020ca:	d14e      	bne.n	800216a <HAL_UART_RxCpltCallback+0x1f2>
				state = 'i';
 80020cc:	4b38      	ldr	r3, [pc, #224]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 80020ce:	2269      	movs	r2, #105	@ 0x69
 80020d0:	701a      	strb	r2, [r3, #0]
			break;
 80020d2:	e04a      	b.n	800216a <HAL_UART_RxCpltCallback+0x1f2>



		case 'p':
			// go to ON mode
			if (recentChar == 'o'){
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
 80020d6:	2b6f      	cmp	r3, #111	@ 0x6f
 80020d8:	d114      	bne.n	8002104 <HAL_UART_RxCpltCallback+0x18c>
				time_start = HAL_GetTick();
 80020da:	f001 f813 	bl	8003104 <HAL_GetTick>
 80020de:	4603      	mov	r3, r0
 80020e0:	4a38      	ldr	r2, [pc, #224]	@ (80021c4 <HAL_UART_RxCpltCallback+0x24c>)
 80020e2:	6013      	str	r3, [r2, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Motor on
 80020e4:	2201      	movs	r2, #1
 80020e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020ea:	4832      	ldr	r0, [pc, #200]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 80020ec:	f001 fb8a 	bl	8003804 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); //Brake off
 80020f0:	2201      	movs	r2, #1
 80020f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020f6:	482f      	ldr	r0, [pc, #188]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 80020f8:	f001 fb84 	bl	8003804 <HAL_GPIO_WritePin>
				state = 'o';
 80020fc:	4b2c      	ldr	r3, [pc, #176]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 80020fe:	226f      	movs	r2, #111	@ 0x6f
 8002100:	701a      	strb	r2, [r3, #0]
			}
			// go to manual mode
			else if(recentChar == 'm') {
				state = 'm';
			}
			break;
 8002102:	e034      	b.n	800216e <HAL_UART_RxCpltCallback+0x1f6>
			else if(recentChar == 'u') {
 8002104:	7bfb      	ldrb	r3, [r7, #15]
 8002106:	2b75      	cmp	r3, #117	@ 0x75
 8002108:	d108      	bne.n	800211c <HAL_UART_RxCpltCallback+0x1a4>
				upload_pointer = rx_buff_arm + 1;
 800210a:	4b27      	ldr	r3, [pc, #156]	@ (80021a8 <HAL_UART_RxCpltCallback+0x230>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	3301      	adds	r3, #1
 8002110:	4a29      	ldr	r2, [pc, #164]	@ (80021b8 <HAL_UART_RxCpltCallback+0x240>)
 8002112:	6013      	str	r3, [r2, #0]
				state = 'u';
 8002114:	4b26      	ldr	r3, [pc, #152]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8002116:	2275      	movs	r2, #117	@ 0x75
 8002118:	701a      	strb	r2, [r3, #0]
			break;
 800211a:	e028      	b.n	800216e <HAL_UART_RxCpltCallback+0x1f6>
			else if(recentChar == 'm') {
 800211c:	7bfb      	ldrb	r3, [r7, #15]
 800211e:	2b6d      	cmp	r3, #109	@ 0x6d
 8002120:	d125      	bne.n	800216e <HAL_UART_RxCpltCallback+0x1f6>
				state = 'm';
 8002122:	4b23      	ldr	r3, [pc, #140]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8002124:	226d      	movs	r2, #109	@ 0x6d
 8002126:	701a      	strb	r2, [r3, #0]
			break;
 8002128:	e021      	b.n	800216e <HAL_UART_RxCpltCallback+0x1f6>



		case 'u':
			// go to evaluation mode
			if(recentChar == 'u'){
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	2b75      	cmp	r3, #117	@ 0x75
 800212e:	d120      	bne.n	8002172 <HAL_UART_RxCpltCallback+0x1fa>
				state = 'e';
 8002130:	4b1f      	ldr	r3, [pc, #124]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8002132:	2265      	movs	r2, #101	@ 0x65
 8002134:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002136:	e01c      	b.n	8002172 <HAL_UART_RxCpltCallback+0x1fa>



		case 'o':
			// go to idle mode
			if(recentChar == 'q') {
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	2b71      	cmp	r3, #113	@ 0x71
 800213c:	d11b      	bne.n	8002176 <HAL_UART_RxCpltCallback+0x1fe>
				state = 'i';
 800213e:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8002140:	2269      	movs	r2, #105	@ 0x69
 8002142:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002144:	e017      	b.n	8002176 <HAL_UART_RxCpltCallback+0x1fe>

		default:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Motor off
 8002146:	2200      	movs	r2, #0
 8002148:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800214c:	4819      	ldr	r0, [pc, #100]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 800214e:	f001 fb59 	bl	8003804 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //Brake on
 8002152:	2200      	movs	r2, #0
 8002154:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002158:	4816      	ldr	r0, [pc, #88]	@ (80021b4 <HAL_UART_RxCpltCallback+0x23c>)
 800215a:	f001 fb53 	bl	8003804 <HAL_GPIO_WritePin>
			state = 'i';
 800215e:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <HAL_UART_RxCpltCallback+0x238>)
 8002160:	2269      	movs	r2, #105	@ 0x69
 8002162:	701a      	strb	r2, [r3, #0]
 8002164:	e008      	b.n	8002178 <HAL_UART_RxCpltCallback+0x200>
			break;
 8002166:	bf00      	nop
 8002168:	e006      	b.n	8002178 <HAL_UART_RxCpltCallback+0x200>
			break;
 800216a:	bf00      	nop
 800216c:	e004      	b.n	8002178 <HAL_UART_RxCpltCallback+0x200>
			break;
 800216e:	bf00      	nop
 8002170:	e002      	b.n	8002178 <HAL_UART_RxCpltCallback+0x200>
			break;
 8002172:	bf00      	nop
 8002174:	e000      	b.n	8002178 <HAL_UART_RxCpltCallback+0x200>
			break;
 8002176:	bf00      	nop
	}

	// move to next index in the circular buffer to be read
	rx_buff_arm ++;
 8002178:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <HAL_UART_RxCpltCallback+0x230>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	3301      	adds	r3, #1
 800217e:	b2da      	uxtb	r2, r3
 8002180:	4b09      	ldr	r3, [pc, #36]	@ (80021a8 <HAL_UART_RxCpltCallback+0x230>)
 8002182:	701a      	strb	r2, [r3, #0]

//	uint8_t char_arr[1] = {recentChar};
//	HAL_UART_Transmit_IT(&huart2, char_arr, 1);

	// necessary to prime the next callback
	HAL_UART_Receive_IT(&huart2, rx_buff + rx_buff_arm, 1); // the next character will be stored in the next index
 8002184:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <HAL_UART_RxCpltCallback+0x230>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	461a      	mov	r2, r3
 800218a:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <HAL_UART_RxCpltCallback+0x234>)
 800218c:	4413      	add	r3, r2
 800218e:	2201      	movs	r2, #1
 8002190:	4619      	mov	r1, r3
 8002192:	480d      	ldr	r0, [pc, #52]	@ (80021c8 <HAL_UART_RxCpltCallback+0x250>)
 8002194:	f005 fc1a 	bl	80079cc <HAL_UART_Receive_IT>
}
 8002198:	bf00      	nop
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	00000000 	.word	0x00000000
 80021a4:	40affe00 	.word	0x40affe00
 80021a8:	2000043c 	.word	0x2000043c
 80021ac:	20000248 	.word	0x20000248
 80021b0:	20000000 	.word	0x20000000
 80021b4:	40010800 	.word	0x40010800
 80021b8:	20000ac8 	.word	0x20000ac8
 80021bc:	40220000 	.word	0x40220000
 80021c0:	20000476 	.word	0x20000476
 80021c4:	20000478 	.word	0x20000478
 80021c8:	20000b80 	.word	0x20000b80

080021cc <setValue>:

// for DAC
uint8_t setValue(uint16_t value){
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	80fb      	strh	r3, [r7, #6]
	return MCP4725_setValue(&myMCP4725, value, MCP4725_FAST_MODE, MCP4725_POWER_DOWN_OFF);
 80021d6:	88f9      	ldrh	r1, [r7, #6]
 80021d8:	2300      	movs	r3, #0
 80021da:	2200      	movs	r2, #0
 80021dc:	4803      	ldr	r0, [pc, #12]	@ (80021ec <setValue+0x20>)
 80021de:	f7ff f84d 	bl	800127c <MCP4725_setValue>
 80021e2:	4603      	mov	r3, r0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000acc 	.word	0x20000acc

080021f0 <HAL_GPIO_EXTI_Callback>:

// for radio recieve
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER) {
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	f040 8181 	bne.w	8002504 <HAL_GPIO_EXTI_Callback+0x314>
		nrf24l01p_rx_receive(rx_data); // read data when data ready flag is set
 8002202:	48a7      	ldr	r0, [pc, #668]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002204:	f000 fa3e 	bl	8002684 <nrf24l01p_rx_receive>
		//		    uint8_t success_arr[] = {'y','e','s'};
		//		    HAL_UART_Transmit_IT(&huart2, success_arr, 3);
		accel_x = (int16_t)(rx_data[0] | (rx_data[1] << 8)) / 2048.f;
 8002208:	4ba5      	ldr	r3, [pc, #660]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b21a      	sxth	r2, r3
 800220e:	4ba4      	ldr	r3, [pc, #656]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002210:	785b      	ldrb	r3, [r3, #1]
 8002212:	b21b      	sxth	r3, r3
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	b21b      	sxth	r3, r3
 8002218:	4313      	orrs	r3, r2
 800221a:	b21b      	sxth	r3, r3
 800221c:	4618      	mov	r0, r3
 800221e:	f7fe fd5d 	bl	8000cdc <__aeabi_i2f>
 8002222:	4603      	mov	r3, r0
 8002224:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8002228:	4618      	mov	r0, r3
 800222a:	f7fe fe5f 	bl	8000eec <__aeabi_fdiv>
 800222e:	4603      	mov	r3, r0
 8002230:	461a      	mov	r2, r3
 8002232:	4b9c      	ldr	r3, [pc, #624]	@ (80024a4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002234:	601a      	str	r2, [r3, #0]
		accel_y = (int16_t)(rx_data[2] | (rx_data[3] << 8)) / 2048.f;
 8002236:	4b9a      	ldr	r3, [pc, #616]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002238:	789b      	ldrb	r3, [r3, #2]
 800223a:	b21a      	sxth	r2, r3
 800223c:	4b98      	ldr	r3, [pc, #608]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800223e:	78db      	ldrb	r3, [r3, #3]
 8002240:	b21b      	sxth	r3, r3
 8002242:	021b      	lsls	r3, r3, #8
 8002244:	b21b      	sxth	r3, r3
 8002246:	4313      	orrs	r3, r2
 8002248:	b21b      	sxth	r3, r3
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe fd46 	bl	8000cdc <__aeabi_i2f>
 8002250:	4603      	mov	r3, r0
 8002252:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe fe48 	bl	8000eec <__aeabi_fdiv>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	4b91      	ldr	r3, [pc, #580]	@ (80024a8 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8002262:	601a      	str	r2, [r3, #0]
		accel_z = (int16_t)(rx_data[4] | (rx_data[5] << 8)) / 2048.f;
 8002264:	4b8e      	ldr	r3, [pc, #568]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002266:	791b      	ldrb	r3, [r3, #4]
 8002268:	b21a      	sxth	r2, r3
 800226a:	4b8d      	ldr	r3, [pc, #564]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800226c:	795b      	ldrb	r3, [r3, #5]
 800226e:	b21b      	sxth	r3, r3
 8002270:	021b      	lsls	r3, r3, #8
 8002272:	b21b      	sxth	r3, r3
 8002274:	4313      	orrs	r3, r2
 8002276:	b21b      	sxth	r3, r3
 8002278:	4618      	mov	r0, r3
 800227a:	f7fe fd2f 	bl	8000cdc <__aeabi_i2f>
 800227e:	4603      	mov	r3, r0
 8002280:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe fe31 	bl	8000eec <__aeabi_fdiv>
 800228a:	4603      	mov	r3, r0
 800228c:	461a      	mov	r2, r3
 800228e:	4b87      	ldr	r3, [pc, #540]	@ (80024ac <HAL_GPIO_EXTI_Callback+0x2bc>)
 8002290:	601a      	str	r2, [r3, #0]
		temperature = (float)((int16_t)(rx_data[6] | (rx_data[7] << 8))) / 340 + 36.53;
 8002292:	4b83      	ldr	r3, [pc, #524]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002294:	799b      	ldrb	r3, [r3, #6]
 8002296:	b21a      	sxth	r2, r3
 8002298:	4b81      	ldr	r3, [pc, #516]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800229a:	79db      	ldrb	r3, [r3, #7]
 800229c:	b21b      	sxth	r3, r3
 800229e:	021b      	lsls	r3, r3, #8
 80022a0:	b21b      	sxth	r3, r3
 80022a2:	4313      	orrs	r3, r2
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe fd18 	bl	8000cdc <__aeabi_i2f>
 80022ac:	4603      	mov	r3, r0
 80022ae:	4980      	ldr	r1, [pc, #512]	@ (80024b0 <HAL_GPIO_EXTI_Callback+0x2c0>)
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7fe fe1b 	bl	8000eec <__aeabi_fdiv>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f8b5 	bl	8000428 <__aeabi_f2d>
 80022be:	a36c      	add	r3, pc, #432	@ (adr r3, 8002470 <HAL_GPIO_EXTI_Callback+0x280>)
 80022c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c4:	f7fd ff52 	bl	800016c <__adddf3>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4610      	mov	r0, r2
 80022ce:	4619      	mov	r1, r3
 80022d0:	f7fe fbfa 	bl	8000ac8 <__aeabi_d2f>
 80022d4:	4603      	mov	r3, r0
 80022d6:	4a77      	ldr	r2, [pc, #476]	@ (80024b4 <HAL_GPIO_EXTI_Callback+0x2c4>)
 80022d8:	6013      	str	r3, [r2, #0]
		gyro_x = (int16_t)(rx_data[8] | (rx_data[9] << 8)) / 65.5f;
 80022da:	4b71      	ldr	r3, [pc, #452]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022dc:	7a1b      	ldrb	r3, [r3, #8]
 80022de:	b21a      	sxth	r2, r3
 80022e0:	4b6f      	ldr	r3, [pc, #444]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022e2:	7a5b      	ldrb	r3, [r3, #9]
 80022e4:	b21b      	sxth	r3, r3
 80022e6:	021b      	lsls	r3, r3, #8
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	4313      	orrs	r3, r2
 80022ec:	b21b      	sxth	r3, r3
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe fcf4 	bl	8000cdc <__aeabi_i2f>
 80022f4:	4603      	mov	r3, r0
 80022f6:	4970      	ldr	r1, [pc, #448]	@ (80024b8 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe fdf7 	bl	8000eec <__aeabi_fdiv>
 80022fe:	4603      	mov	r3, r0
 8002300:	461a      	mov	r2, r3
 8002302:	4b6e      	ldr	r3, [pc, #440]	@ (80024bc <HAL_GPIO_EXTI_Callback+0x2cc>)
 8002304:	601a      	str	r2, [r3, #0]
		gyro_y = (int16_t)(rx_data[10] | (rx_data[11] << 8)) / 65.5f;
 8002306:	4b66      	ldr	r3, [pc, #408]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002308:	7a9b      	ldrb	r3, [r3, #10]
 800230a:	b21a      	sxth	r2, r3
 800230c:	4b64      	ldr	r3, [pc, #400]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800230e:	7adb      	ldrb	r3, [r3, #11]
 8002310:	b21b      	sxth	r3, r3
 8002312:	021b      	lsls	r3, r3, #8
 8002314:	b21b      	sxth	r3, r3
 8002316:	4313      	orrs	r3, r2
 8002318:	b21b      	sxth	r3, r3
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fcde 	bl	8000cdc <__aeabi_i2f>
 8002320:	4603      	mov	r3, r0
 8002322:	4965      	ldr	r1, [pc, #404]	@ (80024b8 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8002324:	4618      	mov	r0, r3
 8002326:	f7fe fde1 	bl	8000eec <__aeabi_fdiv>
 800232a:	4603      	mov	r3, r0
 800232c:	461a      	mov	r2, r3
 800232e:	4b64      	ldr	r3, [pc, #400]	@ (80024c0 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8002330:	601a      	str	r2, [r3, #0]
		gyro_z = (int16_t)(rx_data[12] | (rx_data[13] << 8)) / 65.5f;
 8002332:	4b5b      	ldr	r3, [pc, #364]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002334:	7b1b      	ldrb	r3, [r3, #12]
 8002336:	b21a      	sxth	r2, r3
 8002338:	4b59      	ldr	r3, [pc, #356]	@ (80024a0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800233a:	7b5b      	ldrb	r3, [r3, #13]
 800233c:	b21b      	sxth	r3, r3
 800233e:	021b      	lsls	r3, r3, #8
 8002340:	b21b      	sxth	r3, r3
 8002342:	4313      	orrs	r3, r2
 8002344:	b21b      	sxth	r3, r3
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe fcc8 	bl	8000cdc <__aeabi_i2f>
 800234c:	4603      	mov	r3, r0
 800234e:	495a      	ldr	r1, [pc, #360]	@ (80024b8 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8002350:	4618      	mov	r0, r3
 8002352:	f7fe fdcb 	bl	8000eec <__aeabi_fdiv>
 8002356:	4603      	mov	r3, r0
 8002358:	461a      	mov	r2, r3
 800235a:	4b5a      	ldr	r3, [pc, #360]	@ (80024c4 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800235c:	601a      	str	r2, [r3, #0]

		accel_x -= 0.04;
 800235e:	4b51      	ldr	r3, [pc, #324]	@ (80024a4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe f860 	bl	8000428 <__aeabi_f2d>
 8002368:	a343      	add	r3, pc, #268	@ (adr r3, 8002478 <HAL_GPIO_EXTI_Callback+0x288>)
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	f7fd fefb 	bl	8000168 <__aeabi_dsub>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	f7fe fba5 	bl	8000ac8 <__aeabi_d2f>
 800237e:	4603      	mov	r3, r0
 8002380:	4a48      	ldr	r2, [pc, #288]	@ (80024a4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002382:	6013      	str	r3, [r2, #0]
		accel_y += 0.01;
 8002384:	4b48      	ldr	r3, [pc, #288]	@ (80024a8 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4618      	mov	r0, r3
 800238a:	f7fe f84d 	bl	8000428 <__aeabi_f2d>
 800238e:	a33c      	add	r3, pc, #240	@ (adr r3, 8002480 <HAL_GPIO_EXTI_Callback+0x290>)
 8002390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002394:	f7fd feea 	bl	800016c <__adddf3>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	f7fe fb92 	bl	8000ac8 <__aeabi_d2f>
 80023a4:	4603      	mov	r3, r0
 80023a6:	4a40      	ldr	r2, [pc, #256]	@ (80024a8 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80023a8:	6013      	str	r3, [r2, #0]
		accel_z -= 0.05;
 80023aa:	4b40      	ldr	r3, [pc, #256]	@ (80024ac <HAL_GPIO_EXTI_Callback+0x2bc>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe f83a 	bl	8000428 <__aeabi_f2d>
 80023b4:	a334      	add	r3, pc, #208	@ (adr r3, 8002488 <HAL_GPIO_EXTI_Callback+0x298>)
 80023b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ba:	f7fd fed5 	bl	8000168 <__aeabi_dsub>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	4610      	mov	r0, r2
 80023c4:	4619      	mov	r1, r3
 80023c6:	f7fe fb7f 	bl	8000ac8 <__aeabi_d2f>
 80023ca:	4603      	mov	r3, r0
 80023cc:	4a37      	ldr	r2, [pc, #220]	@ (80024ac <HAL_GPIO_EXTI_Callback+0x2bc>)
 80023ce:	6013      	str	r3, [r2, #0]
		gyro_x += 4.7;
 80023d0:	4b3a      	ldr	r3, [pc, #232]	@ (80024bc <HAL_GPIO_EXTI_Callback+0x2cc>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe f827 	bl	8000428 <__aeabi_f2d>
 80023da:	a32d      	add	r3, pc, #180	@ (adr r3, 8002490 <HAL_GPIO_EXTI_Callback+0x2a0>)
 80023dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e0:	f7fd fec4 	bl	800016c <__adddf3>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4610      	mov	r0, r2
 80023ea:	4619      	mov	r1, r3
 80023ec:	f7fe fb6c 	bl	8000ac8 <__aeabi_d2f>
 80023f0:	4603      	mov	r3, r0
 80023f2:	4a32      	ldr	r2, [pc, #200]	@ (80024bc <HAL_GPIO_EXTI_Callback+0x2cc>)
 80023f4:	6013      	str	r3, [r2, #0]
		gyro_y -= 1.9;
 80023f6:	4b32      	ldr	r3, [pc, #200]	@ (80024c0 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f814 	bl	8000428 <__aeabi_f2d>
 8002400:	a325      	add	r3, pc, #148	@ (adr r3, 8002498 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	f7fd feaf 	bl	8000168 <__aeabi_dsub>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	f7fe fb59 	bl	8000ac8 <__aeabi_d2f>
 8002416:	4603      	mov	r3, r0
 8002418:	4a29      	ldr	r2, [pc, #164]	@ (80024c0 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800241a:	6013      	str	r3, [r2, #0]
		gyro_z += 0.5;
 800241c:	4b29      	ldr	r3, [pc, #164]	@ (80024c4 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe fba5 	bl	8000b74 <__addsf3>
 800242a:	4603      	mov	r3, r0
 800242c:	461a      	mov	r2, r3
 800242e:	4b25      	ldr	r3, [pc, #148]	@ (80024c4 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8002430:	601a      	str	r2, [r3, #0]

		current_g = sqrt((accel_x*accel_x) + (accel_y*accel_y) + (accel_z*accel_z));
 8002432:	4b1c      	ldr	r3, [pc, #112]	@ (80024a4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a1b      	ldr	r2, [pc, #108]	@ (80024a4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	4611      	mov	r1, r2
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe fca1 	bl	8000d84 <__aeabi_fmul>
 8002442:	4603      	mov	r3, r0
 8002444:	461c      	mov	r4, r3
 8002446:	4b18      	ldr	r3, [pc, #96]	@ (80024a8 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a17      	ldr	r2, [pc, #92]	@ (80024a8 <HAL_GPIO_EXTI_Callback+0x2b8>)
 800244c:	6812      	ldr	r2, [r2, #0]
 800244e:	4611      	mov	r1, r2
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fc97 	bl	8000d84 <__aeabi_fmul>
 8002456:	4603      	mov	r3, r0
 8002458:	4619      	mov	r1, r3
 800245a:	4620      	mov	r0, r4
 800245c:	f7fe fb8a 	bl	8000b74 <__addsf3>
 8002460:	4603      	mov	r3, r0
 8002462:	461c      	mov	r4, r3
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <HAL_GPIO_EXTI_Callback+0x2bc>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a10      	ldr	r2, [pc, #64]	@ (80024ac <HAL_GPIO_EXTI_Callback+0x2bc>)
 800246a:	6812      	ldr	r2, [r2, #0]
 800246c:	4611      	mov	r1, r2
 800246e:	e02b      	b.n	80024c8 <HAL_GPIO_EXTI_Callback+0x2d8>
 8002470:	0a3d70a4 	.word	0x0a3d70a4
 8002474:	404243d7 	.word	0x404243d7
 8002478:	47ae147b 	.word	0x47ae147b
 800247c:	3fa47ae1 	.word	0x3fa47ae1
 8002480:	47ae147b 	.word	0x47ae147b
 8002484:	3f847ae1 	.word	0x3f847ae1
 8002488:	9999999a 	.word	0x9999999a
 800248c:	3fa99999 	.word	0x3fa99999
 8002490:	cccccccd 	.word	0xcccccccd
 8002494:	4012cccc 	.word	0x4012cccc
 8002498:	66666666 	.word	0x66666666
 800249c:	3ffe6666 	.word	0x3ffe6666
 80024a0:	20000440 	.word	0x20000440
 80024a4:	20000450 	.word	0x20000450
 80024a8:	20000454 	.word	0x20000454
 80024ac:	20000458 	.word	0x20000458
 80024b0:	43aa0000 	.word	0x43aa0000
 80024b4:	2000045c 	.word	0x2000045c
 80024b8:	42830000 	.word	0x42830000
 80024bc:	20000460 	.word	0x20000460
 80024c0:	20000464 	.word	0x20000464
 80024c4:	20000468 	.word	0x20000468
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fc5b 	bl	8000d84 <__aeabi_fmul>
 80024ce:	4603      	mov	r3, r0
 80024d0:	4619      	mov	r1, r3
 80024d2:	4620      	mov	r0, r4
 80024d4:	f7fe fb4e 	bl	8000b74 <__addsf3>
 80024d8:	4603      	mov	r3, r0
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fd ffa4 	bl	8000428 <__aeabi_f2d>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4610      	mov	r0, r2
 80024e6:	4619      	mov	r1, r3
 80024e8:	f005 ffa8 	bl	800843c <sqrt>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4610      	mov	r0, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	f7fe fae8 	bl	8000ac8 <__aeabi_d2f>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4a04      	ldr	r2, [pc, #16]	@ (800250c <HAL_GPIO_EXTI_Callback+0x31c>)
 80024fc:	6013      	str	r3, [r2, #0]
		dataNew = true;
 80024fe:	4b04      	ldr	r3, [pc, #16]	@ (8002510 <HAL_GPIO_EXTI_Callback+0x320>)
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]
	}
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	bd90      	pop	{r4, r7, pc}
 800250c:	2000046c 	.word	0x2000046c
 8002510:	20000471 	.word	0x20000471

08002514 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002518:	b672      	cpsid	i
}
 800251a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <Error_Handler+0x8>

08002520 <cs_high>:

#include "nrf24l01p.h"


static void cs_high()
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
 8002524:	2201      	movs	r2, #1
 8002526:	2110      	movs	r1, #16
 8002528:	4802      	ldr	r0, [pc, #8]	@ (8002534 <cs_high+0x14>)
 800252a:	f001 f96b 	bl	8003804 <HAL_GPIO_WritePin>
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40010800 	.word	0x40010800

08002538 <cs_low>:

static void cs_low()
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 800253c:	2200      	movs	r2, #0
 800253e:	2110      	movs	r1, #16
 8002540:	4802      	ldr	r0, [pc, #8]	@ (800254c <cs_low+0x14>)
 8002542:	f001 f95f 	bl	8003804 <HAL_GPIO_WritePin>
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40010800 	.word	0x40010800

08002550 <ce_high>:

static void ce_high()
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
 8002554:	2201      	movs	r2, #1
 8002556:	2101      	movs	r1, #1
 8002558:	4802      	ldr	r0, [pc, #8]	@ (8002564 <ce_high+0x14>)
 800255a:	f001 f953 	bl	8003804 <HAL_GPIO_WritePin>
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40010c00 	.word	0x40010c00

08002568 <ce_low>:

static void ce_low()
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 800256c:	2200      	movs	r2, #0
 800256e:	2101      	movs	r1, #1
 8002570:	4802      	ldr	r0, [pc, #8]	@ (800257c <ce_low+0x14>)
 8002572:	f001 f947 	bl	8003804 <HAL_GPIO_WritePin>
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40010c00 	.word	0x40010c00

08002580 <read_register>:

static uint8_t read_register(uint8_t reg)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af02      	add	r7, sp, #8
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
    uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t read_val;

    cs_low();
 800258e:	f7ff ffd3 	bl	8002538 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8002592:	f107 020e 	add.w	r2, r7, #14
 8002596:	f107 010f 	add.w	r1, r7, #15
 800259a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2301      	movs	r3, #1
 80025a2:	4809      	ldr	r0, [pc, #36]	@ (80025c8 <read_register+0x48>)
 80025a4:	f004 fed9 	bl	800735a <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
 80025a8:	f107 010d 	add.w	r1, r7, #13
 80025ac:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80025b0:	2201      	movs	r2, #1
 80025b2:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <read_register+0x48>)
 80025b4:	f004 fdb8 	bl	8007128 <HAL_SPI_Receive>
    cs_high();
 80025b8:	f7ff ffb2 	bl	8002520 <cs_high>

    return read_val;
 80025bc:	7b7b      	ldrb	r3, [r7, #13]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000adc 	.word	0x20000adc

080025cc <write_register>:

static uint8_t write_register(uint8_t reg, uint8_t value)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af02      	add	r7, sp, #8
 80025d2:	4603      	mov	r3, r0
 80025d4:	460a      	mov	r2, r1
 80025d6:	71fb      	strb	r3, [r7, #7]
 80025d8:	4613      	mov	r3, r2
 80025da:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 80025dc:	79fb      	ldrb	r3, [r7, #7]
 80025de:	f043 0320 	orr.w	r3, r3, #32
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 80025e6:	79bb      	ldrb	r3, [r7, #6]
 80025e8:	737b      	strb	r3, [r7, #13]

    cs_low();
 80025ea:	f7ff ffa5 	bl	8002538 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 80025ee:	f107 020e 	add.w	r2, r7, #14
 80025f2:	f107 010f 	add.w	r1, r7, #15
 80025f6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	2301      	movs	r3, #1
 80025fe:	4809      	ldr	r0, [pc, #36]	@ (8002624 <write_register+0x58>)
 8002600:	f004 feab 	bl	800735a <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 8002604:	f107 010d 	add.w	r1, r7, #13
 8002608:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800260c:	2201      	movs	r2, #1
 800260e:	4805      	ldr	r0, [pc, #20]	@ (8002624 <write_register+0x58>)
 8002610:	f004 fc46 	bl	8006ea0 <HAL_SPI_Transmit>
    cs_high();
 8002614:	f7ff ff84 	bl	8002520 <cs_high>

    return write_val;
 8002618:	7b7b      	ldrb	r3, [r7, #13]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000adc 	.word	0x20000adc

08002628 <nrf24l01p_rx_init>:
}


/* nRF24L01+ Main Functions */
void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	460a      	mov	r2, r1
 8002632:	80fb      	strh	r3, [r7, #6]
 8002634:	4613      	mov	r3, r2
 8002636:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8002638:	f000 f838 	bl	80026ac <nrf24l01p_reset>

    nrf24l01p_prx_mode();
 800263c:	f000 f88a 	bl	8002754 <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8002640:	f000 f92e 	bl	80028a0 <nrf24l01p_power_up>

    nrf24l01p_rx_set_payload_widths(NRF24L01P_PAYLOAD_LENGTH);
 8002644:	200e      	movs	r0, #14
 8002646:	f000 f909 	bl	800285c <nrf24l01p_rx_set_payload_widths>

    nrf24l01p_set_rf_channel(MHz);
 800264a:	88fb      	ldrh	r3, [r7, #6]
 800264c:	4618      	mov	r0, r3
 800264e:	f000 f9b3 	bl	80029b8 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8002652:	797b      	ldrb	r3, [r7, #5]
 8002654:	4618      	mov	r0, r3
 8002656:	f000 f9e0 	bl	8002a1a <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 800265a:	2003      	movs	r0, #3
 800265c:	f000 f9bf 	bl	80029de <nrf24l01p_set_rf_tx_output_power>

    nrf24l01p_set_crc_length(1);
 8002660:	2001      	movs	r0, #1
 8002662:	f000 f932 	bl	80028ca <nrf24l01p_set_crc_length>
    nrf24l01p_set_address_widths(5);
 8002666:	2005      	movs	r0, #5
 8002668:	f000 f952 	bl	8002910 <nrf24l01p_set_address_widths>

    nrf24l01p_auto_retransmit_count(3);
 800266c:	2003      	movs	r0, #3
 800266e:	f000 f95f 	bl	8002930 <nrf24l01p_auto_retransmit_count>
    nrf24l01p_auto_retransmit_delay(250);
 8002672:	20fa      	movs	r0, #250	@ 0xfa
 8002674:	f000 f978 	bl	8002968 <nrf24l01p_auto_retransmit_delay>

    ce_high();
 8002678:	f7ff ff6a 	bl	8002550 <ce_high>
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <nrf24l01p_rx_receive>:

    ce_high();
}

void nrf24l01p_rx_receive(uint8_t* rx_payload)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
    nrf24l01p_read_rx_fifo(rx_payload);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f877 	bl	8002780 <nrf24l01p_read_rx_fifo>
    nrf24l01p_clear_rx_dr();
 8002692:	f000 f8f1 	bl	8002878 <nrf24l01p_clear_rx_dr>

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002696:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800269a:	4803      	ldr	r0, [pc, #12]	@ (80026a8 <nrf24l01p_rx_receive+0x24>)
 800269c:	f001 f8ca 	bl	8003834 <HAL_GPIO_TogglePin>
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40011000 	.word	0x40011000

080026ac <nrf24l01p_reset>:
    }
}

/* nRF24L01+ Sub Functions */
void nrf24l01p_reset()
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
    // Reset pins
    cs_high();
 80026b0:	f7ff ff36 	bl	8002520 <cs_high>
    ce_low();
 80026b4:	f7ff ff58 	bl	8002568 <ce_low>

    // Reset registers
    write_register(NRF24L01P_REG_CONFIG, 0x08);
 80026b8:	2108      	movs	r1, #8
 80026ba:	2000      	movs	r0, #0
 80026bc:	f7ff ff86 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_EN_AA, 0x3F);
 80026c0:	213f      	movs	r1, #63	@ 0x3f
 80026c2:	2001      	movs	r0, #1
 80026c4:	f7ff ff82 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 80026c8:	2103      	movs	r1, #3
 80026ca:	2002      	movs	r0, #2
 80026cc:	f7ff ff7e 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 80026d0:	2103      	movs	r1, #3
 80026d2:	2003      	movs	r0, #3
 80026d4:	f7ff ff7a 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 80026d8:	2103      	movs	r1, #3
 80026da:	2004      	movs	r0, #4
 80026dc:	f7ff ff76 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RF_CH, 0x02);
 80026e0:	2102      	movs	r1, #2
 80026e2:	2005      	movs	r0, #5
 80026e4:	f7ff ff72 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 80026e8:	2107      	movs	r1, #7
 80026ea:	2006      	movs	r0, #6
 80026ec:	f7ff ff6e 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_STATUS, 0x7E);
 80026f0:	217e      	movs	r1, #126	@ 0x7e
 80026f2:	2007      	movs	r0, #7
 80026f4:	f7ff ff6a 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 80026f8:	2100      	movs	r1, #0
 80026fa:	2011      	movs	r0, #17
 80026fc:	f7ff ff66 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8002700:	2100      	movs	r1, #0
 8002702:	2011      	movs	r0, #17
 8002704:	f7ff ff62 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 8002708:	2100      	movs	r1, #0
 800270a:	2012      	movs	r0, #18
 800270c:	f7ff ff5e 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 8002710:	2100      	movs	r1, #0
 8002712:	2013      	movs	r0, #19
 8002714:	f7ff ff5a 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 8002718:	2100      	movs	r1, #0
 800271a:	2014      	movs	r0, #20
 800271c:	f7ff ff56 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 8002720:	2100      	movs	r1, #0
 8002722:	2015      	movs	r0, #21
 8002724:	f7ff ff52 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 8002728:	2100      	movs	r1, #0
 800272a:	2016      	movs	r0, #22
 800272c:	f7ff ff4e 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 8002730:	2111      	movs	r1, #17
 8002732:	2017      	movs	r0, #23
 8002734:	f7ff ff4a 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_DYNPD, 0x00);
 8002738:	2100      	movs	r1, #0
 800273a:	201c      	movs	r0, #28
 800273c:	f7ff ff46 	bl	80025cc <write_register>
    write_register(NRF24L01P_REG_FEATURE, 0x00);
 8002740:	2100      	movs	r1, #0
 8002742:	201d      	movs	r0, #29
 8002744:	f7ff ff42 	bl	80025cc <write_register>

    // Reset FIFO
    nrf24l01p_flush_rx_fifo();
 8002748:	f000 f83e 	bl	80027c8 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 800274c:	f000 f854 	bl	80027f8 <nrf24l01p_flush_tx_fifo>
}
 8002750:	bf00      	nop
 8002752:	bd80      	pop	{r7, pc}

08002754 <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode()
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 800275a:	2000      	movs	r0, #0
 800275c:	f7ff ff10 	bl	8002580 <read_register>
 8002760:	4603      	mov	r3, r0
 8002762:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 0;
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	4619      	mov	r1, r3
 8002770:	2000      	movs	r0, #0
 8002772:	f7ff ff2b 	bl	80025cc <write_register>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <nrf24l01p_read_rx_fifo>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

uint8_t nrf24l01p_read_rx_fifo(uint8_t* rx_payload)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af02      	add	r7, sp, #8
 8002786:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_R_RX_PAYLOAD;
 8002788:	2361      	movs	r3, #97	@ 0x61
 800278a:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 800278c:	f7ff fed4 	bl	8002538 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8002790:	f107 020e 	add.w	r2, r7, #14
 8002794:	f107 010f 	add.w	r1, r7, #15
 8002798:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	2301      	movs	r3, #1
 80027a0:	4808      	ldr	r0, [pc, #32]	@ (80027c4 <nrf24l01p_read_rx_fifo+0x44>)
 80027a2:	f004 fdda 	bl	800735a <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 80027a6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80027aa:	220e      	movs	r2, #14
 80027ac:	6879      	ldr	r1, [r7, #4]
 80027ae:	4805      	ldr	r0, [pc, #20]	@ (80027c4 <nrf24l01p_read_rx_fifo+0x44>)
 80027b0:	f004 fcba 	bl	8007128 <HAL_SPI_Receive>
    cs_high();
 80027b4:	f7ff feb4 	bl	8002520 <cs_high>

    return status;
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000adc 	.word	0x20000adc

080027c8 <nrf24l01p_flush_rx_fifo>:

    return status;
}

void nrf24l01p_flush_rx_fifo()
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 80027ce:	23e2      	movs	r3, #226	@ 0xe2
 80027d0:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 80027d2:	f7ff feb1 	bl	8002538 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 80027d6:	1dba      	adds	r2, r7, #6
 80027d8:	1df9      	adds	r1, r7, #7
 80027da:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	2301      	movs	r3, #1
 80027e2:	4804      	ldr	r0, [pc, #16]	@ (80027f4 <nrf24l01p_flush_rx_fifo+0x2c>)
 80027e4:	f004 fdb9 	bl	800735a <HAL_SPI_TransmitReceive>
    cs_high();
 80027e8:	f7ff fe9a 	bl	8002520 <cs_high>
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000adc 	.word	0x20000adc

080027f8 <nrf24l01p_flush_tx_fifo>:

void nrf24l01p_flush_tx_fifo()
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 80027fe:	23e1      	movs	r3, #225	@ 0xe1
 8002800:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8002802:	f7ff fe99 	bl	8002538 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8002806:	1dba      	adds	r2, r7, #6
 8002808:	1df9      	adds	r1, r7, #7
 800280a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	2301      	movs	r3, #1
 8002812:	4804      	ldr	r0, [pc, #16]	@ (8002824 <nrf24l01p_flush_tx_fifo+0x2c>)
 8002814:	f004 fda1 	bl	800735a <HAL_SPI_TransmitReceive>
    cs_high();
 8002818:	f7ff fe82 	bl	8002520 <cs_high>
}
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000adc 	.word	0x20000adc

08002828 <nrf24l01p_get_status>:

uint8_t nrf24l01p_get_status()
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_NOP;
 800282e:	23ff      	movs	r3, #255	@ 0xff
 8002830:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8002832:	f7ff fe81 	bl	8002538 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8002836:	1dba      	adds	r2, r7, #6
 8002838:	1df9      	adds	r1, r7, #7
 800283a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	2301      	movs	r3, #1
 8002842:	4805      	ldr	r0, [pc, #20]	@ (8002858 <nrf24l01p_get_status+0x30>)
 8002844:	f004 fd89 	bl	800735a <HAL_SPI_TransmitReceive>
    cs_high();
 8002848:	f7ff fe6a 	bl	8002520 <cs_high>

    return status;
 800284c:	79bb      	ldrb	r3, [r7, #6]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000adc 	.word	0x20000adc

0800285c <nrf24l01p_rx_set_payload_widths>:
{
    return read_register(NRF24L01P_REG_FIFO_STATUS);
}

void nrf24l01p_rx_set_payload_widths(widths bytes)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_RX_PW_P0, bytes);
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	4619      	mov	r1, r3
 800286a:	2011      	movs	r0, #17
 800286c:	f7ff feae 	bl	80025cc <write_register>
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <nrf24l01p_clear_rx_dr>:

void nrf24l01p_clear_rx_dr()
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 800287e:	f7ff ffd3 	bl	8002828 <nrf24l01p_get_status>
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x40;
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800288c:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	4619      	mov	r1, r3
 8002892:	2007      	movs	r0, #7
 8002894:	f7ff fe9a 	bl	80025cc <write_register>
}
 8002898:	bf00      	nop
 800289a:	3708      	adds	r7, #8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <nrf24l01p_power_up>:

    write_register(NRF24L01P_REG_STATUS, new_status);
}

void nrf24l01p_power_up()
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 80028a6:	2000      	movs	r0, #0
 80028a8:	f7ff fe6a 	bl	8002580 <read_register>
 80028ac:	4603      	mov	r3, r0
 80028ae:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 1;
 80028b0:	79fb      	ldrb	r3, [r7, #7]
 80028b2:	f043 0302 	orr.w	r3, r3, #2
 80028b6:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	4619      	mov	r1, r3
 80028bc:	2000      	movs	r0, #0
 80028be:	f7ff fe85 	bl	80025cc <write_register>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <nrf24l01p_set_crc_length>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_set_crc_length(length bytes)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b084      	sub	sp, #16
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	4603      	mov	r3, r0
 80028d2:	71fb      	strb	r3, [r7, #7]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 80028d4:	2000      	movs	r0, #0
 80028d6:	f7ff fe53 	bl	8002580 <read_register>
 80028da:	4603      	mov	r3, r0
 80028dc:	73fb      	strb	r3, [r7, #15]

    switch(bytes)
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d002      	beq.n	80028ea <nrf24l01p_set_crc_length+0x20>
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d005      	beq.n	80028f4 <nrf24l01p_set_crc_length+0x2a>
 80028e8:	e009      	b.n	80028fe <nrf24l01p_set_crc_length+0x34>
    {
        // CRCO bit in CONFIG resiger set 0
        case 1:
            new_config &= 0xFB;
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	f023 0304 	bic.w	r3, r3, #4
 80028f0:	73fb      	strb	r3, [r7, #15]
            break;
 80028f2:	e004      	b.n	80028fe <nrf24l01p_set_crc_length+0x34>
        // CRCO bit in CONFIG resiger set 1
        case 2:
            new_config |= 1 << 2;
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
 80028f6:	f043 0304 	orr.w	r3, r3, #4
 80028fa:	73fb      	strb	r3, [r7, #15]
            break;
 80028fc:	bf00      	nop
    }

    write_register(NRF24L01P_REG_CONFIG, new_config);
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	4619      	mov	r1, r3
 8002902:	2000      	movs	r0, #0
 8002904:	f7ff fe62 	bl	80025cc <write_register>
}
 8002908:	bf00      	nop
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <nrf24l01p_set_address_widths>:

void nrf24l01p_set_address_widths(widths bytes)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 800291a:	79fb      	ldrb	r3, [r7, #7]
 800291c:	3b02      	subs	r3, #2
 800291e:	b2db      	uxtb	r3, r3
 8002920:	4619      	mov	r1, r3
 8002922:	2003      	movs	r0, #3
 8002924:	f7ff fe52 	bl	80025cc <write_register>
}
 8002928:	bf00      	nop
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <nrf24l01p_auto_retransmit_count>:

void nrf24l01p_auto_retransmit_count(count cnt)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 800293a:	2004      	movs	r0, #4
 800293c:	f7ff fe20 	bl	8002580 <read_register>
 8002940:	4603      	mov	r3, r0
 8002942:	73fb      	strb	r3, [r7, #15]

    // Reset ARC register 0
    new_setup_retr |= 0xF0;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
 8002946:	f063 030f 	orn	r3, r3, #15
 800294a:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= cnt;
 800294c:	7bfa      	ldrb	r2, [r7, #15]
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	4313      	orrs	r3, r2
 8002952:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	4619      	mov	r1, r3
 8002958:	2004      	movs	r0, #4
 800295a:	f7ff fe37 	bl	80025cc <write_register>
}
 800295e:	bf00      	nop
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
	...

08002968 <nrf24l01p_auto_retransmit_delay>:

void nrf24l01p_auto_retransmit_delay(delay us)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	80fb      	strh	r3, [r7, #6]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8002972:	2004      	movs	r0, #4
 8002974:	f7ff fe04 	bl	8002580 <read_register>
 8002978:	4603      	mov	r3, r0
 800297a:	73fb      	strb	r3, [r7, #15]

    // Reset ARD register 0
    new_setup_retr |= 0x0F;
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	f043 030f 	orr.w	r3, r3, #15
 8002982:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= ((us / 250) - 1) << 4;
 8002984:	88fb      	ldrh	r3, [r7, #6]
 8002986:	4a0b      	ldr	r2, [pc, #44]	@ (80029b4 <nrf24l01p_auto_retransmit_delay+0x4c>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	091b      	lsrs	r3, r3, #4
 800298e:	b29b      	uxth	r3, r3
 8002990:	3b01      	subs	r3, #1
 8002992:	b25b      	sxtb	r3, r3
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	b25a      	sxtb	r2, r3
 8002998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800299c:	4313      	orrs	r3, r2
 800299e:	b25b      	sxtb	r3, r3
 80029a0:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 80029a2:	7bfb      	ldrb	r3, [r7, #15]
 80029a4:	4619      	mov	r1, r3
 80029a6:	2004      	movs	r0, #4
 80029a8:	f7ff fe10 	bl	80025cc <write_register>
}
 80029ac:	bf00      	nop
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	10624dd3 	.word	0x10624dd3

080029b8 <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(channel MHz)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	80fb      	strh	r3, [r7, #6]
	uint16_t new_rf_ch = MHz - 2400;
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 80029c8:	81fb      	strh	r3, [r7, #14]
    write_register(NRF24L01P_REG_RF_CH, new_rf_ch);
 80029ca:	89fb      	ldrh	r3, [r7, #14]
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	4619      	mov	r1, r3
 80029d0:	2005      	movs	r0, #5
 80029d2:	f7ff fdfb 	bl	80025cc <write_register>
}
 80029d6:	bf00      	nop
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b084      	sub	sp, #16
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	4603      	mov	r3, r0
 80029e6:	71fb      	strb	r3, [r7, #7]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 80029e8:	2006      	movs	r0, #6
 80029ea:	f7ff fdc9 	bl	8002580 <read_register>
 80029ee:	4603      	mov	r3, r0
 80029f0:	f023 0306 	bic.w	r3, r3, #6
 80029f4:	73fb      	strb	r3, [r7, #15]
    new_rf_setup |= (dBm << 1);
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	b25a      	sxtb	r2, r3
 80029fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	b25b      	sxtb	r3, r3
 8002a06:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	2006      	movs	r0, #6
 8002a0e:	f7ff fddd 	bl	80025cc <write_register>
}
 8002a12:	bf00      	nop
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	71fb      	strb	r3, [r7, #7]
    // Set value to 0
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8002a24:	2006      	movs	r0, #6
 8002a26:	f7ff fdab 	bl	8002580 <read_register>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8002a30:	73fb      	strb	r3, [r7, #15]

    switch(bps)
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d00a      	beq.n	8002a4e <nrf24l01p_set_rf_air_data_rate+0x34>
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	dc0e      	bgt.n	8002a5a <nrf24l01p_set_rf_air_data_rate+0x40>
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00b      	beq.n	8002a58 <nrf24l01p_set_rf_air_data_rate+0x3e>
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d10a      	bne.n	8002a5a <nrf24l01p_set_rf_air_data_rate+0x40>
    {
        case _1Mbps:
            break;
        case _2Mbps:
            new_rf_setup |= 1 << 3;
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	f043 0308 	orr.w	r3, r3, #8
 8002a4a:	73fb      	strb	r3, [r7, #15]
            break;
 8002a4c:	e005      	b.n	8002a5a <nrf24l01p_set_rf_air_data_rate+0x40>
        case _250kbps:
            new_rf_setup |= 1 << 5;
 8002a4e:	7bfb      	ldrb	r3, [r7, #15]
 8002a50:	f043 0320 	orr.w	r3, r3, #32
 8002a54:	73fb      	strb	r3, [r7, #15]
            break;
 8002a56:	e000      	b.n	8002a5a <nrf24l01p_set_rf_air_data_rate+0x40>
            break;
 8002a58:	bf00      	nop
    }
    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	2006      	movs	r0, #6
 8002a60:	f7ff fdb4 	bl	80025cc <write_register>
}
 8002a64:	bf00      	nop
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a70:	4b17      	ldr	r3, [pc, #92]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a72:	4a18      	ldr	r2, [pc, #96]	@ (8002ad4 <MX_SPI1_Init+0x68>)
 8002a74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a76:	4b16      	ldr	r3, [pc, #88]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a84:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a8a:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a90:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002a98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002aa0:	2210      	movs	r2, #16
 8002aa2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ab0:	4b07      	ldr	r3, [pc, #28]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002ab6:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002ab8:	220a      	movs	r2, #10
 8002aba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002abc:	4804      	ldr	r0, [pc, #16]	@ (8002ad0 <MX_SPI1_Init+0x64>)
 8002abe:	f004 f96b 	bl	8006d98 <HAL_SPI_Init>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ac8:	f7ff fd24 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000adc 	.word	0x20000adc
 8002ad4:	40013000 	.word	0x40013000

08002ad8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae0:	f107 0310 	add.w	r3, r7, #16
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b60 <HAL_SPI_MspInit+0x88>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d12f      	bne.n	8002b58 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002af8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	4a19      	ldr	r2, [pc, #100]	@ (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002afe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b02:	6193      	str	r3, [r2, #24]
 8002b04:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b10:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	4a13      	ldr	r2, [pc, #76]	@ (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002b16:	f043 0304 	orr.w	r3, r3, #4
 8002b1a:	6193      	str	r3, [r2, #24]
 8002b1c:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <HAL_SPI_MspInit+0x8c>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 0304 	and.w	r3, r3, #4
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002b28:	23a0      	movs	r3, #160	@ 0xa0
 8002b2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b34:	f107 0310 	add.w	r3, r7, #16
 8002b38:	4619      	mov	r1, r3
 8002b3a:	480b      	ldr	r0, [pc, #44]	@ (8002b68 <HAL_SPI_MspInit+0x90>)
 8002b3c:	f000 fcde 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b40:	2340      	movs	r3, #64	@ 0x40
 8002b42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b4c:	f107 0310 	add.w	r3, r7, #16
 8002b50:	4619      	mov	r1, r3
 8002b52:	4805      	ldr	r0, [pc, #20]	@ (8002b68 <HAL_SPI_MspInit+0x90>)
 8002b54:	f000 fcd2 	bl	80034fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b58:	bf00      	nop
 8002b5a:	3720      	adds	r7, #32
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40013000 	.word	0x40013000
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40010800 	.word	0x40010800

08002b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b72:	4b15      	ldr	r3, [pc, #84]	@ (8002bc8 <HAL_MspInit+0x5c>)
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	4a14      	ldr	r2, [pc, #80]	@ (8002bc8 <HAL_MspInit+0x5c>)
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	6193      	str	r3, [r2, #24]
 8002b7e:	4b12      	ldr	r3, [pc, #72]	@ (8002bc8 <HAL_MspInit+0x5c>)
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	60bb      	str	r3, [r7, #8]
 8002b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc8 <HAL_MspInit+0x5c>)
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc8 <HAL_MspInit+0x5c>)
 8002b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	61d3      	str	r3, [r2, #28]
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <HAL_MspInit+0x5c>)
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	607b      	str	r3, [r7, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bcc <HAL_MspInit+0x60>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	4a04      	ldr	r2, [pc, #16]	@ (8002bcc <HAL_MspInit+0x60>)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40010000 	.word	0x40010000

08002bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <NMI_Handler+0x4>

08002bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bdc:	bf00      	nop
 8002bde:	e7fd      	b.n	8002bdc <HardFault_Handler+0x4>

08002be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002be4:	bf00      	nop
 8002be6:	e7fd      	b.n	8002be4 <MemManage_Handler+0x4>

08002be8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bec:	bf00      	nop
 8002bee:	e7fd      	b.n	8002bec <BusFault_Handler+0x4>

08002bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bf4:	bf00      	nop
 8002bf6:	e7fd      	b.n	8002bf4 <UsageFault_Handler+0x4>

08002bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr

08002c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c20:	f000 fa5e 	bl	80030e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c24:	bf00      	nop
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 8002c2c:	2002      	movs	r0, #2
 8002c2e:	f000 fe1b 	bl	8003868 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
	...

08002c38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002c3c:	4802      	ldr	r0, [pc, #8]	@ (8002c48 <I2C1_EV_IRQHandler+0x10>)
 8002c3e:	f001 fc1b 	bl	8004478 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	200001f4 	.word	0x200001f4

08002c4c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002c50:	4802      	ldr	r0, [pc, #8]	@ (8002c5c <I2C1_ER_IRQHandler+0x10>)
 8002c52:	f001 fd82 	bl	800475a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	200001f4 	.word	0x200001f4

08002c60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c64:	4802      	ldr	r0, [pc, #8]	@ (8002c70 <USART1_IRQHandler+0x10>)
 8002c66:	f004 fed7 	bl	8007a18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20000b38 	.word	0x20000b38

08002c74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c78:	4802      	ldr	r0, [pc, #8]	@ (8002c84 <USART2_IRQHandler+0x10>)
 8002c7a:	f004 fecd 	bl	8007a18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000b80 	.word	0x20000b80

08002c88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  return 1;
 8002c8c:	2301      	movs	r3, #1
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <_kill>:

int _kill(int pid, int sig)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ca0:	f007 f94c 	bl	8009f3c <__errno>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2216      	movs	r2, #22
 8002ca8:	601a      	str	r2, [r3, #0]
  return -1;
 8002caa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <_exit>:

void _exit (int status)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cbe:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff ffe7 	bl	8002c96 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cc8:	bf00      	nop
 8002cca:	e7fd      	b.n	8002cc8 <_exit+0x12>

08002ccc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	e00a      	b.n	8002cf4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cde:	f3af 8000 	nop.w
 8002ce2:	4601      	mov	r1, r0
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	1c5a      	adds	r2, r3, #1
 8002ce8:	60ba      	str	r2, [r7, #8]
 8002cea:	b2ca      	uxtb	r2, r1
 8002cec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	dbf0      	blt.n	8002cde <_read+0x12>
  }

  return len;
 8002cfc:	687b      	ldr	r3, [r7, #4]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b086      	sub	sp, #24
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	60f8      	str	r0, [r7, #12]
 8002d0e:	60b9      	str	r1, [r7, #8]
 8002d10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d12:	2300      	movs	r3, #0
 8002d14:	617b      	str	r3, [r7, #20]
 8002d16:	e009      	b.n	8002d2c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	60ba      	str	r2, [r7, #8]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	dbf1      	blt.n	8002d18 <_write+0x12>
  }
  return len;
 8002d34:	687b      	ldr	r3, [r7, #4]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <_close>:

int _close(int file)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d64:	605a      	str	r2, [r3, #4]
  return 0;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr

08002d72 <_isatty>:

int _isatty(int file)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d7a:	2301      	movs	r3, #1
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc80      	pop	{r7}
 8002d84:	4770      	bx	lr

08002d86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b085      	sub	sp, #20
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bc80      	pop	{r7}
 8002d9c:	4770      	bx	lr
	...

08002da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da8:	4a14      	ldr	r2, [pc, #80]	@ (8002dfc <_sbrk+0x5c>)
 8002daa:	4b15      	ldr	r3, [pc, #84]	@ (8002e00 <_sbrk+0x60>)
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db4:	4b13      	ldr	r3, [pc, #76]	@ (8002e04 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	@ (8002e04 <_sbrk+0x64>)
 8002dbe:	4a12      	ldr	r2, [pc, #72]	@ (8002e08 <_sbrk+0x68>)
 8002dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <_sbrk+0x64>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d207      	bcs.n	8002de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dd0:	f007 f8b4 	bl	8009f3c <__errno>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	e009      	b.n	8002df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002de0:	4b08      	ldr	r3, [pc, #32]	@ (8002e04 <_sbrk+0x64>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de6:	4b07      	ldr	r3, [pc, #28]	@ (8002e04 <_sbrk+0x64>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	4a05      	ldr	r2, [pc, #20]	@ (8002e04 <_sbrk+0x64>)
 8002df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002df2:	68fb      	ldr	r3, [r7, #12]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	20005000 	.word	0x20005000
 8002e00:	00000400 	.word	0x00000400
 8002e04:	20000b34 	.word	0x20000b34
 8002e08:	20000d18 	.word	0x20000d18

08002e0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e1c:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e1e:	4a12      	ldr	r2, [pc, #72]	@ (8002e68 <MX_USART1_UART_Init+0x50>)
 8002e20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002e22:	4b10      	ldr	r3, [pc, #64]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e30:	4b0c      	ldr	r3, [pc, #48]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e36:	4b0b      	ldr	r3, [pc, #44]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e3c:	4b09      	ldr	r3, [pc, #36]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e3e:	220c      	movs	r2, #12
 8002e40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e42:	4b08      	ldr	r3, [pc, #32]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e4e:	4805      	ldr	r0, [pc, #20]	@ (8002e64 <MX_USART1_UART_Init+0x4c>)
 8002e50:	f004 fd37 	bl	80078c2 <HAL_UART_Init>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e5a:	f7ff fb5b 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20000b38 	.word	0x20000b38
 8002e68:	40013800 	.word	0x40013800

08002e6c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e70:	4b11      	ldr	r3, [pc, #68]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e72:	4a12      	ldr	r2, [pc, #72]	@ (8002ebc <MX_USART2_UART_Init+0x50>)
 8002e74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e76:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e84:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e90:	4b09      	ldr	r3, [pc, #36]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e92:	220c      	movs	r2, #12
 8002e94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e96:	4b08      	ldr	r3, [pc, #32]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e9c:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ea2:	4805      	ldr	r0, [pc, #20]	@ (8002eb8 <MX_USART2_UART_Init+0x4c>)
 8002ea4:	f004 fd0d 	bl	80078c2 <HAL_UART_Init>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002eae:	f7ff fb31 	bl	8002514 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000b80 	.word	0x20000b80
 8002ebc:	40004400 	.word	0x40004400

08002ec0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08c      	sub	sp, #48	@ 0x30
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	f107 031c 	add.w	r3, r7, #28
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a45      	ldr	r2, [pc, #276]	@ (8002ff0 <HAL_UART_MspInit+0x130>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d146      	bne.n	8002f6e <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ee0:	4b44      	ldr	r3, [pc, #272]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	4a43      	ldr	r2, [pc, #268]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002ee6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eea:	6193      	str	r3, [r2, #24]
 8002eec:	4b41      	ldr	r3, [pc, #260]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ef4:	61bb      	str	r3, [r7, #24]
 8002ef6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	4a3d      	ldr	r2, [pc, #244]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002efe:	f043 0308 	orr.w	r3, r3, #8
 8002f02:	6193      	str	r3, [r2, #24]
 8002f04:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f10:	2340      	movs	r3, #64	@ 0x40
 8002f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f14:	2302      	movs	r3, #2
 8002f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1c:	f107 031c 	add.w	r3, r7, #28
 8002f20:	4619      	mov	r1, r3
 8002f22:	4835      	ldr	r0, [pc, #212]	@ (8002ff8 <HAL_UART_MspInit+0x138>)
 8002f24:	f000 faea 	bl	80034fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002f28:	2380      	movs	r3, #128	@ 0x80
 8002f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f34:	f107 031c 	add.w	r3, r7, #28
 8002f38:	4619      	mov	r1, r3
 8002f3a:	482f      	ldr	r0, [pc, #188]	@ (8002ff8 <HAL_UART_MspInit+0x138>)
 8002f3c:	f000 fade 	bl	80034fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002f40:	4b2e      	ldr	r3, [pc, #184]	@ (8002ffc <HAL_UART_MspInit+0x13c>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f48:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f50:	f043 0304 	orr.w	r3, r3, #4
 8002f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f56:	4a29      	ldr	r2, [pc, #164]	@ (8002ffc <HAL_UART_MspInit+0x13c>)
 8002f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f5a:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2100      	movs	r1, #0
 8002f60:	2025      	movs	r0, #37	@ 0x25
 8002f62:	f000 f9d4 	bl	800330e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f66:	2025      	movs	r0, #37	@ 0x25
 8002f68:	f000 f9ed 	bl	8003346 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002f6c:	e03c      	b.n	8002fe8 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART2)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a23      	ldr	r2, [pc, #140]	@ (8003000 <HAL_UART_MspInit+0x140>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d137      	bne.n	8002fe8 <HAL_UART_MspInit+0x128>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f78:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f82:	61d3      	str	r3, [r2, #28]
 8002f84:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f90:	4b18      	ldr	r3, [pc, #96]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	4a17      	ldr	r2, [pc, #92]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f96:	f043 0304 	orr.w	r3, r3, #4
 8002f9a:	6193      	str	r3, [r2, #24]
 8002f9c:	4b15      	ldr	r3, [pc, #84]	@ (8002ff4 <HAL_UART_MspInit+0x134>)
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fa8:	2304      	movs	r3, #4
 8002faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fac:	2302      	movs	r3, #2
 8002fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4812      	ldr	r0, [pc, #72]	@ (8003004 <HAL_UART_MspInit+0x144>)
 8002fbc:	f000 fa9e 	bl	80034fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002fc0:	2308      	movs	r3, #8
 8002fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fcc:	f107 031c 	add.w	r3, r7, #28
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	480c      	ldr	r0, [pc, #48]	@ (8003004 <HAL_UART_MspInit+0x144>)
 8002fd4:	f000 fa92 	bl	80034fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2100      	movs	r1, #0
 8002fdc:	2026      	movs	r0, #38	@ 0x26
 8002fde:	f000 f996 	bl	800330e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fe2:	2026      	movs	r0, #38	@ 0x26
 8002fe4:	f000 f9af 	bl	8003346 <HAL_NVIC_EnableIRQ>
}
 8002fe8:	bf00      	nop
 8002fea:	3730      	adds	r7, #48	@ 0x30
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40013800 	.word	0x40013800
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40010c00 	.word	0x40010c00
 8002ffc:	40010000 	.word	0x40010000
 8003000:	40004400 	.word	0x40004400
 8003004:	40010800 	.word	0x40010800

08003008 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003008:	f7ff ff00 	bl	8002e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800300c:	480b      	ldr	r0, [pc, #44]	@ (800303c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800300e:	490c      	ldr	r1, [pc, #48]	@ (8003040 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003010:	4a0c      	ldr	r2, [pc, #48]	@ (8003044 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003014:	e002      	b.n	800301c <LoopCopyDataInit>

08003016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800301a:	3304      	adds	r3, #4

0800301c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800301c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800301e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003020:	d3f9      	bcc.n	8003016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003022:	4a09      	ldr	r2, [pc, #36]	@ (8003048 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003024:	4c09      	ldr	r4, [pc, #36]	@ (800304c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003028:	e001      	b.n	800302e <LoopFillZerobss>

0800302a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800302a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800302c:	3204      	adds	r2, #4

0800302e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800302e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003030:	d3fb      	bcc.n	800302a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003032:	f006 ff89 	bl	8009f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003036:	f7fe fb83 	bl	8001740 <main>
  bx lr
 800303a:	4770      	bx	lr
  ldr r0, =_sdata
 800303c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003040:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003044:	0800cdb8 	.word	0x0800cdb8
  ldr r2, =_sbss
 8003048:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800304c:	20000d18 	.word	0x20000d18

08003050 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003050:	e7fe      	b.n	8003050 <ADC1_2_IRQHandler>
	...

08003054 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003058:	4b08      	ldr	r3, [pc, #32]	@ (800307c <HAL_Init+0x28>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a07      	ldr	r2, [pc, #28]	@ (800307c <HAL_Init+0x28>)
 800305e:	f043 0310 	orr.w	r3, r3, #16
 8003062:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003064:	2003      	movs	r0, #3
 8003066:	f000 f947 	bl	80032f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800306a:	200f      	movs	r0, #15
 800306c:	f000 f808 	bl	8003080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003070:	f7ff fd7c 	bl	8002b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40022000 	.word	0x40022000

08003080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003088:	4b12      	ldr	r3, [pc, #72]	@ (80030d4 <HAL_InitTick+0x54>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b12      	ldr	r3, [pc, #72]	@ (80030d8 <HAL_InitTick+0x58>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003096:	fbb3 f3f1 	udiv	r3, r3, r1
 800309a:	fbb2 f3f3 	udiv	r3, r2, r3
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 f95f 	bl	8003362 <HAL_SYSTICK_Config>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00e      	b.n	80030cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b0f      	cmp	r3, #15
 80030b2:	d80a      	bhi.n	80030ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030b4:	2200      	movs	r2, #0
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295
 80030bc:	f000 f927 	bl	800330e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030c0:	4a06      	ldr	r2, [pc, #24]	@ (80030dc <HAL_InitTick+0x5c>)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e000      	b.n	80030cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	20000004 	.word	0x20000004
 80030d8:	2000000c 	.word	0x2000000c
 80030dc:	20000008 	.word	0x20000008

080030e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e4:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_IncTick+0x1c>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_IncTick+0x20>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4413      	add	r3, r2
 80030f0:	4a03      	ldr	r2, [pc, #12]	@ (8003100 <HAL_IncTick+0x20>)
 80030f2:	6013      	str	r3, [r2, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr
 80030fc:	2000000c 	.word	0x2000000c
 8003100:	20000bc8 	.word	0x20000bc8

08003104 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return uwTick;
 8003108:	4b02      	ldr	r3, [pc, #8]	@ (8003114 <HAL_GetTick+0x10>)
 800310a:	681b      	ldr	r3, [r3, #0]
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr
 8003114:	20000bc8 	.word	0x20000bc8

08003118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003120:	f7ff fff0 	bl	8003104 <HAL_GetTick>
 8003124:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003130:	d005      	beq.n	800313e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003132:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <HAL_Delay+0x44>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4413      	add	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800313e:	bf00      	nop
 8003140:	f7ff ffe0 	bl	8003104 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	429a      	cmp	r2, r3
 800314e:	d8f7      	bhi.n	8003140 <HAL_Delay+0x28>
  {
  }
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	2000000c 	.word	0x2000000c

08003160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003170:	4b0c      	ldr	r3, [pc, #48]	@ (80031a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800317c:	4013      	ands	r3, r2
 800317e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003188:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800318c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003192:	4a04      	ldr	r2, [pc, #16]	@ (80031a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	60d3      	str	r3, [r2, #12]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	e000ed00 	.word	0xe000ed00

080031a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031ac:	4b04      	ldr	r3, [pc, #16]	@ (80031c0 <__NVIC_GetPriorityGrouping+0x18>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	0a1b      	lsrs	r3, r3, #8
 80031b2:	f003 0307 	and.w	r3, r3, #7
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	e000ed00 	.word	0xe000ed00

080031c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	db0b      	blt.n	80031ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	f003 021f 	and.w	r2, r3, #31
 80031dc:	4906      	ldr	r1, [pc, #24]	@ (80031f8 <__NVIC_EnableIRQ+0x34>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	095b      	lsrs	r3, r3, #5
 80031e4:	2001      	movs	r0, #1
 80031e6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	e000e100 	.word	0xe000e100

080031fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	6039      	str	r1, [r7, #0]
 8003206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320c:	2b00      	cmp	r3, #0
 800320e:	db0a      	blt.n	8003226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	b2da      	uxtb	r2, r3
 8003214:	490c      	ldr	r1, [pc, #48]	@ (8003248 <__NVIC_SetPriority+0x4c>)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	0112      	lsls	r2, r2, #4
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	440b      	add	r3, r1
 8003220:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003224:	e00a      	b.n	800323c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	b2da      	uxtb	r2, r3
 800322a:	4908      	ldr	r1, [pc, #32]	@ (800324c <__NVIC_SetPriority+0x50>)
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	3b04      	subs	r3, #4
 8003234:	0112      	lsls	r2, r2, #4
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	440b      	add	r3, r1
 800323a:	761a      	strb	r2, [r3, #24]
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000e100 	.word	0xe000e100
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003250:	b480      	push	{r7}
 8003252:	b089      	sub	sp, #36	@ 0x24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f1c3 0307 	rsb	r3, r3, #7
 800326a:	2b04      	cmp	r3, #4
 800326c:	bf28      	it	cs
 800326e:	2304      	movcs	r3, #4
 8003270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3304      	adds	r3, #4
 8003276:	2b06      	cmp	r3, #6
 8003278:	d902      	bls.n	8003280 <NVIC_EncodePriority+0x30>
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	3b03      	subs	r3, #3
 800327e:	e000      	b.n	8003282 <NVIC_EncodePriority+0x32>
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003284:	f04f 32ff 	mov.w	r2, #4294967295
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43da      	mvns	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	401a      	ands	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003298:	f04f 31ff 	mov.w	r1, #4294967295
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	fa01 f303 	lsl.w	r3, r1, r3
 80032a2:	43d9      	mvns	r1, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a8:	4313      	orrs	r3, r2
         );
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3724      	adds	r7, #36	@ 0x24
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3b01      	subs	r3, #1
 80032c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032c4:	d301      	bcc.n	80032ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032c6:	2301      	movs	r3, #1
 80032c8:	e00f      	b.n	80032ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ca:	4a0a      	ldr	r2, [pc, #40]	@ (80032f4 <SysTick_Config+0x40>)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032d2:	210f      	movs	r1, #15
 80032d4:	f04f 30ff 	mov.w	r0, #4294967295
 80032d8:	f7ff ff90 	bl	80031fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032dc:	4b05      	ldr	r3, [pc, #20]	@ (80032f4 <SysTick_Config+0x40>)
 80032de:	2200      	movs	r2, #0
 80032e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032e2:	4b04      	ldr	r3, [pc, #16]	@ (80032f4 <SysTick_Config+0x40>)
 80032e4:	2207      	movs	r2, #7
 80032e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	e000e010 	.word	0xe000e010

080032f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7ff ff2d 	bl	8003160 <__NVIC_SetPriorityGrouping>
}
 8003306:	bf00      	nop
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800330e:	b580      	push	{r7, lr}
 8003310:	b086      	sub	sp, #24
 8003312:	af00      	add	r7, sp, #0
 8003314:	4603      	mov	r3, r0
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003320:	f7ff ff42 	bl	80031a8 <__NVIC_GetPriorityGrouping>
 8003324:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	68b9      	ldr	r1, [r7, #8]
 800332a:	6978      	ldr	r0, [r7, #20]
 800332c:	f7ff ff90 	bl	8003250 <NVIC_EncodePriority>
 8003330:	4602      	mov	r2, r0
 8003332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003336:	4611      	mov	r1, r2
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff ff5f 	bl	80031fc <__NVIC_SetPriority>
}
 800333e:	bf00      	nop
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b082      	sub	sp, #8
 800334a:	af00      	add	r7, sp, #0
 800334c:	4603      	mov	r3, r0
 800334e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff35 	bl	80031c4 <__NVIC_EnableIRQ>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ffa2 	bl	80032b4 <SysTick_Config>
 8003370:	4603      	mov	r3, r0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800337a:	b480      	push	{r7}
 800337c:	b085      	sub	sp, #20
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d008      	beq.n	80033a4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2204      	movs	r2, #4
 8003396:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e020      	b.n	80033e6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 020e 	bic.w	r2, r2, #14
 80033b2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 0201 	bic.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033cc:	2101      	movs	r1, #1
 80033ce:	fa01 f202 	lsl.w	r2, r1, r2
 80033d2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr

080033f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d005      	beq.n	8003414 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2204      	movs	r2, #4
 800340c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
 8003412:	e051      	b.n	80034b8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 020e 	bic.w	r2, r2, #14
 8003422:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0201 	bic.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a22      	ldr	r2, [pc, #136]	@ (80034c4 <HAL_DMA_Abort_IT+0xd4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d029      	beq.n	8003492 <HAL_DMA_Abort_IT+0xa2>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a21      	ldr	r2, [pc, #132]	@ (80034c8 <HAL_DMA_Abort_IT+0xd8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d022      	beq.n	800348e <HAL_DMA_Abort_IT+0x9e>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a1f      	ldr	r2, [pc, #124]	@ (80034cc <HAL_DMA_Abort_IT+0xdc>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d01a      	beq.n	8003488 <HAL_DMA_Abort_IT+0x98>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a1e      	ldr	r2, [pc, #120]	@ (80034d0 <HAL_DMA_Abort_IT+0xe0>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d012      	beq.n	8003482 <HAL_DMA_Abort_IT+0x92>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a1c      	ldr	r2, [pc, #112]	@ (80034d4 <HAL_DMA_Abort_IT+0xe4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d00a      	beq.n	800347c <HAL_DMA_Abort_IT+0x8c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a1b      	ldr	r2, [pc, #108]	@ (80034d8 <HAL_DMA_Abort_IT+0xe8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d102      	bne.n	8003476 <HAL_DMA_Abort_IT+0x86>
 8003470:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003474:	e00e      	b.n	8003494 <HAL_DMA_Abort_IT+0xa4>
 8003476:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800347a:	e00b      	b.n	8003494 <HAL_DMA_Abort_IT+0xa4>
 800347c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003480:	e008      	b.n	8003494 <HAL_DMA_Abort_IT+0xa4>
 8003482:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003486:	e005      	b.n	8003494 <HAL_DMA_Abort_IT+0xa4>
 8003488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800348c:	e002      	b.n	8003494 <HAL_DMA_Abort_IT+0xa4>
 800348e:	2310      	movs	r3, #16
 8003490:	e000      	b.n	8003494 <HAL_DMA_Abort_IT+0xa4>
 8003492:	2301      	movs	r3, #1
 8003494:	4a11      	ldr	r2, [pc, #68]	@ (80034dc <HAL_DMA_Abort_IT+0xec>)
 8003496:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	4798      	blx	r3
    } 
  }
  return status;
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40020008 	.word	0x40020008
 80034c8:	4002001c 	.word	0x4002001c
 80034cc:	40020030 	.word	0x40020030
 80034d0:	40020044 	.word	0x40020044
 80034d4:	40020058 	.word	0x40020058
 80034d8:	4002006c 	.word	0x4002006c
 80034dc:	40020000 	.word	0x40020000

080034e0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80034ee:	b2db      	uxtb	r3, r3
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr
	...

080034fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b08b      	sub	sp, #44	@ 0x2c
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003506:	2300      	movs	r3, #0
 8003508:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800350a:	2300      	movs	r3, #0
 800350c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800350e:	e169      	b.n	80037e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003510:	2201      	movs	r2, #1
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	69fa      	ldr	r2, [r7, #28]
 8003520:	4013      	ands	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	429a      	cmp	r2, r3
 800352a:	f040 8158 	bne.w	80037de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	4a9a      	ldr	r2, [pc, #616]	@ (800379c <HAL_GPIO_Init+0x2a0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d05e      	beq.n	80035f6 <HAL_GPIO_Init+0xfa>
 8003538:	4a98      	ldr	r2, [pc, #608]	@ (800379c <HAL_GPIO_Init+0x2a0>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d875      	bhi.n	800362a <HAL_GPIO_Init+0x12e>
 800353e:	4a98      	ldr	r2, [pc, #608]	@ (80037a0 <HAL_GPIO_Init+0x2a4>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d058      	beq.n	80035f6 <HAL_GPIO_Init+0xfa>
 8003544:	4a96      	ldr	r2, [pc, #600]	@ (80037a0 <HAL_GPIO_Init+0x2a4>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d86f      	bhi.n	800362a <HAL_GPIO_Init+0x12e>
 800354a:	4a96      	ldr	r2, [pc, #600]	@ (80037a4 <HAL_GPIO_Init+0x2a8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d052      	beq.n	80035f6 <HAL_GPIO_Init+0xfa>
 8003550:	4a94      	ldr	r2, [pc, #592]	@ (80037a4 <HAL_GPIO_Init+0x2a8>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d869      	bhi.n	800362a <HAL_GPIO_Init+0x12e>
 8003556:	4a94      	ldr	r2, [pc, #592]	@ (80037a8 <HAL_GPIO_Init+0x2ac>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d04c      	beq.n	80035f6 <HAL_GPIO_Init+0xfa>
 800355c:	4a92      	ldr	r2, [pc, #584]	@ (80037a8 <HAL_GPIO_Init+0x2ac>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d863      	bhi.n	800362a <HAL_GPIO_Init+0x12e>
 8003562:	4a92      	ldr	r2, [pc, #584]	@ (80037ac <HAL_GPIO_Init+0x2b0>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d046      	beq.n	80035f6 <HAL_GPIO_Init+0xfa>
 8003568:	4a90      	ldr	r2, [pc, #576]	@ (80037ac <HAL_GPIO_Init+0x2b0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d85d      	bhi.n	800362a <HAL_GPIO_Init+0x12e>
 800356e:	2b12      	cmp	r3, #18
 8003570:	d82a      	bhi.n	80035c8 <HAL_GPIO_Init+0xcc>
 8003572:	2b12      	cmp	r3, #18
 8003574:	d859      	bhi.n	800362a <HAL_GPIO_Init+0x12e>
 8003576:	a201      	add	r2, pc, #4	@ (adr r2, 800357c <HAL_GPIO_Init+0x80>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	080035f7 	.word	0x080035f7
 8003580:	080035d1 	.word	0x080035d1
 8003584:	080035e3 	.word	0x080035e3
 8003588:	08003625 	.word	0x08003625
 800358c:	0800362b 	.word	0x0800362b
 8003590:	0800362b 	.word	0x0800362b
 8003594:	0800362b 	.word	0x0800362b
 8003598:	0800362b 	.word	0x0800362b
 800359c:	0800362b 	.word	0x0800362b
 80035a0:	0800362b 	.word	0x0800362b
 80035a4:	0800362b 	.word	0x0800362b
 80035a8:	0800362b 	.word	0x0800362b
 80035ac:	0800362b 	.word	0x0800362b
 80035b0:	0800362b 	.word	0x0800362b
 80035b4:	0800362b 	.word	0x0800362b
 80035b8:	0800362b 	.word	0x0800362b
 80035bc:	0800362b 	.word	0x0800362b
 80035c0:	080035d9 	.word	0x080035d9
 80035c4:	080035ed 	.word	0x080035ed
 80035c8:	4a79      	ldr	r2, [pc, #484]	@ (80037b0 <HAL_GPIO_Init+0x2b4>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d013      	beq.n	80035f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035ce:	e02c      	b.n	800362a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	623b      	str	r3, [r7, #32]
          break;
 80035d6:	e029      	b.n	800362c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	3304      	adds	r3, #4
 80035de:	623b      	str	r3, [r7, #32]
          break;
 80035e0:	e024      	b.n	800362c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	3308      	adds	r3, #8
 80035e8:	623b      	str	r3, [r7, #32]
          break;
 80035ea:	e01f      	b.n	800362c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	330c      	adds	r3, #12
 80035f2:	623b      	str	r3, [r7, #32]
          break;
 80035f4:	e01a      	b.n	800362c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d102      	bne.n	8003604 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035fe:	2304      	movs	r3, #4
 8003600:	623b      	str	r3, [r7, #32]
          break;
 8003602:	e013      	b.n	800362c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d105      	bne.n	8003618 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800360c:	2308      	movs	r3, #8
 800360e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69fa      	ldr	r2, [r7, #28]
 8003614:	611a      	str	r2, [r3, #16]
          break;
 8003616:	e009      	b.n	800362c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003618:	2308      	movs	r3, #8
 800361a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	615a      	str	r2, [r3, #20]
          break;
 8003622:	e003      	b.n	800362c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003624:	2300      	movs	r3, #0
 8003626:	623b      	str	r3, [r7, #32]
          break;
 8003628:	e000      	b.n	800362c <HAL_GPIO_Init+0x130>
          break;
 800362a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	2bff      	cmp	r3, #255	@ 0xff
 8003630:	d801      	bhi.n	8003636 <HAL_GPIO_Init+0x13a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	e001      	b.n	800363a <HAL_GPIO_Init+0x13e>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3304      	adds	r3, #4
 800363a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	2bff      	cmp	r3, #255	@ 0xff
 8003640:	d802      	bhi.n	8003648 <HAL_GPIO_Init+0x14c>
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	e002      	b.n	800364e <HAL_GPIO_Init+0x152>
 8003648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364a:	3b08      	subs	r3, #8
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	210f      	movs	r1, #15
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	fa01 f303 	lsl.w	r3, r1, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	401a      	ands	r2, r3
 8003660:	6a39      	ldr	r1, [r7, #32]
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	fa01 f303 	lsl.w	r3, r1, r3
 8003668:	431a      	orrs	r2, r3
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 80b1 	beq.w	80037de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800367c:	4b4d      	ldr	r3, [pc, #308]	@ (80037b4 <HAL_GPIO_Init+0x2b8>)
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	4a4c      	ldr	r2, [pc, #304]	@ (80037b4 <HAL_GPIO_Init+0x2b8>)
 8003682:	f043 0301 	orr.w	r3, r3, #1
 8003686:	6193      	str	r3, [r2, #24]
 8003688:	4b4a      	ldr	r3, [pc, #296]	@ (80037b4 <HAL_GPIO_Init+0x2b8>)
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	f003 0301 	and.w	r3, r3, #1
 8003690:	60bb      	str	r3, [r7, #8]
 8003692:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003694:	4a48      	ldr	r2, [pc, #288]	@ (80037b8 <HAL_GPIO_Init+0x2bc>)
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	089b      	lsrs	r3, r3, #2
 800369a:	3302      	adds	r3, #2
 800369c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	f003 0303 	and.w	r3, r3, #3
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	220f      	movs	r2, #15
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	43db      	mvns	r3, r3
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	4013      	ands	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a40      	ldr	r2, [pc, #256]	@ (80037bc <HAL_GPIO_Init+0x2c0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d013      	beq.n	80036e8 <HAL_GPIO_Init+0x1ec>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a3f      	ldr	r2, [pc, #252]	@ (80037c0 <HAL_GPIO_Init+0x2c4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d00d      	beq.n	80036e4 <HAL_GPIO_Init+0x1e8>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a3e      	ldr	r2, [pc, #248]	@ (80037c4 <HAL_GPIO_Init+0x2c8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d007      	beq.n	80036e0 <HAL_GPIO_Init+0x1e4>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a3d      	ldr	r2, [pc, #244]	@ (80037c8 <HAL_GPIO_Init+0x2cc>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d101      	bne.n	80036dc <HAL_GPIO_Init+0x1e0>
 80036d8:	2303      	movs	r3, #3
 80036da:	e006      	b.n	80036ea <HAL_GPIO_Init+0x1ee>
 80036dc:	2304      	movs	r3, #4
 80036de:	e004      	b.n	80036ea <HAL_GPIO_Init+0x1ee>
 80036e0:	2302      	movs	r3, #2
 80036e2:	e002      	b.n	80036ea <HAL_GPIO_Init+0x1ee>
 80036e4:	2301      	movs	r3, #1
 80036e6:	e000      	b.n	80036ea <HAL_GPIO_Init+0x1ee>
 80036e8:	2300      	movs	r3, #0
 80036ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ec:	f002 0203 	and.w	r2, r2, #3
 80036f0:	0092      	lsls	r2, r2, #2
 80036f2:	4093      	lsls	r3, r2
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036fa:	492f      	ldr	r1, [pc, #188]	@ (80037b8 <HAL_GPIO_Init+0x2bc>)
 80036fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fe:	089b      	lsrs	r3, r3, #2
 8003700:	3302      	adds	r3, #2
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d006      	beq.n	8003722 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003714:	4b2d      	ldr	r3, [pc, #180]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	492c      	ldr	r1, [pc, #176]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	608b      	str	r3, [r1, #8]
 8003720:	e006      	b.n	8003730 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003722:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	43db      	mvns	r3, r3
 800372a:	4928      	ldr	r1, [pc, #160]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800372c:	4013      	ands	r3, r2
 800372e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d006      	beq.n	800374a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800373c:	4b23      	ldr	r3, [pc, #140]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800373e:	68da      	ldr	r2, [r3, #12]
 8003740:	4922      	ldr	r1, [pc, #136]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	60cb      	str	r3, [r1, #12]
 8003748:	e006      	b.n	8003758 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800374a:	4b20      	ldr	r3, [pc, #128]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	43db      	mvns	r3, r3
 8003752:	491e      	ldr	r1, [pc, #120]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003754:	4013      	ands	r3, r2
 8003756:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d006      	beq.n	8003772 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003764:	4b19      	ldr	r3, [pc, #100]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	4918      	ldr	r1, [pc, #96]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	4313      	orrs	r3, r2
 800376e:	604b      	str	r3, [r1, #4]
 8003770:	e006      	b.n	8003780 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003772:	4b16      	ldr	r3, [pc, #88]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	43db      	mvns	r3, r3
 800377a:	4914      	ldr	r1, [pc, #80]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800377c:	4013      	ands	r3, r2
 800377e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d021      	beq.n	80037d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800378c:	4b0f      	ldr	r3, [pc, #60]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	490e      	ldr	r1, [pc, #56]	@ (80037cc <HAL_GPIO_Init+0x2d0>)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	4313      	orrs	r3, r2
 8003796:	600b      	str	r3, [r1, #0]
 8003798:	e021      	b.n	80037de <HAL_GPIO_Init+0x2e2>
 800379a:	bf00      	nop
 800379c:	10320000 	.word	0x10320000
 80037a0:	10310000 	.word	0x10310000
 80037a4:	10220000 	.word	0x10220000
 80037a8:	10210000 	.word	0x10210000
 80037ac:	10120000 	.word	0x10120000
 80037b0:	10110000 	.word	0x10110000
 80037b4:	40021000 	.word	0x40021000
 80037b8:	40010000 	.word	0x40010000
 80037bc:	40010800 	.word	0x40010800
 80037c0:	40010c00 	.word	0x40010c00
 80037c4:	40011000 	.word	0x40011000
 80037c8:	40011400 	.word	0x40011400
 80037cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <HAL_GPIO_Init+0x304>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	43db      	mvns	r3, r3
 80037d8:	4909      	ldr	r1, [pc, #36]	@ (8003800 <HAL_GPIO_Init+0x304>)
 80037da:	4013      	ands	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80037de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e0:	3301      	adds	r3, #1
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ea:	fa22 f303 	lsr.w	r3, r2, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f47f ae8e 	bne.w	8003510 <HAL_GPIO_Init+0x14>
  }
}
 80037f4:	bf00      	nop
 80037f6:	bf00      	nop
 80037f8:	372c      	adds	r7, #44	@ 0x2c
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc80      	pop	{r7}
 80037fe:	4770      	bx	lr
 8003800:	40010400 	.word	0x40010400

08003804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	460b      	mov	r3, r1
 800380e:	807b      	strh	r3, [r7, #2]
 8003810:	4613      	mov	r3, r2
 8003812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003814:	787b      	ldrb	r3, [r7, #1]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800381a:	887a      	ldrh	r2, [r7, #2]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003820:	e003      	b.n	800382a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003822:	887b      	ldrh	r3, [r7, #2]
 8003824:	041a      	lsls	r2, r3, #16
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	611a      	str	r2, [r3, #16]
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr

08003834 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	460b      	mov	r3, r1
 800383e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003846:	887a      	ldrh	r2, [r7, #2]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4013      	ands	r3, r2
 800384c:	041a      	lsls	r2, r3, #16
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	43d9      	mvns	r1, r3
 8003852:	887b      	ldrh	r3, [r7, #2]
 8003854:	400b      	ands	r3, r1
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	611a      	str	r2, [r3, #16]
}
 800385c:	bf00      	nop
 800385e:	3714      	adds	r7, #20
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr
	...

08003868 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	4603      	mov	r3, r0
 8003870:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003872:	4b08      	ldr	r3, [pc, #32]	@ (8003894 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003874:	695a      	ldr	r2, [r3, #20]
 8003876:	88fb      	ldrh	r3, [r7, #6]
 8003878:	4013      	ands	r3, r2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d006      	beq.n	800388c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800387e:	4a05      	ldr	r2, [pc, #20]	@ (8003894 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003880:	88fb      	ldrh	r3, [r7, #6]
 8003882:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003884:	88fb      	ldrh	r3, [r7, #6]
 8003886:	4618      	mov	r0, r3
 8003888:	f7fe fcb2 	bl	80021f0 <HAL_GPIO_EXTI_Callback>
  }
}
 800388c:	bf00      	nop
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40010400 	.word	0x40010400

08003898 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e12b      	b.n	8003b02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d106      	bne.n	80038c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7fd fede 	bl	8001680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2224      	movs	r2, #36	@ 0x24
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 0201 	bic.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038fc:	f003 fa06 	bl	8006d0c <HAL_RCC_GetPCLK1Freq>
 8003900:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	4a81      	ldr	r2, [pc, #516]	@ (8003b0c <HAL_I2C_Init+0x274>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d807      	bhi.n	800391c <HAL_I2C_Init+0x84>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4a80      	ldr	r2, [pc, #512]	@ (8003b10 <HAL_I2C_Init+0x278>)
 8003910:	4293      	cmp	r3, r2
 8003912:	bf94      	ite	ls
 8003914:	2301      	movls	r3, #1
 8003916:	2300      	movhi	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	e006      	b.n	800392a <HAL_I2C_Init+0x92>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4a7d      	ldr	r2, [pc, #500]	@ (8003b14 <HAL_I2C_Init+0x27c>)
 8003920:	4293      	cmp	r3, r2
 8003922:	bf94      	ite	ls
 8003924:	2301      	movls	r3, #1
 8003926:	2300      	movhi	r3, #0
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e0e7      	b.n	8003b02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	4a78      	ldr	r2, [pc, #480]	@ (8003b18 <HAL_I2C_Init+0x280>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	0c9b      	lsrs	r3, r3, #18
 800393c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	430a      	orrs	r2, r1
 8003950:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	4a6a      	ldr	r2, [pc, #424]	@ (8003b0c <HAL_I2C_Init+0x274>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d802      	bhi.n	800396c <HAL_I2C_Init+0xd4>
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	3301      	adds	r3, #1
 800396a:	e009      	b.n	8003980 <HAL_I2C_Init+0xe8>
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003972:	fb02 f303 	mul.w	r3, r2, r3
 8003976:	4a69      	ldr	r2, [pc, #420]	@ (8003b1c <HAL_I2C_Init+0x284>)
 8003978:	fba2 2303 	umull	r2, r3, r2, r3
 800397c:	099b      	lsrs	r3, r3, #6
 800397e:	3301      	adds	r3, #1
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	430b      	orrs	r3, r1
 8003986:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003992:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	495c      	ldr	r1, [pc, #368]	@ (8003b0c <HAL_I2C_Init+0x274>)
 800399c:	428b      	cmp	r3, r1
 800399e:	d819      	bhi.n	80039d4 <HAL_I2C_Init+0x13c>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	1e59      	subs	r1, r3, #1
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80039ae:	1c59      	adds	r1, r3, #1
 80039b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039b4:	400b      	ands	r3, r1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <HAL_I2C_Init+0x138>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1e59      	subs	r1, r3, #1
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80039c8:	3301      	adds	r3, #1
 80039ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ce:	e051      	b.n	8003a74 <HAL_I2C_Init+0x1dc>
 80039d0:	2304      	movs	r3, #4
 80039d2:	e04f      	b.n	8003a74 <HAL_I2C_Init+0x1dc>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d111      	bne.n	8003a00 <HAL_I2C_Init+0x168>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	1e58      	subs	r0, r3, #1
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6859      	ldr	r1, [r3, #4]
 80039e4:	460b      	mov	r3, r1
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	440b      	add	r3, r1
 80039ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ee:	3301      	adds	r3, #1
 80039f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	e012      	b.n	8003a26 <HAL_I2C_Init+0x18e>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	1e58      	subs	r0, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6859      	ldr	r1, [r3, #4]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	0099      	lsls	r1, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a16:	3301      	adds	r3, #1
 8003a18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	bf0c      	ite	eq
 8003a20:	2301      	moveq	r3, #1
 8003a22:	2300      	movne	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <HAL_I2C_Init+0x196>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e022      	b.n	8003a74 <HAL_I2C_Init+0x1dc>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10e      	bne.n	8003a54 <HAL_I2C_Init+0x1bc>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	1e58      	subs	r0, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6859      	ldr	r1, [r3, #4]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	440b      	add	r3, r1
 8003a44:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a48:	3301      	adds	r3, #1
 8003a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a52:	e00f      	b.n	8003a74 <HAL_I2C_Init+0x1dc>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6859      	ldr	r1, [r3, #4]
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	440b      	add	r3, r1
 8003a62:	0099      	lsls	r1, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	6809      	ldr	r1, [r1, #0]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	69da      	ldr	r2, [r3, #28]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003aa2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	6911      	ldr	r1, [r2, #16]
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	68d2      	ldr	r2, [r2, #12]
 8003aae:	4311      	orrs	r1, r2
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6812      	ldr	r2, [r2, #0]
 8003ab4:	430b      	orrs	r3, r1
 8003ab6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	695a      	ldr	r2, [r3, #20]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f042 0201 	orr.w	r2, r2, #1
 8003ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2220      	movs	r2, #32
 8003aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	000186a0 	.word	0x000186a0
 8003b10:	001e847f 	.word	0x001e847f
 8003b14:	003d08ff 	.word	0x003d08ff
 8003b18:	431bde83 	.word	0x431bde83
 8003b1c:	10624dd3 	.word	0x10624dd3

08003b20 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b32:	2b80      	cmp	r3, #128	@ 0x80
 8003b34:	d103      	bne.n	8003b3e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	611a      	str	r2, [r3, #16]
  }
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b088      	sub	sp, #32
 8003b4c:	af02      	add	r7, sp, #8
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	607a      	str	r2, [r7, #4]
 8003b52:	461a      	mov	r2, r3
 8003b54:	460b      	mov	r3, r1
 8003b56:	817b      	strh	r3, [r7, #10]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b5c:	f7ff fad2 	bl	8003104 <HAL_GetTick>
 8003b60:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	f040 80e0 	bne.w	8003d30 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2319      	movs	r3, #25
 8003b76:	2201      	movs	r2, #1
 8003b78:	4970      	ldr	r1, [pc, #448]	@ (8003d3c <HAL_I2C_Master_Transmit+0x1f4>)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f002 fa7a 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b86:	2302      	movs	r3, #2
 8003b88:	e0d3      	b.n	8003d32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_I2C_Master_Transmit+0x50>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e0cc      	b.n	8003d32 <HAL_I2C_Master_Transmit+0x1ea>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d007      	beq.n	8003bbe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f042 0201 	orr.w	r2, r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bcc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2221      	movs	r2, #33	@ 0x21
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2210      	movs	r2, #16
 8003bda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	893a      	ldrh	r2, [r7, #8]
 8003bee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	4a50      	ldr	r2, [pc, #320]	@ (8003d40 <HAL_I2C_Master_Transmit+0x1f8>)
 8003bfe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c00:	8979      	ldrh	r1, [r7, #10]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	6a3a      	ldr	r2, [r7, #32]
 8003c06:	68f8      	ldr	r0, [r7, #12]
 8003c08:	f002 f83c 	bl	8005c84 <I2C_MasterRequestWrite>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e08d      	b.n	8003d32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c16:	2300      	movs	r3, #0
 8003c18:	613b      	str	r3, [r7, #16]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003c2c:	e066      	b.n	8003cfc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	6a39      	ldr	r1, [r7, #32]
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f002 fb38 	bl	80062a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00d      	beq.n	8003c5a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d107      	bne.n	8003c56 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e06b      	b.n	8003d32 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	781a      	ldrb	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	3b01      	subs	r3, #1
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d11b      	bne.n	8003cd0 <HAL_I2C_Master_Transmit+0x188>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d017      	beq.n	8003cd0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca4:	781a      	ldrb	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	6a39      	ldr	r1, [r7, #32]
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f002 fb2f 	bl	8006338 <I2C_WaitOnBTFFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00d      	beq.n	8003cfc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d107      	bne.n	8003cf8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e01a      	b.n	8003d32 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d194      	bne.n	8003c2e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	e000      	b.n	8003d32 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003d30:	2302      	movs	r3, #2
  }
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	00100002 	.word	0x00100002
 8003d40:	ffff0000 	.word	0xffff0000

08003d44 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b08c      	sub	sp, #48	@ 0x30
 8003d48:	af02      	add	r7, sp, #8
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	607a      	str	r2, [r7, #4]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	460b      	mov	r3, r1
 8003d52:	817b      	strh	r3, [r7, #10]
 8003d54:	4613      	mov	r3, r2
 8003d56:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d5c:	f7ff f9d2 	bl	8003104 <HAL_GetTick>
 8003d60:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	f040 824b 	bne.w	8004206 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	2319      	movs	r3, #25
 8003d76:	2201      	movs	r2, #1
 8003d78:	497f      	ldr	r1, [pc, #508]	@ (8003f78 <HAL_I2C_Master_Receive+0x234>)
 8003d7a:	68f8      	ldr	r0, [r7, #12]
 8003d7c:	f002 f97a 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003d86:	2302      	movs	r3, #2
 8003d88:	e23e      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_I2C_Master_Receive+0x54>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e237      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d007      	beq.n	8003dbe <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f042 0201 	orr.w	r2, r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dcc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2222      	movs	r2, #34	@ 0x22
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2210      	movs	r2, #16
 8003dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	893a      	ldrh	r2, [r7, #8]
 8003dee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	4a5f      	ldr	r2, [pc, #380]	@ (8003f7c <HAL_I2C_Master_Receive+0x238>)
 8003dfe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e00:	8979      	ldrh	r1, [r7, #10]
 8003e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f001 ffbe 	bl	8005d88 <I2C_MasterRequestRead>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e1f8      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d113      	bne.n	8003e46 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	61fb      	str	r3, [r7, #28]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	61fb      	str	r3, [r7, #28]
 8003e32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	e1cc      	b.n	80041e0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d11e      	bne.n	8003e8c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003e5e:	b672      	cpsid	i
}
 8003e60:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e62:	2300      	movs	r3, #0
 8003e64:	61bb      	str	r3, [r7, #24]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	695b      	ldr	r3, [r3, #20]
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003e88:	b662      	cpsie	i
}
 8003e8a:	e035      	b.n	8003ef8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d11e      	bne.n	8003ed2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ea2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ea4:	b672      	cpsid	i
}
 8003ea6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ecc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003ece:	b662      	cpsie	i
}
 8003ed0:	e012      	b.n	8003ef8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ee0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	613b      	str	r3, [r7, #16]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	613b      	str	r3, [r7, #16]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003ef8:	e172      	b.n	80041e0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efe:	2b03      	cmp	r3, #3
 8003f00:	f200 811f 	bhi.w	8004142 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d123      	bne.n	8003f54 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f0e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f002 fa8b 	bl	800642c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e173      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691a      	ldr	r2, [r3, #16]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f52:	e145      	b.n	80041e0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d152      	bne.n	8004002 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f62:	2200      	movs	r2, #0
 8003f64:	4906      	ldr	r1, [pc, #24]	@ (8003f80 <HAL_I2C_Master_Receive+0x23c>)
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f002 f884 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d008      	beq.n	8003f84 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e148      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
 8003f76:	bf00      	nop
 8003f78:	00100002 	.word	0x00100002
 8003f7c:	ffff0000 	.word	0xffff0000
 8003f80:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003f84:	b672      	cpsid	i
}
 8003f86:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003fca:	b662      	cpsie	i
}
 8003fcc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd8:	b2d2      	uxtb	r2, r2
 8003fda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	1c5a      	adds	r2, r3, #1
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004000:	e0ee      	b.n	80041e0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004008:	2200      	movs	r2, #0
 800400a:	4981      	ldr	r1, [pc, #516]	@ (8004210 <HAL_I2C_Master_Receive+0x4cc>)
 800400c:	68f8      	ldr	r0, [r7, #12]
 800400e:	f002 f831 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e0f5      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800402a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800402c:	b672      	cpsid	i
}
 800402e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004062:	4b6c      	ldr	r3, [pc, #432]	@ (8004214 <HAL_I2C_Master_Receive+0x4d0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	08db      	lsrs	r3, r3, #3
 8004068:	4a6b      	ldr	r2, [pc, #428]	@ (8004218 <HAL_I2C_Master_Receive+0x4d4>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	0a1a      	lsrs	r2, r3, #8
 8004070:	4613      	mov	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	4413      	add	r3, r2
 8004076:	00da      	lsls	r2, r3, #3
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	3b01      	subs	r3, #1
 8004080:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d118      	bne.n	80040ba <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a2:	f043 0220 	orr.w	r2, r3, #32
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80040aa:	b662      	cpsie	i
}
 80040ac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e0a6      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b04      	cmp	r3, #4
 80040c6:	d1d9      	bne.n	800407c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691a      	ldr	r2, [r3, #16]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ea:	1c5a      	adds	r2, r3, #1
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f4:	3b01      	subs	r3, #1
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800410a:	b662      	cpsie	i
}
 800410c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	691a      	ldr	r2, [r3, #16]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	b2d2      	uxtb	r2, r2
 800411a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	1c5a      	adds	r2, r3, #1
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800412a:	3b01      	subs	r3, #1
 800412c:	b29a      	uxth	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004140:	e04e      	b.n	80041e0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004144:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f002 f970 	bl	800642c <I2C_WaitOnRXNEFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e058      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	1c5a      	adds	r2, r3, #1
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b04      	cmp	r3, #4
 8004194:	d124      	bne.n	80041e0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800419a:	2b03      	cmp	r3, #3
 800419c:	d107      	bne.n	80041ae <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041ac:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	691a      	ldr	r2, [r3, #16]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b8:	b2d2      	uxtb	r2, r2
 80041ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f47f ae88 	bne.w	8003efa <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2220      	movs	r2, #32
 80041ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	e000      	b.n	8004208 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004206:	2302      	movs	r3, #2
  }
}
 8004208:	4618      	mov	r0, r3
 800420a:	3728      	adds	r7, #40	@ 0x28
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	00010004 	.word	0x00010004
 8004214:	20000004 	.word	0x20000004
 8004218:	14f8b589 	.word	0x14f8b589

0800421c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	@ 0x28
 8004220:	af02      	add	r7, sp, #8
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	607a      	str	r2, [r7, #4]
 8004226:	603b      	str	r3, [r7, #0]
 8004228:	460b      	mov	r3, r1
 800422a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800422c:	f7fe ff6a 	bl	8003104 <HAL_GetTick>
 8004230:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b20      	cmp	r3, #32
 8004240:	f040 8111 	bne.w	8004466 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	2319      	movs	r3, #25
 800424a:	2201      	movs	r2, #1
 800424c:	4988      	ldr	r1, [pc, #544]	@ (8004470 <HAL_I2C_IsDeviceReady+0x254>)
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f001 ff10 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800425a:	2302      	movs	r3, #2
 800425c:	e104      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004264:	2b01      	cmp	r3, #1
 8004266:	d101      	bne.n	800426c <HAL_I2C_IsDeviceReady+0x50>
 8004268:	2302      	movs	r3, #2
 800426a:	e0fd      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b01      	cmp	r3, #1
 8004280:	d007      	beq.n	8004292 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0201 	orr.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2224      	movs	r2, #36	@ 0x24
 80042a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4a70      	ldr	r2, [pc, #448]	@ (8004474 <HAL_I2C_IsDeviceReady+0x258>)
 80042b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f001 fece 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00d      	beq.n	80042fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ec:	d103      	bne.n	80042f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042f4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e0b6      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042fa:	897b      	ldrh	r3, [r7, #10]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	461a      	mov	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004308:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800430a:	f7fe fefb 	bl	8003104 <HAL_GetTick>
 800430e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b02      	cmp	r3, #2
 800431c:	bf0c      	ite	eq
 800431e:	2301      	moveq	r3, #1
 8004320:	2300      	movne	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004334:	bf0c      	ite	eq
 8004336:	2301      	moveq	r3, #1
 8004338:	2300      	movne	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800433e:	e025      	b.n	800438c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004340:	f7fe fee0 	bl	8003104 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	429a      	cmp	r2, r3
 800434e:	d302      	bcc.n	8004356 <HAL_I2C_IsDeviceReady+0x13a>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	22a0      	movs	r2, #160	@ 0xa0
 800435a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b02      	cmp	r3, #2
 800436a:	bf0c      	ite	eq
 800436c:	2301      	moveq	r3, #1
 800436e:	2300      	movne	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800437e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2ba0      	cmp	r3, #160	@ 0xa0
 8004396:	d005      	beq.n	80043a4 <HAL_I2C_IsDeviceReady+0x188>
 8004398:	7dfb      	ldrb	r3, [r7, #23]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d102      	bne.n	80043a4 <HAL_I2C_IsDeviceReady+0x188>
 800439e:	7dbb      	ldrb	r3, [r7, #22]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0cd      	beq.n	8004340 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d129      	bne.n	800440e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ca:	2300      	movs	r3, #0
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	613b      	str	r3, [r7, #16]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	613b      	str	r3, [r7, #16]
 80043de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2319      	movs	r3, #25
 80043e6:	2201      	movs	r2, #1
 80043e8:	4921      	ldr	r1, [pc, #132]	@ (8004470 <HAL_I2C_IsDeviceReady+0x254>)
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f001 fe42 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e036      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	e02c      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800441c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004426:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	2319      	movs	r3, #25
 800442e:	2201      	movs	r2, #1
 8004430:	490f      	ldr	r1, [pc, #60]	@ (8004470 <HAL_I2C_IsDeviceReady+0x254>)
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f001 fe1e 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e012      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3301      	adds	r3, #1
 8004446:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	429a      	cmp	r2, r3
 800444e:	f4ff af32 	bcc.w	80042b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2220      	movs	r2, #32
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e000      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004466:	2302      	movs	r3, #2
  }
}
 8004468:	4618      	mov	r0, r3
 800446a:	3720      	adds	r7, #32
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	00100002 	.word	0x00100002
 8004474:	ffff0000 	.word	0xffff0000

08004478 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004490:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004498:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044a0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
 80044a4:	2b10      	cmp	r3, #16
 80044a6:	d003      	beq.n	80044b0 <HAL_I2C_EV_IRQHandler+0x38>
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
 80044aa:	2b40      	cmp	r3, #64	@ 0x40
 80044ac:	f040 80c1 	bne.w	8004632 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10d      	bne.n	80044e6 <HAL_I2C_EV_IRQHandler+0x6e>
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80044d0:	d003      	beq.n	80044da <HAL_I2C_EV_IRQHandler+0x62>
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80044d8:	d101      	bne.n	80044de <HAL_I2C_EV_IRQHandler+0x66>
 80044da:	2301      	movs	r3, #1
 80044dc:	e000      	b.n	80044e0 <HAL_I2C_EV_IRQHandler+0x68>
 80044de:	2300      	movs	r3, #0
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	f000 8132 	beq.w	800474a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00c      	beq.n	800450a <HAL_I2C_EV_IRQHandler+0x92>
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	0a5b      	lsrs	r3, r3, #9
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d006      	beq.n	800450a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f002 f820 	bl	8006542 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fd99 	bl	800503a <I2C_Master_SB>
 8004508:	e092      	b.n	8004630 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	08db      	lsrs	r3, r3, #3
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d009      	beq.n	800452a <HAL_I2C_EV_IRQHandler+0xb2>
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	0a5b      	lsrs	r3, r3, #9
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 fe0e 	bl	8005144 <I2C_Master_ADD10>
 8004528:	e082      	b.n	8004630 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	085b      	lsrs	r3, r3, #1
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	2b00      	cmp	r3, #0
 8004534:	d009      	beq.n	800454a <HAL_I2C_EV_IRQHandler+0xd2>
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	0a5b      	lsrs	r3, r3, #9
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fe27 	bl	8005196 <I2C_Master_ADDR>
 8004548:	e072      	b.n	8004630 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	089b      	lsrs	r3, r3, #2
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d03b      	beq.n	80045ce <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004560:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004564:	f000 80f3 	beq.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	09db      	lsrs	r3, r3, #7
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00f      	beq.n	8004594 <HAL_I2C_EV_IRQHandler+0x11c>
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	0a9b      	lsrs	r3, r3, #10
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d009      	beq.n	8004594 <HAL_I2C_EV_IRQHandler+0x11c>
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	089b      	lsrs	r3, r3, #2
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b00      	cmp	r3, #0
 800458a:	d103      	bne.n	8004594 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f9f1 	bl	8004974 <I2C_MasterTransmit_TXE>
 8004592:	e04d      	b.n	8004630 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	089b      	lsrs	r3, r3, #2
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 80d6 	beq.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	0a5b      	lsrs	r3, r3, #9
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 80cf 	beq.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80045b0:	7bbb      	ldrb	r3, [r7, #14]
 80045b2:	2b21      	cmp	r3, #33	@ 0x21
 80045b4:	d103      	bne.n	80045be <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 fa78 	bl	8004aac <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045bc:	e0c7      	b.n	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80045be:	7bfb      	ldrb	r3, [r7, #15]
 80045c0:	2b40      	cmp	r3, #64	@ 0x40
 80045c2:	f040 80c4 	bne.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fae6 	bl	8004b98 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045cc:	e0bf      	b.n	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045dc:	f000 80b7 	beq.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	099b      	lsrs	r3, r3, #6
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00f      	beq.n	800460c <HAL_I2C_EV_IRQHandler+0x194>
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	0a9b      	lsrs	r3, r3, #10
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d009      	beq.n	800460c <HAL_I2C_EV_IRQHandler+0x194>
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	089b      	lsrs	r3, r3, #2
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d103      	bne.n	800460c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 fb5f 	bl	8004cc8 <I2C_MasterReceive_RXNE>
 800460a:	e011      	b.n	8004630 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	089b      	lsrs	r3, r3, #2
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 809a 	beq.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	0a5b      	lsrs	r3, r3, #9
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	f000 8093 	beq.w	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 fc15 	bl	8004e58 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800462e:	e08e      	b.n	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004630:	e08d      	b.n	800474e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	2b00      	cmp	r3, #0
 8004638:	d004      	beq.n	8004644 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	61fb      	str	r3, [r7, #28]
 8004642:	e007      	b.n	8004654 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	085b      	lsrs	r3, r3, #1
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d012      	beq.n	8004686 <HAL_I2C_EV_IRQHandler+0x20e>
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	0a5b      	lsrs	r3, r3, #9
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00c      	beq.n	8004686 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800467c:	69b9      	ldr	r1, [r7, #24]
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 ffe0 	bl	8005644 <I2C_Slave_ADDR>
 8004684:	e066      	b.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	091b      	lsrs	r3, r3, #4
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d009      	beq.n	80046a6 <HAL_I2C_EV_IRQHandler+0x22e>
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	0a5b      	lsrs	r3, r3, #9
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f001 f81a 	bl	80056d8 <I2C_Slave_STOPF>
 80046a4:	e056      	b.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046a6:	7bbb      	ldrb	r3, [r7, #14]
 80046a8:	2b21      	cmp	r3, #33	@ 0x21
 80046aa:	d002      	beq.n	80046b2 <HAL_I2C_EV_IRQHandler+0x23a>
 80046ac:	7bbb      	ldrb	r3, [r7, #14]
 80046ae:	2b29      	cmp	r3, #41	@ 0x29
 80046b0:	d125      	bne.n	80046fe <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	09db      	lsrs	r3, r3, #7
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00f      	beq.n	80046de <HAL_I2C_EV_IRQHandler+0x266>
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	0a9b      	lsrs	r3, r3, #10
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <HAL_I2C_EV_IRQHandler+0x266>
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	089b      	lsrs	r3, r3, #2
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d103      	bne.n	80046de <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 fef8 	bl	80054cc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046dc:	e039      	b.n	8004752 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	089b      	lsrs	r3, r3, #2
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d033      	beq.n	8004752 <HAL_I2C_EV_IRQHandler+0x2da>
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	0a5b      	lsrs	r3, r3, #9
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d02d      	beq.n	8004752 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 ff25 	bl	8005546 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046fc:	e029      	b.n	8004752 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	099b      	lsrs	r3, r3, #6
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00f      	beq.n	800472a <HAL_I2C_EV_IRQHandler+0x2b2>
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	0a9b      	lsrs	r3, r3, #10
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	089b      	lsrs	r3, r3, #2
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	d103      	bne.n	800472a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 ff2f 	bl	8005586 <I2C_SlaveReceive_RXNE>
 8004728:	e014      	b.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	089b      	lsrs	r3, r3, #2
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00e      	beq.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	0a5b      	lsrs	r3, r3, #9
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d008      	beq.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 ff5d 	bl	8005602 <I2C_SlaveReceive_BTF>
 8004748:	e004      	b.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800474a:	bf00      	nop
 800474c:	e002      	b.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800474e:	bf00      	nop
 8004750:	e000      	b.n	8004754 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004752:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004754:	3720      	adds	r7, #32
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b08a      	sub	sp, #40	@ 0x28
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004772:	2300      	movs	r3, #0
 8004774:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800477c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	0a1b      	lsrs	r3, r3, #8
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d016      	beq.n	80047b8 <HAL_I2C_ER_IRQHandler+0x5e>
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	0a1b      	lsrs	r3, r3, #8
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d010      	beq.n	80047b8 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	f043 0301 	orr.w	r3, r3, #1
 800479c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80047a6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047b6:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	0a5b      	lsrs	r3, r3, #9
 80047bc:	f003 0301 	and.w	r3, r3, #1
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d00e      	beq.n	80047e2 <HAL_I2C_ER_IRQHandler+0x88>
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	0a1b      	lsrs	r3, r3, #8
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80047d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d2:	f043 0302 	orr.w	r3, r3, #2
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80047e0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	0a9b      	lsrs	r3, r3, #10
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d03f      	beq.n	800486e <HAL_I2C_ER_IRQHandler+0x114>
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	0a1b      	lsrs	r3, r3, #8
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d039      	beq.n	800486e <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 80047fa:	7efb      	ldrb	r3, [r7, #27]
 80047fc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004802:	b29b      	uxth	r3, r3
 8004804:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800480c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004812:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004814:	7ebb      	ldrb	r3, [r7, #26]
 8004816:	2b20      	cmp	r3, #32
 8004818:	d112      	bne.n	8004840 <HAL_I2C_ER_IRQHandler+0xe6>
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10f      	bne.n	8004840 <HAL_I2C_ER_IRQHandler+0xe6>
 8004820:	7cfb      	ldrb	r3, [r7, #19]
 8004822:	2b21      	cmp	r3, #33	@ 0x21
 8004824:	d008      	beq.n	8004838 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004826:	7cfb      	ldrb	r3, [r7, #19]
 8004828:	2b29      	cmp	r3, #41	@ 0x29
 800482a:	d005      	beq.n	8004838 <HAL_I2C_ER_IRQHandler+0xde>
 800482c:	7cfb      	ldrb	r3, [r7, #19]
 800482e:	2b28      	cmp	r3, #40	@ 0x28
 8004830:	d106      	bne.n	8004840 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b21      	cmp	r3, #33	@ 0x21
 8004836:	d103      	bne.n	8004840 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f001 f87d 	bl	8005938 <I2C_Slave_AF>
 800483e:	e016      	b.n	800486e <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004848:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	f043 0304 	orr.w	r3, r3, #4
 8004850:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004852:	7efb      	ldrb	r3, [r7, #27]
 8004854:	2b10      	cmp	r3, #16
 8004856:	d002      	beq.n	800485e <HAL_I2C_ER_IRQHandler+0x104>
 8004858:	7efb      	ldrb	r3, [r7, #27]
 800485a:	2b40      	cmp	r3, #64	@ 0x40
 800485c:	d107      	bne.n	800486e <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800486c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	0adb      	lsrs	r3, r3, #11
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00e      	beq.n	8004898 <HAL_I2C_ER_IRQHandler+0x13e>
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	0a1b      	lsrs	r3, r3, #8
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d008      	beq.n	8004898 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	f043 0308 	orr.w	r3, r3, #8
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004896:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489a:	2b00      	cmp	r3, #0
 800489c:	d008      	beq.n	80048b0 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a4:	431a      	orrs	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f001 f8b8 	bl	8005a20 <I2C_ITError>
  }
}
 80048b0:	bf00      	nop
 80048b2:	3728      	adds	r7, #40	@ 0x28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr

080048ca <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bc80      	pop	{r7}
 80048da:	4770      	bx	lr

080048dc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr

080048ee <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bc80      	pop	{r7}
 80048fe:	4770      	bx	lr

08004900 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	70fb      	strb	r3, [r7, #3]
 800490c:	4613      	mov	r3, r2
 800490e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	bc80      	pop	{r7}
 8004918:	4770      	bx	lr

0800491a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr

0800492c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr

0800493e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr

08004950 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr

08004962 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr

08004974 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004982:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800498a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004990:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004996:	2b00      	cmp	r3, #0
 8004998:	d150      	bne.n	8004a3c <I2C_MasterTransmit_TXE+0xc8>
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	2b21      	cmp	r3, #33	@ 0x21
 800499e:	d14d      	bne.n	8004a3c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b08      	cmp	r3, #8
 80049a4:	d01d      	beq.n	80049e2 <I2C_MasterTransmit_TXE+0x6e>
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2b20      	cmp	r3, #32
 80049aa:	d01a      	beq.n	80049e2 <I2C_MasterTransmit_TXE+0x6e>
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049b2:	d016      	beq.n	80049e2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049c2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2211      	movs	r2, #17
 80049c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff ff6c 	bl	80048b8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80049e0:	e060      	b.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049f0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a00:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2220      	movs	r2, #32
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b40      	cmp	r3, #64	@ 0x40
 8004a1a:	d107      	bne.n	8004a2c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f7ff ff81 	bl	800492c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a2a:	e03b      	b.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f7ff ff3f 	bl	80048b8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a3a:	e033      	b.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	2b21      	cmp	r3, #33	@ 0x21
 8004a40:	d005      	beq.n	8004a4e <I2C_MasterTransmit_TXE+0xda>
 8004a42:	7bbb      	ldrb	r3, [r7, #14]
 8004a44:	2b40      	cmp	r3, #64	@ 0x40
 8004a46:	d12d      	bne.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
 8004a4a:	2b22      	cmp	r3, #34	@ 0x22
 8004a4c:	d12a      	bne.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d108      	bne.n	8004a6a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a66:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004a68:	e01c      	b.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b40      	cmp	r3, #64	@ 0x40
 8004a74:	d103      	bne.n	8004a7e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f88e 	bl	8004b98 <I2C_MemoryTransmit_TXE_BTF>
}
 8004a7c:	e012      	b.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a82:	781a      	ldrb	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004aa2:	e7ff      	b.n	8004aa4 <I2C_MasterTransmit_TXE+0x130>
 8004aa4:	bf00      	nop
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b21      	cmp	r3, #33	@ 0x21
 8004ac4:	d164      	bne.n	8004b90 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d012      	beq.n	8004af6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	781a      	ldrb	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae0:	1c5a      	adds	r2, r3, #1
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	3b01      	subs	r3, #1
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004af4:	e04c      	b.n	8004b90 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d01d      	beq.n	8004b38 <I2C_MasterTransmit_BTF+0x8c>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2b20      	cmp	r3, #32
 8004b00:	d01a      	beq.n	8004b38 <I2C_MasterTransmit_BTF+0x8c>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b08:	d016      	beq.n	8004b38 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b18:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2211      	movs	r2, #17
 8004b1e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7ff fec1 	bl	80048b8 <HAL_I2C_MasterTxCpltCallback>
}
 8004b36:	e02b      	b.n	8004b90 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b46:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b56:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b40      	cmp	r3, #64	@ 0x40
 8004b70:	d107      	bne.n	8004b82 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7ff fed6 	bl	800492c <HAL_I2C_MemTxCpltCallback>
}
 8004b80:	e006      	b.n	8004b90 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7ff fe94 	bl	80048b8 <HAL_I2C_MasterTxCpltCallback>
}
 8004b90:	bf00      	nop
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ba6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d11d      	bne.n	8004bec <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d10b      	bne.n	8004bd0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bc8:	1c9a      	adds	r2, r3, #2
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004bce:	e077      	b.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	121b      	asrs	r3, r3, #8
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004be4:	1c5a      	adds	r2, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bea:	e069      	b.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d10b      	bne.n	8004c0c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c0a:	e059      	b.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d152      	bne.n	8004cba <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004c14:	7bfb      	ldrb	r3, [r7, #15]
 8004c16:	2b22      	cmp	r3, #34	@ 0x22
 8004c18:	d10d      	bne.n	8004c36 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c28:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c34:	e044      	b.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d015      	beq.n	8004c6c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004c40:	7bfb      	ldrb	r3, [r7, #15]
 8004c42:	2b21      	cmp	r3, #33	@ 0x21
 8004c44:	d112      	bne.n	8004c6c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4a:	781a      	ldrb	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004c6a:	e029      	b.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d124      	bne.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	2b21      	cmp	r3, #33	@ 0x21
 8004c7a:	d121      	bne.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c8a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c9a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7ff fe3a 	bl	800492c <HAL_I2C_MemTxCpltCallback>
}
 8004cb8:	e002      	b.n	8004cc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f7fe ff30 	bl	8003b20 <I2C_Flush_DR>
}
 8004cc0:	bf00      	nop
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b22      	cmp	r3, #34	@ 0x22
 8004cda:	f040 80b9 	bne.w	8004e50 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2b03      	cmp	r3, #3
 8004cf0:	d921      	bls.n	8004d36 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	691a      	ldr	r2, [r3, #16]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfc:	b2d2      	uxtb	r2, r2
 8004cfe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d04:	1c5a      	adds	r2, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	f040 8096 	bne.w	8004e50 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d32:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004d34:	e08c      	b.n	8004e50 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d07f      	beq.n	8004e3e <I2C_MasterReceive_RXNE+0x176>
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d002      	beq.n	8004d4a <I2C_MasterReceive_RXNE+0x82>
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d179      	bne.n	8004e3e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f001 fb3c 	bl	80063c8 <I2C_WaitOnSTOPRequestThroughIT>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d14c      	bne.n	8004df0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d64:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d74:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b40      	cmp	r3, #64	@ 0x40
 8004dae:	d10a      	bne.n	8004dc6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7ff fdbd 	bl	800493e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dc4:	e044      	b.n	8004e50 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	d002      	beq.n	8004dda <I2C_MasterReceive_RXNE+0x112>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2b20      	cmp	r3, #32
 8004dd8:	d103      	bne.n	8004de2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	631a      	str	r2, [r3, #48]	@ 0x30
 8004de0:	e002      	b.n	8004de8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2212      	movs	r2, #18
 8004de6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f7ff fd6e 	bl	80048ca <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dee:	e02f      	b.n	8004e50 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685a      	ldr	r2, [r3, #4]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dfe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	691a      	ldr	r2, [r3, #16]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e12:	1c5a      	adds	r2, r3, #1
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7ff fd8a 	bl	8004950 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e3c:	e008      	b.n	8004e50 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e4c:	605a      	str	r2, [r3, #4]
}
 8004e4e:	e7ff      	b.n	8004e50 <I2C_MasterReceive_RXNE+0x188>
 8004e50:	bf00      	nop
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e64:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d11b      	bne.n	8004ea8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e7e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691a      	ldr	r2, [r3, #16]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	1c5a      	adds	r2, r3, #1
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004ea6:	e0c4      	b.n	8005032 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d129      	bne.n	8004f06 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2b04      	cmp	r3, #4
 8004ec6:	d00a      	beq.n	8004ede <I2C_MasterReceive_BTF+0x86>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d007      	beq.n	8004ede <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004edc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	691a      	ldr	r2, [r3, #16]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	3b01      	subs	r3, #1
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004f04:	e095      	b.n	8005032 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d17d      	bne.n	800500c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d002      	beq.n	8004f1c <I2C_MasterReceive_BTF+0xc4>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2b10      	cmp	r3, #16
 8004f1a:	d108      	bne.n	8004f2e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f2a:	601a      	str	r2, [r3, #0]
 8004f2c:	e016      	b.n	8004f5c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d002      	beq.n	8004f3a <I2C_MasterReceive_BTF+0xe2>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d108      	bne.n	8004f4c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f48:	601a      	str	r2, [r3, #0]
 8004f4a:	e007      	b.n	8004f5c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f5a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691a      	ldr	r2, [r3, #16]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691a      	ldr	r2, [r3, #16]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	685a      	ldr	r2, [r3, #4]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004fb6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b40      	cmp	r3, #64	@ 0x40
 8004fca:	d10a      	bne.n	8004fe2 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7ff fcaf 	bl	800493e <HAL_I2C_MemRxCpltCallback>
}
 8004fe0:	e027      	b.n	8005032 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d002      	beq.n	8004ff6 <I2C_MasterReceive_BTF+0x19e>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	d103      	bne.n	8004ffe <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ffc:	e002      	b.n	8005004 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2212      	movs	r2, #18
 8005002:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f7ff fc60 	bl	80048ca <HAL_I2C_MasterRxCpltCallback>
}
 800500a:	e012      	b.n	8005032 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	691a      	ldr	r2, [r3, #16]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	1c5a      	adds	r2, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005032:	bf00      	nop
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800503a:	b480      	push	{r7}
 800503c:	b083      	sub	sp, #12
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2b40      	cmp	r3, #64	@ 0x40
 800504c:	d117      	bne.n	800507e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005052:	2b00      	cmp	r3, #0
 8005054:	d109      	bne.n	800506a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505a:	b2db      	uxtb	r3, r3
 800505c:	461a      	mov	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005066:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005068:	e067      	b.n	800513a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506e:	b2db      	uxtb	r3, r3
 8005070:	f043 0301 	orr.w	r3, r3, #1
 8005074:	b2da      	uxtb	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	611a      	str	r2, [r3, #16]
}
 800507c:	e05d      	b.n	800513a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005086:	d133      	bne.n	80050f0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b21      	cmp	r3, #33	@ 0x21
 8005092:	d109      	bne.n	80050a8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005098:	b2db      	uxtb	r3, r3
 800509a:	461a      	mov	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050a4:	611a      	str	r2, [r3, #16]
 80050a6:	e008      	b.n	80050ba <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d004      	beq.n	80050cc <I2C_Master_SB+0x92>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d108      	bne.n	80050de <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d032      	beq.n	800513a <I2C_Master_SB+0x100>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d02d      	beq.n	800513a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050ec:	605a      	str	r2, [r3, #4]
}
 80050ee:	e024      	b.n	800513a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d10e      	bne.n	8005116 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	11db      	asrs	r3, r3, #7
 8005100:	b2db      	uxtb	r3, r3
 8005102:	f003 0306 	and.w	r3, r3, #6
 8005106:	b2db      	uxtb	r3, r3
 8005108:	f063 030f 	orn	r3, r3, #15
 800510c:	b2da      	uxtb	r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	611a      	str	r2, [r3, #16]
}
 8005114:	e011      	b.n	800513a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800511a:	2b01      	cmp	r3, #1
 800511c:	d10d      	bne.n	800513a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005122:	b29b      	uxth	r3, r3
 8005124:	11db      	asrs	r3, r3, #7
 8005126:	b2db      	uxtb	r3, r3
 8005128:	f003 0306 	and.w	r3, r3, #6
 800512c:	b2db      	uxtb	r3, r3
 800512e:	f063 030e 	orn	r3, r3, #14
 8005132:	b2da      	uxtb	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	611a      	str	r2, [r3, #16]
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr

08005144 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005150:	b2da      	uxtb	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800515c:	2b00      	cmp	r3, #0
 800515e:	d004      	beq.n	800516a <I2C_Master_ADD10+0x26>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005166:	2b00      	cmp	r3, #0
 8005168:	d108      	bne.n	800517c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00c      	beq.n	800518c <I2C_Master_ADD10+0x48>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005178:	2b00      	cmp	r3, #0
 800517a:	d007      	beq.n	800518c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800518a:	605a      	str	r2, [r3, #4]
  }
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	bc80      	pop	{r7}
 8005194:	4770      	bx	lr

08005196 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005196:	b480      	push	{r7}
 8005198:	b091      	sub	sp, #68	@ 0x44
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b22      	cmp	r3, #34	@ 0x22
 80051be:	f040 8174 	bne.w	80054aa <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10f      	bne.n	80051ea <I2C_Master_ADDR+0x54>
 80051ca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051ce:	2b40      	cmp	r3, #64	@ 0x40
 80051d0:	d10b      	bne.n	80051ea <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051d2:	2300      	movs	r3, #0
 80051d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	695b      	ldr	r3, [r3, #20]
 80051dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80051e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e8:	e16b      	b.n	80054c2 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d11d      	bne.n	800522e <I2C_Master_ADDR+0x98>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051fa:	d118      	bne.n	800522e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fc:	2300      	movs	r3, #0
 80051fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005220:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	651a      	str	r2, [r3, #80]	@ 0x50
 800522c:	e149      	b.n	80054c2 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005232:	b29b      	uxth	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d113      	bne.n	8005260 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005238:	2300      	movs	r3, #0
 800523a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	e120      	b.n	80054a2 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b01      	cmp	r3, #1
 8005268:	f040 808a 	bne.w	8005380 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800526c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800526e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005272:	d137      	bne.n	80052e4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005282:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800528e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005292:	d113      	bne.n	80052bc <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052a2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052a4:	2300      	movs	r3, #0
 80052a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ba:	e0f2      	b.n	80054a2 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052bc:	2300      	movs	r3, #0
 80052be:	623b      	str	r3, [r7, #32]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	623b      	str	r3, [r7, #32]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	623b      	str	r3, [r7, #32]
 80052d0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052e0:	601a      	str	r2, [r3, #0]
 80052e2:	e0de      	b.n	80054a2 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80052e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052e6:	2b08      	cmp	r3, #8
 80052e8:	d02e      	beq.n	8005348 <I2C_Master_ADDR+0x1b2>
 80052ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ec:	2b20      	cmp	r3, #32
 80052ee:	d02b      	beq.n	8005348 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80052f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f2:	2b12      	cmp	r3, #18
 80052f4:	d102      	bne.n	80052fc <I2C_Master_ADDR+0x166>
 80052f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d125      	bne.n	8005348 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80052fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052fe:	2b04      	cmp	r3, #4
 8005300:	d00e      	beq.n	8005320 <I2C_Master_ADDR+0x18a>
 8005302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005304:	2b02      	cmp	r3, #2
 8005306:	d00b      	beq.n	8005320 <I2C_Master_ADDR+0x18a>
 8005308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530a:	2b10      	cmp	r3, #16
 800530c:	d008      	beq.n	8005320 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	e007      	b.n	8005330 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800532e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005330:	2300      	movs	r3, #0
 8005332:	61fb      	str	r3, [r7, #28]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	61fb      	str	r3, [r7, #28]
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	e0ac      	b.n	80054a2 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005356:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005358:	2300      	movs	r3, #0
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	61bb      	str	r3, [r7, #24]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	61bb      	str	r3, [r7, #24]
 800536c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	e090      	b.n	80054a2 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005384:	b29b      	uxth	r3, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d158      	bne.n	800543c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800538a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538c:	2b04      	cmp	r3, #4
 800538e:	d021      	beq.n	80053d4 <I2C_Master_ADDR+0x23e>
 8005390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005392:	2b02      	cmp	r3, #2
 8005394:	d01e      	beq.n	80053d4 <I2C_Master_ADDR+0x23e>
 8005396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005398:	2b10      	cmp	r3, #16
 800539a:	d01b      	beq.n	80053d4 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053aa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	617b      	str	r3, [r7, #20]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	617b      	str	r3, [r7, #20]
 80053c0:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	e012      	b.n	80053fa <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053e2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053e4:	2300      	movs	r3, #0
 80053e6:	613b      	str	r3, [r7, #16]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	613b      	str	r3, [r7, #16]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	613b      	str	r3, [r7, #16]
 80053f8:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005404:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005408:	d14b      	bne.n	80054a2 <I2C_Master_ADDR+0x30c>
 800540a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800540c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005410:	d00b      	beq.n	800542a <I2C_Master_ADDR+0x294>
 8005412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005414:	2b01      	cmp	r3, #1
 8005416:	d008      	beq.n	800542a <I2C_Master_ADDR+0x294>
 8005418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541a:	2b08      	cmp	r3, #8
 800541c:	d005      	beq.n	800542a <I2C_Master_ADDR+0x294>
 800541e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005420:	2b10      	cmp	r3, #16
 8005422:	d002      	beq.n	800542a <I2C_Master_ADDR+0x294>
 8005424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005426:	2b20      	cmp	r3, #32
 8005428:	d13b      	bne.n	80054a2 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685a      	ldr	r2, [r3, #4]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005438:	605a      	str	r2, [r3, #4]
 800543a:	e032      	b.n	80054a2 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800544a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005456:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800545a:	d117      	bne.n	800548c <I2C_Master_ADDR+0x2f6>
 800545c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005462:	d00b      	beq.n	800547c <I2C_Master_ADDR+0x2e6>
 8005464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005466:	2b01      	cmp	r3, #1
 8005468:	d008      	beq.n	800547c <I2C_Master_ADDR+0x2e6>
 800546a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800546c:	2b08      	cmp	r3, #8
 800546e:	d005      	beq.n	800547c <I2C_Master_ADDR+0x2e6>
 8005470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005472:	2b10      	cmp	r3, #16
 8005474:	d002      	beq.n	800547c <I2C_Master_ADDR+0x2e6>
 8005476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005478:	2b20      	cmp	r3, #32
 800547a:	d107      	bne.n	800548c <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800548a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800548c:	2300      	movs	r3, #0
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80054a8:	e00b      	b.n	80054c2 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054aa:	2300      	movs	r3, #0
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	60bb      	str	r3, [r7, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	60bb      	str	r3, [r7, #8]
 80054be:	68bb      	ldr	r3, [r7, #8]
}
 80054c0:	e7ff      	b.n	80054c2 <I2C_Master_ADDR+0x32c>
 80054c2:	bf00      	nop
 80054c4:	3744      	adds	r7, #68	@ 0x44
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr

080054cc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054da:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d02b      	beq.n	800553e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ea:	781a      	ldrb	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	1c5a      	adds	r2, r3, #1
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005500:	b29b      	uxth	r3, r3
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800550e:	b29b      	uxth	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d114      	bne.n	800553e <I2C_SlaveTransmit_TXE+0x72>
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	2b29      	cmp	r3, #41	@ 0x29
 8005518:	d111      	bne.n	800553e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005528:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2221      	movs	r2, #33	@ 0x21
 800552e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2228      	movs	r2, #40	@ 0x28
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff f9cf 	bl	80048dc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800553e:	bf00      	nop
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005546:	b480      	push	{r7}
 8005548:	b083      	sub	sp, #12
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005552:	b29b      	uxth	r3, r3
 8005554:	2b00      	cmp	r3, #0
 8005556:	d011      	beq.n	800557c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555c:	781a      	ldrb	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005572:	b29b      	uxth	r3, r3
 8005574:	3b01      	subs	r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	bc80      	pop	{r7}
 8005584:	4770      	bx	lr

08005586 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005594:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800559a:	b29b      	uxth	r3, r3
 800559c:	2b00      	cmp	r3, #0
 800559e:	d02c      	beq.n	80055fa <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	691a      	ldr	r2, [r3, #16]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055aa:	b2d2      	uxtb	r2, r2
 80055ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d114      	bne.n	80055fa <I2C_SlaveReceive_RXNE+0x74>
 80055d0:	7bfb      	ldrb	r3, [r7, #15]
 80055d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80055d4:	d111      	bne.n	80055fa <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055e4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2222      	movs	r2, #34	@ 0x22
 80055ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2228      	movs	r2, #40	@ 0x28
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7ff f97a 	bl	80048ee <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80055fa:	bf00      	nop
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800560e:	b29b      	uxth	r3, r3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d012      	beq.n	800563a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005626:	1c5a      	adds	r2, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29a      	uxth	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800564e:	2300      	movs	r3, #0
 8005650:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005658:	b2db      	uxtb	r3, r3
 800565a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800565e:	2b28      	cmp	r3, #40	@ 0x28
 8005660:	d127      	bne.n	80056b2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005670:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	089b      	lsrs	r3, r3, #2
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800567e:	2301      	movs	r3, #1
 8005680:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	09db      	lsrs	r3, r3, #7
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d103      	bne.n	8005696 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	81bb      	strh	r3, [r7, #12]
 8005694:	e002      	b.n	800569c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80056a4:	89ba      	ldrh	r2, [r7, #12]
 80056a6:	7bfb      	ldrb	r3, [r7, #15]
 80056a8:	4619      	mov	r1, r3
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7ff f928 	bl	8004900 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80056b0:	e00e      	b.n	80056d0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056b2:	2300      	movs	r3, #0
 80056b4:	60bb      	str	r3, [r7, #8]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	695b      	ldr	r3, [r3, #20]
 80056bc:	60bb      	str	r3, [r7, #8]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	60bb      	str	r3, [r7, #8]
 80056c6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80056d0:	bf00      	nop
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056e6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056f6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80056f8:	2300      	movs	r3, #0
 80056fa:	60bb      	str	r3, [r7, #8]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	60bb      	str	r3, [r7, #8]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]
 8005714:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005724:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005730:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005734:	d172      	bne.n	800581c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005736:	7bfb      	ldrb	r3, [r7, #15]
 8005738:	2b22      	cmp	r3, #34	@ 0x22
 800573a:	d002      	beq.n	8005742 <I2C_Slave_STOPF+0x6a>
 800573c:	7bfb      	ldrb	r3, [r7, #15]
 800573e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005740:	d135      	bne.n	80057ae <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	b29a      	uxth	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005754:	b29b      	uxth	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	d005      	beq.n	8005766 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	f043 0204 	orr.w	r2, r3, #4
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005774:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577a:	4618      	mov	r0, r3
 800577c:	f7fd feb0 	bl	80034e0 <HAL_DMA_GetState>
 8005780:	4603      	mov	r3, r0
 8005782:	2b01      	cmp	r3, #1
 8005784:	d049      	beq.n	800581a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578a:	4a69      	ldr	r2, [pc, #420]	@ (8005930 <I2C_Slave_STOPF+0x258>)
 800578c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005792:	4618      	mov	r0, r3
 8005794:	f7fd fe2c 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d03d      	beq.n	800581a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80057a8:	4610      	mov	r0, r2
 80057aa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057ac:	e035      	b.n	800581a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d005      	beq.n	80057d2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ca:	f043 0204 	orr.w	r2, r3, #4
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057e0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7fd fe7a 	bl	80034e0 <HAL_DMA_GetState>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d014      	beq.n	800581c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f6:	4a4e      	ldr	r2, [pc, #312]	@ (8005930 <I2C_Slave_STOPF+0x258>)
 80057f8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057fe:	4618      	mov	r0, r3
 8005800:	f7fd fdf6 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d008      	beq.n	800581c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005814:	4610      	mov	r0, r2
 8005816:	4798      	blx	r3
 8005818:	e000      	b.n	800581c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800581a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005820:	b29b      	uxth	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d03e      	beq.n	80058a4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	2b04      	cmp	r3, #4
 8005832:	d112      	bne.n	800585a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691a      	ldr	r2, [r3, #16]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005846:	1c5a      	adds	r2, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005850:	b29b      	uxth	r3, r3
 8005852:	3b01      	subs	r3, #1
 8005854:	b29a      	uxth	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005864:	2b40      	cmp	r3, #64	@ 0x40
 8005866:	d112      	bne.n	800588e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691a      	ldr	r2, [r3, #16]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587a:	1c5a      	adds	r2, r3, #1
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005884:	b29b      	uxth	r3, r3
 8005886:	3b01      	subs	r3, #1
 8005888:	b29a      	uxth	r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005892:	b29b      	uxth	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	d005      	beq.n	80058a4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589c:	f043 0204 	orr.w	r2, r3, #4
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d003      	beq.n	80058b4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 f8b7 	bl	8005a20 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80058b2:	e039      	b.n	8005928 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80058b8:	d109      	bne.n	80058ce <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2228      	movs	r2, #40	@ 0x28
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f7ff f810 	bl	80048ee <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b28      	cmp	r3, #40	@ 0x28
 80058d8:	d111      	bne.n	80058fe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a15      	ldr	r2, [pc, #84]	@ (8005934 <I2C_Slave_STOPF+0x25c>)
 80058de:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7ff f80f 	bl	800491a <HAL_I2C_ListenCpltCallback>
}
 80058fc:	e014      	b.n	8005928 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005902:	2b22      	cmp	r3, #34	@ 0x22
 8005904:	d002      	beq.n	800590c <I2C_Slave_STOPF+0x234>
 8005906:	7bfb      	ldrb	r3, [r7, #15]
 8005908:	2b22      	cmp	r3, #34	@ 0x22
 800590a:	d10d      	bne.n	8005928 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2220      	movs	r2, #32
 8005916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f7fe ffe3 	bl	80048ee <HAL_I2C_SlaveRxCpltCallback>
}
 8005928:	bf00      	nop
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	08005f25 	.word	0x08005f25
 8005934:	ffff0000 	.word	0xffff0000

08005938 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005946:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	2b08      	cmp	r3, #8
 8005952:	d002      	beq.n	800595a <I2C_Slave_AF+0x22>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b20      	cmp	r3, #32
 8005958:	d129      	bne.n	80059ae <I2C_Slave_AF+0x76>
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	2b28      	cmp	r3, #40	@ 0x28
 800595e:	d126      	bne.n	80059ae <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a2e      	ldr	r2, [pc, #184]	@ (8005a1c <I2C_Slave_AF+0xe4>)
 8005964:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005974:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800597e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800598e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2220      	movs	r2, #32
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7fe ffb7 	bl	800491a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80059ac:	e031      	b.n	8005a12 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	2b21      	cmp	r3, #33	@ 0x21
 80059b2:	d129      	bne.n	8005a08 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a19      	ldr	r2, [pc, #100]	@ (8005a1c <I2C_Slave_AF+0xe4>)
 80059b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2221      	movs	r2, #33	@ 0x21
 80059be:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2220      	movs	r2, #32
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80059de:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059f8:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7fe f890 	bl	8003b20 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7fe ff6b 	bl	80048dc <HAL_I2C_SlaveTxCpltCallback>
}
 8005a06:	e004      	b.n	8005a12 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a10:	615a      	str	r2, [r3, #20]
}
 8005a12:	bf00      	nop
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	ffff0000 	.word	0xffff0000

08005a20 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a2e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a36:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a38:	7bbb      	ldrb	r3, [r7, #14]
 8005a3a:	2b10      	cmp	r3, #16
 8005a3c:	d002      	beq.n	8005a44 <I2C_ITError+0x24>
 8005a3e:	7bbb      	ldrb	r3, [r7, #14]
 8005a40:	2b40      	cmp	r3, #64	@ 0x40
 8005a42:	d10a      	bne.n	8005a5a <I2C_ITError+0x3a>
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
 8005a46:	2b22      	cmp	r3, #34	@ 0x22
 8005a48:	d107      	bne.n	8005a5a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a58:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a5a:	7bfb      	ldrb	r3, [r7, #15]
 8005a5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a60:	2b28      	cmp	r3, #40	@ 0x28
 8005a62:	d107      	bne.n	8005a74 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2228      	movs	r2, #40	@ 0x28
 8005a6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005a72:	e015      	b.n	8005aa0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a82:	d00a      	beq.n	8005a9a <I2C_ITError+0x7a>
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b60      	cmp	r3, #96	@ 0x60
 8005a88:	d007      	beq.n	8005a9a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aae:	d162      	bne.n	8005b76 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005abe:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ac4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d020      	beq.n	8005b10 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ad2:	4a6a      	ldr	r2, [pc, #424]	@ (8005c7c <I2C_ITError+0x25c>)
 8005ad4:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fd fc88 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 8089 	beq.w	8005bfa <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f022 0201 	bic.w	r2, r2, #1
 8005af6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2220      	movs	r2, #32
 8005afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	4798      	blx	r3
 8005b0e:	e074      	b.n	8005bfa <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b14:	4a59      	ldr	r2, [pc, #356]	@ (8005c7c <I2C_ITError+0x25c>)
 8005b16:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7fd fc67 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d068      	beq.n	8005bfa <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b32:	2b40      	cmp	r3, #64	@ 0x40
 8005b34:	d10b      	bne.n	8005b4e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	b2d2      	uxtb	r2, r2
 8005b42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b48:	1c5a      	adds	r2, r3, #1
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 0201 	bic.w	r2, r2, #1
 8005b5c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005b70:	4610      	mov	r0, r2
 8005b72:	4798      	blx	r3
 8005b74:	e041      	b.n	8005bfa <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b60      	cmp	r3, #96	@ 0x60
 8005b80:	d125      	bne.n	8005bce <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2220      	movs	r2, #32
 8005b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b9a:	2b40      	cmp	r3, #64	@ 0x40
 8005b9c:	d10b      	bne.n	8005bb6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	691a      	ldr	r2, [r3, #16]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba8:	b2d2      	uxtb	r2, r2
 8005baa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb0:	1c5a      	adds	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0201 	bic.w	r2, r2, #1
 8005bc4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7fe fecb 	bl	8004962 <HAL_I2C_AbortCpltCallback>
 8005bcc:	e015      	b.n	8005bfa <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd8:	2b40      	cmp	r3, #64	@ 0x40
 8005bda:	d10b      	bne.n	8005bf4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	691a      	ldr	r2, [r3, #16]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be6:	b2d2      	uxtb	r2, r2
 8005be8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	1c5a      	adds	r2, r3, #1
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7fe feab 	bl	8004950 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfe:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10e      	bne.n	8005c28 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d109      	bne.n	8005c28 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d104      	bne.n	8005c28 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d007      	beq.n	8005c38 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c36:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b04      	cmp	r3, #4
 8005c4a:	d113      	bne.n	8005c74 <I2C_ITError+0x254>
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	2b28      	cmp	r3, #40	@ 0x28
 8005c50:	d110      	bne.n	8005c74 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a0a      	ldr	r2, [pc, #40]	@ (8005c80 <I2C_ITError+0x260>)
 8005c56:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7fe fe53 	bl	800491a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c74:	bf00      	nop
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	08005f25 	.word	0x08005f25
 8005c80:	ffff0000 	.word	0xffff0000

08005c84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b088      	sub	sp, #32
 8005c88:	af02      	add	r7, sp, #8
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	607a      	str	r2, [r7, #4]
 8005c8e:	603b      	str	r3, [r7, #0]
 8005c90:	460b      	mov	r3, r1
 8005c92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d006      	beq.n	8005cae <I2C_MasterRequestWrite+0x2a>
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d003      	beq.n	8005cae <I2C_MasterRequestWrite+0x2a>
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005cac:	d108      	bne.n	8005cc0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	e00b      	b.n	8005cd8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc4:	2b12      	cmp	r3, #18
 8005cc6:	d107      	bne.n	8005cd8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	9300      	str	r3, [sp, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 f9c5 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00d      	beq.n	8005d0c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cfe:	d103      	bne.n	8005d08 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e035      	b.n	8005d78 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d14:	d108      	bne.n	8005d28 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d16:	897b      	ldrh	r3, [r7, #10]
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d24:	611a      	str	r2, [r3, #16]
 8005d26:	e01b      	b.n	8005d60 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005d28:	897b      	ldrh	r3, [r7, #10]
 8005d2a:	11db      	asrs	r3, r3, #7
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	f003 0306 	and.w	r3, r3, #6
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f063 030f 	orn	r3, r3, #15
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	490e      	ldr	r1, [pc, #56]	@ (8005d80 <I2C_MasterRequestWrite+0xfc>)
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f000 fa0e 	bl	8006168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e010      	b.n	8005d78 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005d56:	897b      	ldrh	r3, [r7, #10]
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	4907      	ldr	r1, [pc, #28]	@ (8005d84 <I2C_MasterRequestWrite+0x100>)
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 f9fe 	bl	8006168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	00010008 	.word	0x00010008
 8005d84:	00010002 	.word	0x00010002

08005d88 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b088      	sub	sp, #32
 8005d8c:	af02      	add	r7, sp, #8
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	607a      	str	r2, [r7, #4]
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	460b      	mov	r3, r1
 8005d96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005dac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d006      	beq.n	8005dc2 <I2C_MasterRequestRead+0x3a>
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d003      	beq.n	8005dc2 <I2C_MasterRequestRead+0x3a>
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005dc0:	d108      	bne.n	8005dd4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005dd0:	601a      	str	r2, [r3, #0]
 8005dd2:	e00b      	b.n	8005dec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dd8:	2b11      	cmp	r3, #17
 8005dda:	d107      	bne.n	8005dec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005dea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 f93b 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00d      	beq.n	8005e20 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e12:	d103      	bne.n	8005e1c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e1a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e079      	b.n	8005f14 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	691b      	ldr	r3, [r3, #16]
 8005e24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e28:	d108      	bne.n	8005e3c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005e2a:	897b      	ldrh	r3, [r7, #10]
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	f043 0301 	orr.w	r3, r3, #1
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	611a      	str	r2, [r3, #16]
 8005e3a:	e05f      	b.n	8005efc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005e3c:	897b      	ldrh	r3, [r7, #10]
 8005e3e:	11db      	asrs	r3, r3, #7
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	f003 0306 	and.w	r3, r3, #6
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	f063 030f 	orn	r3, r3, #15
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	4930      	ldr	r1, [pc, #192]	@ (8005f1c <I2C_MasterRequestRead+0x194>)
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f984 	bl	8006168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e054      	b.n	8005f14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005e6a:	897b      	ldrh	r3, [r7, #10]
 8005e6c:	b2da      	uxtb	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	4929      	ldr	r1, [pc, #164]	@ (8005f20 <I2C_MasterRequestRead+0x198>)
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f000 f974 	bl	8006168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e044      	b.n	8005f14 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	613b      	str	r3, [r7, #16]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	613b      	str	r3, [r7, #16]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005eae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f8d9 	bl	8006074 <I2C_WaitOnFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00d      	beq.n	8005ee4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ed6:	d103      	bne.n	8005ee0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ede:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e017      	b.n	8005f14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005ee4:	897b      	ldrh	r3, [r7, #10]
 8005ee6:	11db      	asrs	r3, r3, #7
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	f003 0306 	and.w	r3, r3, #6
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	f063 030e 	orn	r3, r3, #14
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	4907      	ldr	r1, [pc, #28]	@ (8005f20 <I2C_MasterRequestRead+0x198>)
 8005f02:	68f8      	ldr	r0, [r7, #12]
 8005f04:	f000 f930 	bl	8006168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	00010008 	.word	0x00010008
 8005f20:	00010002 	.word	0x00010002

08005f24 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f34:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800606c <I2C_DMAAbort+0x148>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	08db      	lsrs	r3, r3, #3
 8005f44:	4a4a      	ldr	r2, [pc, #296]	@ (8006070 <I2C_DMAAbort+0x14c>)
 8005f46:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4a:	0a1a      	lsrs	r2, r3, #8
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	00da      	lsls	r2, r3, #3
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f62:	f043 0220 	orr.w	r2, r3, #32
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005f6a:	e00a      	b.n	8005f82 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f80:	d0ea      	beq.n	8005f58 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d003      	beq.n	8005f92 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f8e:	2200      	movs	r2, #0
 8005f90:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fb0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d003      	beq.n	8005fc8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d003      	beq.n	8005fd8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f022 0201 	bic.w	r2, r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b60      	cmp	r3, #96	@ 0x60
 8005ff2:	d10e      	bne.n	8006012 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2200      	movs	r2, #0
 8006008:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800600a:	6978      	ldr	r0, [r7, #20]
 800600c:	f7fe fca9 	bl	8004962 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006010:	e027      	b.n	8006062 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006012:	7cfb      	ldrb	r3, [r7, #19]
 8006014:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006018:	2b28      	cmp	r3, #40	@ 0x28
 800601a:	d117      	bne.n	800604c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800603a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	2200      	movs	r2, #0
 8006040:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	2228      	movs	r2, #40	@ 0x28
 8006046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800604a:	e007      	b.n	800605c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	2220      	movs	r2, #32
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800605c:	6978      	ldr	r0, [r7, #20]
 800605e:	f7fe fc77 	bl	8004950 <HAL_I2C_ErrorCallback>
}
 8006062:	bf00      	nop
 8006064:	3718      	adds	r7, #24
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	20000004 	.word	0x20000004
 8006070:	14f8b589 	.word	0x14f8b589

08006074 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	4613      	mov	r3, r2
 8006082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006084:	e048      	b.n	8006118 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608c:	d044      	beq.n	8006118 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800608e:	f7fd f839 	bl	8003104 <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	429a      	cmp	r2, r3
 800609c:	d302      	bcc.n	80060a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d139      	bne.n	8006118 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	0c1b      	lsrs	r3, r3, #16
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d10d      	bne.n	80060ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	695b      	ldr	r3, [r3, #20]
 80060b4:	43da      	mvns	r2, r3
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	e00c      	b.n	80060e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	43da      	mvns	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	4013      	ands	r3, r2
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	2b00      	cmp	r3, #0
 80060da:	bf0c      	ite	eq
 80060dc:	2301      	moveq	r3, #1
 80060de:	2300      	movne	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	461a      	mov	r2, r3
 80060e4:	79fb      	ldrb	r3, [r7, #7]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d116      	bne.n	8006118 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006104:	f043 0220 	orr.w	r2, r3, #32
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e023      	b.n	8006160 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	0c1b      	lsrs	r3, r3, #16
 800611c:	b2db      	uxtb	r3, r3
 800611e:	2b01      	cmp	r3, #1
 8006120:	d10d      	bne.n	800613e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	43da      	mvns	r2, r3
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	4013      	ands	r3, r2
 800612e:	b29b      	uxth	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	bf0c      	ite	eq
 8006134:	2301      	moveq	r3, #1
 8006136:	2300      	movne	r3, #0
 8006138:	b2db      	uxtb	r3, r3
 800613a:	461a      	mov	r2, r3
 800613c:	e00c      	b.n	8006158 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	43da      	mvns	r2, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	4013      	ands	r3, r2
 800614a:	b29b      	uxth	r3, r3
 800614c:	2b00      	cmp	r3, #0
 800614e:	bf0c      	ite	eq
 8006150:	2301      	moveq	r3, #1
 8006152:	2300      	movne	r3, #0
 8006154:	b2db      	uxtb	r3, r3
 8006156:	461a      	mov	r2, r3
 8006158:	79fb      	ldrb	r3, [r7, #7]
 800615a:	429a      	cmp	r2, r3
 800615c:	d093      	beq.n	8006086 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
 8006174:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006176:	e071      	b.n	800625c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006186:	d123      	bne.n	80061d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006196:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80061a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2220      	movs	r2, #32
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061bc:	f043 0204 	orr.w	r2, r3, #4
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e067      	b.n	80062a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d6:	d041      	beq.n	800625c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d8:	f7fc ff94 	bl	8003104 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d302      	bcc.n	80061ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d136      	bne.n	800625c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	0c1b      	lsrs	r3, r3, #16
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d10c      	bne.n	8006212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	43da      	mvns	r2, r3
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	4013      	ands	r3, r2
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	bf14      	ite	ne
 800620a:	2301      	movne	r3, #1
 800620c:	2300      	moveq	r3, #0
 800620e:	b2db      	uxtb	r3, r3
 8006210:	e00b      	b.n	800622a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	43da      	mvns	r2, r3
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	4013      	ands	r3, r2
 800621e:	b29b      	uxth	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	bf14      	ite	ne
 8006224:	2301      	movne	r3, #1
 8006226:	2300      	moveq	r3, #0
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d016      	beq.n	800625c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2220      	movs	r2, #32
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006248:	f043 0220 	orr.w	r2, r3, #32
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e021      	b.n	80062a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	0c1b      	lsrs	r3, r3, #16
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b01      	cmp	r3, #1
 8006264:	d10c      	bne.n	8006280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	43da      	mvns	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	4013      	ands	r3, r2
 8006272:	b29b      	uxth	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	bf14      	ite	ne
 8006278:	2301      	movne	r3, #1
 800627a:	2300      	moveq	r3, #0
 800627c:	b2db      	uxtb	r3, r3
 800627e:	e00b      	b.n	8006298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	43da      	mvns	r2, r3
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4013      	ands	r3, r2
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	bf14      	ite	ne
 8006292:	2301      	movne	r3, #1
 8006294:	2300      	moveq	r3, #0
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	f47f af6d 	bne.w	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062b4:	e034      	b.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 f915 	bl	80064e6 <I2C_IsAcknowledgeFailed>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e034      	b.n	8006330 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062cc:	d028      	beq.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ce:	f7fc ff19 	bl	8003104 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d302      	bcc.n	80062e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d11d      	bne.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ee:	2b80      	cmp	r3, #128	@ 0x80
 80062f0:	d016      	beq.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2220      	movs	r2, #32
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630c:	f043 0220 	orr.w	r2, r3, #32
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e007      	b.n	8006330 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800632a:	2b80      	cmp	r3, #128	@ 0x80
 800632c:	d1c3      	bne.n	80062b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006344:	e034      	b.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f000 f8cd 	bl	80064e6 <I2C_IsAcknowledgeFailed>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d001      	beq.n	8006356 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e034      	b.n	80063c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635c:	d028      	beq.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800635e:	f7fc fed1 	bl	8003104 <HAL_GetTick>
 8006362:	4602      	mov	r2, r0
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	429a      	cmp	r2, r3
 800636c:	d302      	bcc.n	8006374 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d11d      	bne.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	f003 0304 	and.w	r3, r3, #4
 800637e:	2b04      	cmp	r3, #4
 8006380:	d016      	beq.n	80063b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639c:	f043 0220 	orr.w	r2, r3, #32
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e007      	b.n	80063c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d1c3      	bne.n	8006346 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80063d4:	4b13      	ldr	r3, [pc, #76]	@ (8006424 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	08db      	lsrs	r3, r3, #3
 80063da:	4a13      	ldr	r2, [pc, #76]	@ (8006428 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80063dc:	fba2 2303 	umull	r2, r3, r2, r3
 80063e0:	0a1a      	lsrs	r2, r3, #8
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	3b01      	subs	r3, #1
 80063ee:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d107      	bne.n	8006406 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fa:	f043 0220 	orr.w	r2, r3, #32
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e008      	b.n	8006418 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006414:	d0e9      	beq.n	80063ea <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006416:	2300      	movs	r3, #0
}
 8006418:	4618      	mov	r0, r3
 800641a:	3714      	adds	r7, #20
 800641c:	46bd      	mov	sp, r7
 800641e:	bc80      	pop	{r7}
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	20000004 	.word	0x20000004
 8006428:	14f8b589 	.word	0x14f8b589

0800642c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006438:	e049      	b.n	80064ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0310 	and.w	r3, r3, #16
 8006444:	2b10      	cmp	r3, #16
 8006446:	d119      	bne.n	800647c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0210 	mvn.w	r2, #16
 8006450:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2220      	movs	r2, #32
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e030      	b.n	80064de <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800647c:	f7fc fe42 	bl	8003104 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	429a      	cmp	r2, r3
 800648a:	d302      	bcc.n	8006492 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d11d      	bne.n	80064ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	695b      	ldr	r3, [r3, #20]
 8006498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800649c:	2b40      	cmp	r3, #64	@ 0x40
 800649e:	d016      	beq.n	80064ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2220      	movs	r2, #32
 80064aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ba:	f043 0220 	orr.w	r2, r3, #32
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e007      	b.n	80064de <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064d8:	2b40      	cmp	r3, #64	@ 0x40
 80064da:	d1ae      	bne.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3710      	adds	r7, #16
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}

080064e6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80064e6:	b480      	push	{r7}
 80064e8:	b083      	sub	sp, #12
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	695b      	ldr	r3, [r3, #20]
 80064f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064fc:	d11b      	bne.n	8006536 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006506:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2220      	movs	r2, #32
 8006512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f043 0204 	orr.w	r2, r3, #4
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e000      	b.n	8006538 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	bc80      	pop	{r7}
 8006540:	4770      	bx	lr

08006542 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006552:	d103      	bne.n	800655c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800655a:	e007      	b.n	800656c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006560:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006564:	d102      	bne.n	800656c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2208      	movs	r2, #8
 800656a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	bc80      	pop	{r7}
 8006574:	4770      	bx	lr
	...

08006578 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e272      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 8087 	beq.w	80066a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006598:	4b92      	ldr	r3, [pc, #584]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f003 030c 	and.w	r3, r3, #12
 80065a0:	2b04      	cmp	r3, #4
 80065a2:	d00c      	beq.n	80065be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80065a4:	4b8f      	ldr	r3, [pc, #572]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f003 030c 	and.w	r3, r3, #12
 80065ac:	2b08      	cmp	r3, #8
 80065ae:	d112      	bne.n	80065d6 <HAL_RCC_OscConfig+0x5e>
 80065b0:	4b8c      	ldr	r3, [pc, #560]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065bc:	d10b      	bne.n	80065d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065be:	4b89      	ldr	r3, [pc, #548]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d06c      	beq.n	80066a4 <HAL_RCC_OscConfig+0x12c>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d168      	bne.n	80066a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e24c      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065de:	d106      	bne.n	80065ee <HAL_RCC_OscConfig+0x76>
 80065e0:	4b80      	ldr	r3, [pc, #512]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a7f      	ldr	r2, [pc, #508]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065ea:	6013      	str	r3, [r2, #0]
 80065ec:	e02e      	b.n	800664c <HAL_RCC_OscConfig+0xd4>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10c      	bne.n	8006610 <HAL_RCC_OscConfig+0x98>
 80065f6:	4b7b      	ldr	r3, [pc, #492]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a7a      	ldr	r2, [pc, #488]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80065fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	4b78      	ldr	r3, [pc, #480]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a77      	ldr	r2, [pc, #476]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006608:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	e01d      	b.n	800664c <HAL_RCC_OscConfig+0xd4>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006618:	d10c      	bne.n	8006634 <HAL_RCC_OscConfig+0xbc>
 800661a:	4b72      	ldr	r3, [pc, #456]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a71      	ldr	r2, [pc, #452]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006620:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006624:	6013      	str	r3, [r2, #0]
 8006626:	4b6f      	ldr	r3, [pc, #444]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a6e      	ldr	r2, [pc, #440]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 800662c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006630:	6013      	str	r3, [r2, #0]
 8006632:	e00b      	b.n	800664c <HAL_RCC_OscConfig+0xd4>
 8006634:	4b6b      	ldr	r3, [pc, #428]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a6a      	ldr	r2, [pc, #424]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 800663a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800663e:	6013      	str	r3, [r2, #0]
 8006640:	4b68      	ldr	r3, [pc, #416]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a67      	ldr	r2, [pc, #412]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006646:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800664a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d013      	beq.n	800667c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006654:	f7fc fd56 	bl	8003104 <HAL_GetTick>
 8006658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800665a:	e008      	b.n	800666e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800665c:	f7fc fd52 	bl	8003104 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b64      	cmp	r3, #100	@ 0x64
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e200      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800666e:	4b5d      	ldr	r3, [pc, #372]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0f0      	beq.n	800665c <HAL_RCC_OscConfig+0xe4>
 800667a:	e014      	b.n	80066a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800667c:	f7fc fd42 	bl	8003104 <HAL_GetTick>
 8006680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006682:	e008      	b.n	8006696 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006684:	f7fc fd3e 	bl	8003104 <HAL_GetTick>
 8006688:	4602      	mov	r2, r0
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	2b64      	cmp	r3, #100	@ 0x64
 8006690:	d901      	bls.n	8006696 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e1ec      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006696:	4b53      	ldr	r3, [pc, #332]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1f0      	bne.n	8006684 <HAL_RCC_OscConfig+0x10c>
 80066a2:	e000      	b.n	80066a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d063      	beq.n	800677a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80066b2:	4b4c      	ldr	r3, [pc, #304]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f003 030c 	and.w	r3, r3, #12
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00b      	beq.n	80066d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80066be:	4b49      	ldr	r3, [pc, #292]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f003 030c 	and.w	r3, r3, #12
 80066c6:	2b08      	cmp	r3, #8
 80066c8:	d11c      	bne.n	8006704 <HAL_RCC_OscConfig+0x18c>
 80066ca:	4b46      	ldr	r3, [pc, #280]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d116      	bne.n	8006704 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066d6:	4b43      	ldr	r3, [pc, #268]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d005      	beq.n	80066ee <HAL_RCC_OscConfig+0x176>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d001      	beq.n	80066ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e1c0      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066ee:	4b3d      	ldr	r3, [pc, #244]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	00db      	lsls	r3, r3, #3
 80066fc:	4939      	ldr	r1, [pc, #228]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006702:	e03a      	b.n	800677a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d020      	beq.n	800674e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800670c:	4b36      	ldr	r3, [pc, #216]	@ (80067e8 <HAL_RCC_OscConfig+0x270>)
 800670e:	2201      	movs	r2, #1
 8006710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006712:	f7fc fcf7 	bl	8003104 <HAL_GetTick>
 8006716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006718:	e008      	b.n	800672c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800671a:	f7fc fcf3 	bl	8003104 <HAL_GetTick>
 800671e:	4602      	mov	r2, r0
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	2b02      	cmp	r3, #2
 8006726:	d901      	bls.n	800672c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	e1a1      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800672c:	4b2d      	ldr	r3, [pc, #180]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0302 	and.w	r3, r3, #2
 8006734:	2b00      	cmp	r3, #0
 8006736:	d0f0      	beq.n	800671a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006738:	4b2a      	ldr	r3, [pc, #168]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	695b      	ldr	r3, [r3, #20]
 8006744:	00db      	lsls	r3, r3, #3
 8006746:	4927      	ldr	r1, [pc, #156]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006748:	4313      	orrs	r3, r2
 800674a:	600b      	str	r3, [r1, #0]
 800674c:	e015      	b.n	800677a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800674e:	4b26      	ldr	r3, [pc, #152]	@ (80067e8 <HAL_RCC_OscConfig+0x270>)
 8006750:	2200      	movs	r2, #0
 8006752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006754:	f7fc fcd6 	bl	8003104 <HAL_GetTick>
 8006758:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800675a:	e008      	b.n	800676e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800675c:	f7fc fcd2 	bl	8003104 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d901      	bls.n	800676e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e180      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800676e:	4b1d      	ldr	r3, [pc, #116]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0302 	and.w	r3, r3, #2
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1f0      	bne.n	800675c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b00      	cmp	r3, #0
 8006784:	d03a      	beq.n	80067fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d019      	beq.n	80067c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800678e:	4b17      	ldr	r3, [pc, #92]	@ (80067ec <HAL_RCC_OscConfig+0x274>)
 8006790:	2201      	movs	r2, #1
 8006792:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006794:	f7fc fcb6 	bl	8003104 <HAL_GetTick>
 8006798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800679a:	e008      	b.n	80067ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800679c:	f7fc fcb2 	bl	8003104 <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	2b02      	cmp	r3, #2
 80067a8:	d901      	bls.n	80067ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e160      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067ae:	4b0d      	ldr	r3, [pc, #52]	@ (80067e4 <HAL_RCC_OscConfig+0x26c>)
 80067b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0f0      	beq.n	800679c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80067ba:	2001      	movs	r0, #1
 80067bc:	f000 face 	bl	8006d5c <RCC_Delay>
 80067c0:	e01c      	b.n	80067fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067c2:	4b0a      	ldr	r3, [pc, #40]	@ (80067ec <HAL_RCC_OscConfig+0x274>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067c8:	f7fc fc9c 	bl	8003104 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067ce:	e00f      	b.n	80067f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067d0:	f7fc fc98 	bl	8003104 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d908      	bls.n	80067f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e146      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
 80067e2:	bf00      	nop
 80067e4:	40021000 	.word	0x40021000
 80067e8:	42420000 	.word	0x42420000
 80067ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067f0:	4b92      	ldr	r3, [pc, #584]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80067f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1e9      	bne.n	80067d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0304 	and.w	r3, r3, #4
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 80a6 	beq.w	8006956 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800680a:	2300      	movs	r3, #0
 800680c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800680e:	4b8b      	ldr	r3, [pc, #556]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10d      	bne.n	8006836 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800681a:	4b88      	ldr	r3, [pc, #544]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	4a87      	ldr	r2, [pc, #540]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006824:	61d3      	str	r3, [r2, #28]
 8006826:	4b85      	ldr	r3, [pc, #532]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800682e:	60bb      	str	r3, [r7, #8]
 8006830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006832:	2301      	movs	r3, #1
 8006834:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006836:	4b82      	ldr	r3, [pc, #520]	@ (8006a40 <HAL_RCC_OscConfig+0x4c8>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800683e:	2b00      	cmp	r3, #0
 8006840:	d118      	bne.n	8006874 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006842:	4b7f      	ldr	r3, [pc, #508]	@ (8006a40 <HAL_RCC_OscConfig+0x4c8>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a7e      	ldr	r2, [pc, #504]	@ (8006a40 <HAL_RCC_OscConfig+0x4c8>)
 8006848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800684c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800684e:	f7fc fc59 	bl	8003104 <HAL_GetTick>
 8006852:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006854:	e008      	b.n	8006868 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006856:	f7fc fc55 	bl	8003104 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b64      	cmp	r3, #100	@ 0x64
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e103      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006868:	4b75      	ldr	r3, [pc, #468]	@ (8006a40 <HAL_RCC_OscConfig+0x4c8>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006870:	2b00      	cmp	r3, #0
 8006872:	d0f0      	beq.n	8006856 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	2b01      	cmp	r3, #1
 800687a:	d106      	bne.n	800688a <HAL_RCC_OscConfig+0x312>
 800687c:	4b6f      	ldr	r3, [pc, #444]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	4a6e      	ldr	r2, [pc, #440]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006882:	f043 0301 	orr.w	r3, r3, #1
 8006886:	6213      	str	r3, [r2, #32]
 8006888:	e02d      	b.n	80068e6 <HAL_RCC_OscConfig+0x36e>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d10c      	bne.n	80068ac <HAL_RCC_OscConfig+0x334>
 8006892:	4b6a      	ldr	r3, [pc, #424]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	4a69      	ldr	r2, [pc, #420]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006898:	f023 0301 	bic.w	r3, r3, #1
 800689c:	6213      	str	r3, [r2, #32]
 800689e:	4b67      	ldr	r3, [pc, #412]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	4a66      	ldr	r2, [pc, #408]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068a4:	f023 0304 	bic.w	r3, r3, #4
 80068a8:	6213      	str	r3, [r2, #32]
 80068aa:	e01c      	b.n	80068e6 <HAL_RCC_OscConfig+0x36e>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	2b05      	cmp	r3, #5
 80068b2:	d10c      	bne.n	80068ce <HAL_RCC_OscConfig+0x356>
 80068b4:	4b61      	ldr	r3, [pc, #388]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068b6:	6a1b      	ldr	r3, [r3, #32]
 80068b8:	4a60      	ldr	r2, [pc, #384]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068ba:	f043 0304 	orr.w	r3, r3, #4
 80068be:	6213      	str	r3, [r2, #32]
 80068c0:	4b5e      	ldr	r3, [pc, #376]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068c2:	6a1b      	ldr	r3, [r3, #32]
 80068c4:	4a5d      	ldr	r2, [pc, #372]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068c6:	f043 0301 	orr.w	r3, r3, #1
 80068ca:	6213      	str	r3, [r2, #32]
 80068cc:	e00b      	b.n	80068e6 <HAL_RCC_OscConfig+0x36e>
 80068ce:	4b5b      	ldr	r3, [pc, #364]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	4a5a      	ldr	r2, [pc, #360]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068d4:	f023 0301 	bic.w	r3, r3, #1
 80068d8:	6213      	str	r3, [r2, #32]
 80068da:	4b58      	ldr	r3, [pc, #352]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	4a57      	ldr	r2, [pc, #348]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80068e0:	f023 0304 	bic.w	r3, r3, #4
 80068e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d015      	beq.n	800691a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068ee:	f7fc fc09 	bl	8003104 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068f4:	e00a      	b.n	800690c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068f6:	f7fc fc05 	bl	8003104 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006904:	4293      	cmp	r3, r2
 8006906:	d901      	bls.n	800690c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006908:	2303      	movs	r3, #3
 800690a:	e0b1      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800690c:	4b4b      	ldr	r3, [pc, #300]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 800690e:	6a1b      	ldr	r3, [r3, #32]
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0ee      	beq.n	80068f6 <HAL_RCC_OscConfig+0x37e>
 8006918:	e014      	b.n	8006944 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800691a:	f7fc fbf3 	bl	8003104 <HAL_GetTick>
 800691e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006920:	e00a      	b.n	8006938 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006922:	f7fc fbef 	bl	8003104 <HAL_GetTick>
 8006926:	4602      	mov	r2, r0
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006930:	4293      	cmp	r3, r2
 8006932:	d901      	bls.n	8006938 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e09b      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006938:	4b40      	ldr	r3, [pc, #256]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	f003 0302 	and.w	r3, r3, #2
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1ee      	bne.n	8006922 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006944:	7dfb      	ldrb	r3, [r7, #23]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d105      	bne.n	8006956 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800694a:	4b3c      	ldr	r3, [pc, #240]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	4a3b      	ldr	r2, [pc, #236]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006950:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006954:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	69db      	ldr	r3, [r3, #28]
 800695a:	2b00      	cmp	r3, #0
 800695c:	f000 8087 	beq.w	8006a6e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006960:	4b36      	ldr	r3, [pc, #216]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f003 030c 	and.w	r3, r3, #12
 8006968:	2b08      	cmp	r3, #8
 800696a:	d061      	beq.n	8006a30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	69db      	ldr	r3, [r3, #28]
 8006970:	2b02      	cmp	r3, #2
 8006972:	d146      	bne.n	8006a02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006974:	4b33      	ldr	r3, [pc, #204]	@ (8006a44 <HAL_RCC_OscConfig+0x4cc>)
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800697a:	f7fc fbc3 	bl	8003104 <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006982:	f7fc fbbf 	bl	8003104 <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e06d      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006994:	4b29      	ldr	r3, [pc, #164]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1f0      	bne.n	8006982 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a1b      	ldr	r3, [r3, #32]
 80069a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a8:	d108      	bne.n	80069bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80069aa:	4b24      	ldr	r3, [pc, #144]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	4921      	ldr	r1, [pc, #132]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069bc:	4b1f      	ldr	r3, [pc, #124]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a19      	ldr	r1, [r3, #32]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069cc:	430b      	orrs	r3, r1
 80069ce:	491b      	ldr	r1, [pc, #108]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006a44 <HAL_RCC_OscConfig+0x4cc>)
 80069d6:	2201      	movs	r2, #1
 80069d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069da:	f7fc fb93 	bl	8003104 <HAL_GetTick>
 80069de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80069e0:	e008      	b.n	80069f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069e2:	f7fc fb8f 	bl	8003104 <HAL_GetTick>
 80069e6:	4602      	mov	r2, r0
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	1ad3      	subs	r3, r2, r3
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d901      	bls.n	80069f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e03d      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80069f4:	4b11      	ldr	r3, [pc, #68]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0f0      	beq.n	80069e2 <HAL_RCC_OscConfig+0x46a>
 8006a00:	e035      	b.n	8006a6e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a02:	4b10      	ldr	r3, [pc, #64]	@ (8006a44 <HAL_RCC_OscConfig+0x4cc>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a08:	f7fc fb7c 	bl	8003104 <HAL_GetTick>
 8006a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a0e:	e008      	b.n	8006a22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a10:	f7fc fb78 	bl	8003104 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e026      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a22:	4b06      	ldr	r3, [pc, #24]	@ (8006a3c <HAL_RCC_OscConfig+0x4c4>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1f0      	bne.n	8006a10 <HAL_RCC_OscConfig+0x498>
 8006a2e:	e01e      	b.n	8006a6e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d107      	bne.n	8006a48 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e019      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
 8006a3c:	40021000 	.word	0x40021000
 8006a40:	40007000 	.word	0x40007000
 8006a44:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006a48:	4b0b      	ldr	r3, [pc, #44]	@ (8006a78 <HAL_RCC_OscConfig+0x500>)
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a1b      	ldr	r3, [r3, #32]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d106      	bne.n	8006a6a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d001      	beq.n	8006a6e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e000      	b.n	8006a70 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3718      	adds	r7, #24
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40021000 	.word	0x40021000

08006a7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e0d0      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a90:	4b6a      	ldr	r3, [pc, #424]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0307 	and.w	r3, r3, #7
 8006a98:	683a      	ldr	r2, [r7, #0]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d910      	bls.n	8006ac0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a9e:	4b67      	ldr	r3, [pc, #412]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f023 0207 	bic.w	r2, r3, #7
 8006aa6:	4965      	ldr	r1, [pc, #404]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aae:	4b63      	ldr	r3, [pc, #396]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	683a      	ldr	r2, [r7, #0]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d001      	beq.n	8006ac0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e0b8      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d020      	beq.n	8006b0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0304 	and.w	r3, r3, #4
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d005      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ad8:	4b59      	ldr	r3, [pc, #356]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	4a58      	ldr	r2, [pc, #352]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006ade:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006ae2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0308 	and.w	r3, r3, #8
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006af0:	4b53      	ldr	r3, [pc, #332]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	4a52      	ldr	r2, [pc, #328]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006af6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006afa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006afc:	4b50      	ldr	r3, [pc, #320]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	494d      	ldr	r1, [pc, #308]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d040      	beq.n	8006b9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d107      	bne.n	8006b32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b22:	4b47      	ldr	r3, [pc, #284]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d115      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e07f      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d107      	bne.n	8006b4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b3a:	4b41      	ldr	r3, [pc, #260]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d109      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e073      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b4a:	4b3d      	ldr	r3, [pc, #244]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e06b      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b5a:	4b39      	ldr	r3, [pc, #228]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f023 0203 	bic.w	r2, r3, #3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	4936      	ldr	r1, [pc, #216]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b6c:	f7fc faca 	bl	8003104 <HAL_GetTick>
 8006b70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b72:	e00a      	b.n	8006b8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b74:	f7fc fac6 	bl	8003104 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d901      	bls.n	8006b8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e053      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b8a:	4b2d      	ldr	r3, [pc, #180]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f003 020c 	and.w	r2, r3, #12
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d1eb      	bne.n	8006b74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b9c:	4b27      	ldr	r3, [pc, #156]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d210      	bcs.n	8006bcc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006baa:	4b24      	ldr	r3, [pc, #144]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f023 0207 	bic.w	r2, r3, #7
 8006bb2:	4922      	ldr	r1, [pc, #136]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bba:	4b20      	ldr	r3, [pc, #128]	@ (8006c3c <HAL_RCC_ClockConfig+0x1c0>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0307 	and.w	r3, r3, #7
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d001      	beq.n	8006bcc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e032      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0304 	and.w	r3, r3, #4
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d008      	beq.n	8006bea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bd8:	4b19      	ldr	r3, [pc, #100]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	4916      	ldr	r1, [pc, #88]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f003 0308 	and.w	r3, r3, #8
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d009      	beq.n	8006c0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006bf6:	4b12      	ldr	r3, [pc, #72]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	00db      	lsls	r3, r3, #3
 8006c04:	490e      	ldr	r1, [pc, #56]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c0a:	f000 f821 	bl	8006c50 <HAL_RCC_GetSysClockFreq>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	4b0b      	ldr	r3, [pc, #44]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c4>)
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	091b      	lsrs	r3, r3, #4
 8006c16:	f003 030f 	and.w	r3, r3, #15
 8006c1a:	490a      	ldr	r1, [pc, #40]	@ (8006c44 <HAL_RCC_ClockConfig+0x1c8>)
 8006c1c:	5ccb      	ldrb	r3, [r1, r3]
 8006c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c22:	4a09      	ldr	r2, [pc, #36]	@ (8006c48 <HAL_RCC_ClockConfig+0x1cc>)
 8006c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006c26:	4b09      	ldr	r3, [pc, #36]	@ (8006c4c <HAL_RCC_ClockConfig+0x1d0>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fc fa28 	bl	8003080 <HAL_InitTick>

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	40022000 	.word	0x40022000
 8006c40:	40021000 	.word	0x40021000
 8006c44:	0800c944 	.word	0x0800c944
 8006c48:	20000004 	.word	0x20000004
 8006c4c:	20000008 	.word	0x20000008

08006c50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006c56:	2300      	movs	r3, #0
 8006c58:	60fb      	str	r3, [r7, #12]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	60bb      	str	r3, [r7, #8]
 8006c5e:	2300      	movs	r3, #0
 8006c60:	617b      	str	r3, [r7, #20]
 8006c62:	2300      	movs	r3, #0
 8006c64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f003 030c 	and.w	r3, r3, #12
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	d002      	beq.n	8006c80 <HAL_RCC_GetSysClockFreq+0x30>
 8006c7a:	2b08      	cmp	r3, #8
 8006c7c:	d003      	beq.n	8006c86 <HAL_RCC_GetSysClockFreq+0x36>
 8006c7e:	e027      	b.n	8006cd0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006c80:	4b19      	ldr	r3, [pc, #100]	@ (8006ce8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006c82:	613b      	str	r3, [r7, #16]
      break;
 8006c84:	e027      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	0c9b      	lsrs	r3, r3, #18
 8006c8a:	f003 030f 	and.w	r3, r3, #15
 8006c8e:	4a17      	ldr	r2, [pc, #92]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x9c>)
 8006c90:	5cd3      	ldrb	r3, [r2, r3]
 8006c92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d010      	beq.n	8006cc0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006c9e:	4b11      	ldr	r3, [pc, #68]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	0c5b      	lsrs	r3, r3, #17
 8006ca4:	f003 0301 	and.w	r3, r3, #1
 8006ca8:	4a11      	ldr	r2, [pc, #68]	@ (8006cf0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006caa:	5cd3      	ldrb	r3, [r2, r3]
 8006cac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8006ce8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006cb2:	fb03 f202 	mul.w	r2, r3, r2
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	e004      	b.n	8006cca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8006cf4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006cc4:	fb02 f303 	mul.w	r3, r2, r3
 8006cc8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	613b      	str	r3, [r7, #16]
      break;
 8006cce:	e002      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006cd0:	4b05      	ldr	r3, [pc, #20]	@ (8006ce8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006cd2:	613b      	str	r3, [r7, #16]
      break;
 8006cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cd6:	693b      	ldr	r3, [r7, #16]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	371c      	adds	r7, #28
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bc80      	pop	{r7}
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	40021000 	.word	0x40021000
 8006ce8:	007a1200 	.word	0x007a1200
 8006cec:	0800c95c 	.word	0x0800c95c
 8006cf0:	0800c96c 	.word	0x0800c96c
 8006cf4:	003d0900 	.word	0x003d0900

08006cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cfc:	4b02      	ldr	r3, [pc, #8]	@ (8006d08 <HAL_RCC_GetHCLKFreq+0x10>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bc80      	pop	{r7}
 8006d06:	4770      	bx	lr
 8006d08:	20000004 	.word	0x20000004

08006d0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d10:	f7ff fff2 	bl	8006cf8 <HAL_RCC_GetHCLKFreq>
 8006d14:	4602      	mov	r2, r0
 8006d16:	4b05      	ldr	r3, [pc, #20]	@ (8006d2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	0a1b      	lsrs	r3, r3, #8
 8006d1c:	f003 0307 	and.w	r3, r3, #7
 8006d20:	4903      	ldr	r1, [pc, #12]	@ (8006d30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d22:	5ccb      	ldrb	r3, [r1, r3]
 8006d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	0800c954 	.word	0x0800c954

08006d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006d38:	f7ff ffde 	bl	8006cf8 <HAL_RCC_GetHCLKFreq>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	4b05      	ldr	r3, [pc, #20]	@ (8006d54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	0adb      	lsrs	r3, r3, #11
 8006d44:	f003 0307 	and.w	r3, r3, #7
 8006d48:	4903      	ldr	r1, [pc, #12]	@ (8006d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d4a:	5ccb      	ldrb	r3, [r1, r3]
 8006d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	40021000 	.word	0x40021000
 8006d58:	0800c954 	.word	0x0800c954

08006d5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006d64:	4b0a      	ldr	r3, [pc, #40]	@ (8006d90 <RCC_Delay+0x34>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a0a      	ldr	r2, [pc, #40]	@ (8006d94 <RCC_Delay+0x38>)
 8006d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6e:	0a5b      	lsrs	r3, r3, #9
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	fb02 f303 	mul.w	r3, r2, r3
 8006d76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006d78:	bf00      	nop
  }
  while (Delay --);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	1e5a      	subs	r2, r3, #1
 8006d7e:	60fa      	str	r2, [r7, #12]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1f9      	bne.n	8006d78 <RCC_Delay+0x1c>
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bc80      	pop	{r7}
 8006d8e:	4770      	bx	lr
 8006d90:	20000004 	.word	0x20000004
 8006d94:	10624dd3 	.word	0x10624dd3

08006d98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e076      	b.n	8006e98 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d108      	bne.n	8006dc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dba:	d009      	beq.n	8006dd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	61da      	str	r2, [r3, #28]
 8006dc2:	e005      	b.n	8006dd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d106      	bne.n	8006df0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7fb fe74 	bl	8002ad8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2202      	movs	r2, #2
 8006df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e22:	431a      	orrs	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	f003 0302 	and.w	r3, r3, #2
 8006e2c:	431a      	orrs	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	69db      	ldr	r3, [r3, #28]
 8006e46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e54:	ea42 0103 	orr.w	r1, r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	430a      	orrs	r2, r1
 8006e66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	0c1a      	lsrs	r2, r3, #16
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f002 0204 	and.w	r2, r2, #4
 8006e76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	69da      	ldr	r2, [r3, #28]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3708      	adds	r7, #8
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b088      	sub	sp, #32
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	603b      	str	r3, [r7, #0]
 8006eac:	4613      	mov	r3, r2
 8006eae:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006eb0:	f7fc f928 	bl	8003104 <HAL_GetTick>
 8006eb4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006eb6:	88fb      	ldrh	r3, [r7, #6]
 8006eb8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d001      	beq.n	8006eca <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	e12a      	b.n	8007120 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d002      	beq.n	8006ed6 <HAL_SPI_Transmit+0x36>
 8006ed0:	88fb      	ldrh	r3, [r7, #6]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e122      	b.n	8007120 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d101      	bne.n	8006ee8 <HAL_SPI_Transmit+0x48>
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	e11b      	b.n	8007120 <HAL_SPI_Transmit+0x280>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2203      	movs	r2, #3
 8006ef4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2200      	movs	r2, #0
 8006efc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	88fa      	ldrh	r2, [r7, #6]
 8006f08:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	88fa      	ldrh	r2, [r7, #6]
 8006f0e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f36:	d10f      	bne.n	8006f58 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f62:	2b40      	cmp	r3, #64	@ 0x40
 8006f64:	d007      	beq.n	8006f76 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f7e:	d152      	bne.n	8007026 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d002      	beq.n	8006f8e <HAL_SPI_Transmit+0xee>
 8006f88:	8b7b      	ldrh	r3, [r7, #26]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d145      	bne.n	800701a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f92:	881a      	ldrh	r2, [r3, #0]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f9e:	1c9a      	adds	r2, r3, #2
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	3b01      	subs	r3, #1
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006fb2:	e032      	b.n	800701a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d112      	bne.n	8006fe8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc6:	881a      	ldrh	r2, [r3, #0]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fd2:	1c9a      	adds	r2, r3, #2
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006fe6:	e018      	b.n	800701a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fe8:	f7fc f88c 	bl	8003104 <HAL_GetTick>
 8006fec:	4602      	mov	r2, r0
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d803      	bhi.n	8007000 <HAL_SPI_Transmit+0x160>
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ffe:	d102      	bne.n	8007006 <HAL_SPI_Transmit+0x166>
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d109      	bne.n	800701a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2201      	movs	r2, #1
 800700a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e082      	b.n	8007120 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800701e:	b29b      	uxth	r3, r3
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1c7      	bne.n	8006fb4 <HAL_SPI_Transmit+0x114>
 8007024:	e053      	b.n	80070ce <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d002      	beq.n	8007034 <HAL_SPI_Transmit+0x194>
 800702e:	8b7b      	ldrh	r3, [r7, #26]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d147      	bne.n	80070c4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	330c      	adds	r3, #12
 800703e:	7812      	ldrb	r2, [r2, #0]
 8007040:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007050:	b29b      	uxth	r3, r3
 8007052:	3b01      	subs	r3, #1
 8007054:	b29a      	uxth	r2, r3
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800705a:	e033      	b.n	80070c4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	2b02      	cmp	r3, #2
 8007068:	d113      	bne.n	8007092 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	330c      	adds	r3, #12
 8007074:	7812      	ldrb	r2, [r2, #0]
 8007076:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800707c:	1c5a      	adds	r2, r3, #1
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007086:	b29b      	uxth	r3, r3
 8007088:	3b01      	subs	r3, #1
 800708a:	b29a      	uxth	r2, r3
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007090:	e018      	b.n	80070c4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007092:	f7fc f837 	bl	8003104 <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d803      	bhi.n	80070aa <HAL_SPI_Transmit+0x20a>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d102      	bne.n	80070b0 <HAL_SPI_Transmit+0x210>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d109      	bne.n	80070c4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e02d      	b.n	8007120 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1c6      	bne.n	800705c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070ce:	69fa      	ldr	r2, [r7, #28]
 80070d0:	6839      	ldr	r1, [r7, #0]
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 fbc4 	bl	8007860 <SPI_EndRxTxTransaction>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d002      	beq.n	80070e4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2220      	movs	r2, #32
 80070e2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070ec:	2300      	movs	r3, #0
 80070ee:	617b      	str	r3, [r7, #20]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	617b      	str	r3, [r7, #20]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007116:	2b00      	cmp	r3, #0
 8007118:	d001      	beq.n	800711e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e000      	b.n	8007120 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800711e:	2300      	movs	r3, #0
  }
}
 8007120:	4618      	mov	r0, r3
 8007122:	3720      	adds	r7, #32
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b088      	sub	sp, #32
 800712c:	af02      	add	r7, sp, #8
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	603b      	str	r3, [r7, #0]
 8007134:	4613      	mov	r3, r2
 8007136:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b01      	cmp	r3, #1
 8007142:	d001      	beq.n	8007148 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007144:	2302      	movs	r3, #2
 8007146:	e104      	b.n	8007352 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007150:	d112      	bne.n	8007178 <HAL_SPI_Receive+0x50>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10e      	bne.n	8007178 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2204      	movs	r2, #4
 800715e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007162:	88fa      	ldrh	r2, [r7, #6]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	4613      	mov	r3, r2
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	68b9      	ldr	r1, [r7, #8]
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f000 f8f3 	bl	800735a <HAL_SPI_TransmitReceive>
 8007174:	4603      	mov	r3, r0
 8007176:	e0ec      	b.n	8007352 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007178:	f7fb ffc4 	bl	8003104 <HAL_GetTick>
 800717c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d002      	beq.n	800718a <HAL_SPI_Receive+0x62>
 8007184:	88fb      	ldrh	r3, [r7, #6]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e0e1      	b.n	8007352 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007194:	2b01      	cmp	r3, #1
 8007196:	d101      	bne.n	800719c <HAL_SPI_Receive+0x74>
 8007198:	2302      	movs	r3, #2
 800719a:	e0da      	b.n	8007352 <HAL_SPI_Receive+0x22a>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2204      	movs	r2, #4
 80071a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2200      	movs	r2, #0
 80071b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	88fa      	ldrh	r2, [r7, #6]
 80071bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	88fa      	ldrh	r2, [r7, #6]
 80071c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071ea:	d10f      	bne.n	800720c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800720a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007216:	2b40      	cmp	r3, #64	@ 0x40
 8007218:	d007      	beq.n	800722a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007228:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d170      	bne.n	8007314 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007232:	e035      	b.n	80072a0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	f003 0301 	and.w	r3, r3, #1
 800723e:	2b01      	cmp	r3, #1
 8007240:	d115      	bne.n	800726e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f103 020c 	add.w	r2, r3, #12
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724e:	7812      	ldrb	r2, [r2, #0]
 8007250:	b2d2      	uxtb	r2, r2
 8007252:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007258:	1c5a      	adds	r2, r3, #1
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007262:	b29b      	uxth	r3, r3
 8007264:	3b01      	subs	r3, #1
 8007266:	b29a      	uxth	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800726c:	e018      	b.n	80072a0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800726e:	f7fb ff49 	bl	8003104 <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	429a      	cmp	r2, r3
 800727c:	d803      	bhi.n	8007286 <HAL_SPI_Receive+0x15e>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007284:	d102      	bne.n	800728c <HAL_SPI_Receive+0x164>
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d109      	bne.n	80072a0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	e058      	b.n	8007352 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1c4      	bne.n	8007234 <HAL_SPI_Receive+0x10c>
 80072aa:	e038      	b.n	800731e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d113      	bne.n	80072e2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	68da      	ldr	r2, [r3, #12]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c4:	b292      	uxth	r2, r2
 80072c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072cc:	1c9a      	adds	r2, r3, #2
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	3b01      	subs	r3, #1
 80072da:	b29a      	uxth	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072e0:	e018      	b.n	8007314 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072e2:	f7fb ff0f 	bl	8003104 <HAL_GetTick>
 80072e6:	4602      	mov	r2, r0
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d803      	bhi.n	80072fa <HAL_SPI_Receive+0x1d2>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f8:	d102      	bne.n	8007300 <HAL_SPI_Receive+0x1d8>
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007310:	2303      	movs	r3, #3
 8007312:	e01e      	b.n	8007352 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007318:	b29b      	uxth	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1c6      	bne.n	80072ac <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800731e:	697a      	ldr	r2, [r7, #20]
 8007320:	6839      	ldr	r1, [r7, #0]
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f000 fa4a 	bl	80077bc <SPI_EndRxTransaction>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d002      	beq.n	8007334 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2220      	movs	r2, #32
 8007332:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e000      	b.n	8007352 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007350:	2300      	movs	r3, #0
  }
}
 8007352:	4618      	mov	r0, r3
 8007354:	3718      	adds	r7, #24
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800735a:	b580      	push	{r7, lr}
 800735c:	b08a      	sub	sp, #40	@ 0x28
 800735e:	af00      	add	r7, sp, #0
 8007360:	60f8      	str	r0, [r7, #12]
 8007362:	60b9      	str	r1, [r7, #8]
 8007364:	607a      	str	r2, [r7, #4]
 8007366:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007368:	2301      	movs	r3, #1
 800736a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800736c:	f7fb feca 	bl	8003104 <HAL_GetTick>
 8007370:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007378:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007380:	887b      	ldrh	r3, [r7, #2]
 8007382:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007384:	7ffb      	ldrb	r3, [r7, #31]
 8007386:	2b01      	cmp	r3, #1
 8007388:	d00c      	beq.n	80073a4 <HAL_SPI_TransmitReceive+0x4a>
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007390:	d106      	bne.n	80073a0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d102      	bne.n	80073a0 <HAL_SPI_TransmitReceive+0x46>
 800739a:	7ffb      	ldrb	r3, [r7, #31]
 800739c:	2b04      	cmp	r3, #4
 800739e:	d001      	beq.n	80073a4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80073a0:	2302      	movs	r3, #2
 80073a2:	e17f      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d005      	beq.n	80073b6 <HAL_SPI_TransmitReceive+0x5c>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d002      	beq.n	80073b6 <HAL_SPI_TransmitReceive+0x5c>
 80073b0:	887b      	ldrh	r3, [r7, #2]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e174      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d101      	bne.n	80073c8 <HAL_SPI_TransmitReceive+0x6e>
 80073c4:	2302      	movs	r3, #2
 80073c6:	e16d      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b04      	cmp	r3, #4
 80073da:	d003      	beq.n	80073e4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2205      	movs	r2, #5
 80073e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	887a      	ldrh	r2, [r7, #2]
 80073f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	887a      	ldrh	r2, [r7, #2]
 80073fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	887a      	ldrh	r2, [r7, #2]
 8007406:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	887a      	ldrh	r2, [r7, #2]
 800740c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007424:	2b40      	cmp	r3, #64	@ 0x40
 8007426:	d007      	beq.n	8007438 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007436:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007440:	d17e      	bne.n	8007540 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <HAL_SPI_TransmitReceive+0xf6>
 800744a:	8afb      	ldrh	r3, [r7, #22]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d16c      	bne.n	800752a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007454:	881a      	ldrh	r2, [r3, #0]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007460:	1c9a      	adds	r2, r3, #2
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800746a:	b29b      	uxth	r3, r3
 800746c:	3b01      	subs	r3, #1
 800746e:	b29a      	uxth	r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007474:	e059      	b.n	800752a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b02      	cmp	r3, #2
 8007482:	d11b      	bne.n	80074bc <HAL_SPI_TransmitReceive+0x162>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007488:	b29b      	uxth	r3, r3
 800748a:	2b00      	cmp	r3, #0
 800748c:	d016      	beq.n	80074bc <HAL_SPI_TransmitReceive+0x162>
 800748e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007490:	2b01      	cmp	r3, #1
 8007492:	d113      	bne.n	80074bc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007498:	881a      	ldrh	r2, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a4:	1c9a      	adds	r2, r3, #2
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	3b01      	subs	r3, #1
 80074b2:	b29a      	uxth	r2, r3
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d119      	bne.n	80074fe <HAL_SPI_TransmitReceive+0x1a4>
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d014      	beq.n	80074fe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68da      	ldr	r2, [r3, #12]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074de:	b292      	uxth	r2, r2
 80074e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e6:	1c9a      	adds	r2, r3, #2
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074f0:	b29b      	uxth	r3, r3
 80074f2:	3b01      	subs	r3, #1
 80074f4:	b29a      	uxth	r2, r3
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074fa:	2301      	movs	r3, #1
 80074fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80074fe:	f7fb fe01 	bl	8003104 <HAL_GetTick>
 8007502:	4602      	mov	r2, r0
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	1ad3      	subs	r3, r2, r3
 8007508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800750a:	429a      	cmp	r2, r3
 800750c:	d80d      	bhi.n	800752a <HAL_SPI_TransmitReceive+0x1d0>
 800750e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007514:	d009      	beq.n	800752a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e0bc      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800752e:	b29b      	uxth	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1a0      	bne.n	8007476 <HAL_SPI_TransmitReceive+0x11c>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007538:	b29b      	uxth	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d19b      	bne.n	8007476 <HAL_SPI_TransmitReceive+0x11c>
 800753e:	e082      	b.n	8007646 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d002      	beq.n	800754e <HAL_SPI_TransmitReceive+0x1f4>
 8007548:	8afb      	ldrh	r3, [r7, #22]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d171      	bne.n	8007632 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	330c      	adds	r3, #12
 8007558:	7812      	ldrb	r2, [r2, #0]
 800755a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007560:	1c5a      	adds	r2, r3, #1
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800756a:	b29b      	uxth	r3, r3
 800756c:	3b01      	subs	r3, #1
 800756e:	b29a      	uxth	r2, r3
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007574:	e05d      	b.n	8007632 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b02      	cmp	r3, #2
 8007582:	d11c      	bne.n	80075be <HAL_SPI_TransmitReceive+0x264>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007588:	b29b      	uxth	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d017      	beq.n	80075be <HAL_SPI_TransmitReceive+0x264>
 800758e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007590:	2b01      	cmp	r3, #1
 8007592:	d114      	bne.n	80075be <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	330c      	adds	r3, #12
 800759e:	7812      	ldrb	r2, [r2, #0]
 80075a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075a6:	1c5a      	adds	r2, r3, #1
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	3b01      	subs	r3, #1
 80075b4:	b29a      	uxth	r2, r3
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	f003 0301 	and.w	r3, r3, #1
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d119      	bne.n	8007600 <HAL_SPI_TransmitReceive+0x2a6>
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d014      	beq.n	8007600 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68da      	ldr	r2, [r3, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e0:	b2d2      	uxtb	r2, r2
 80075e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e8:	1c5a      	adds	r2, r3, #1
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	3b01      	subs	r3, #1
 80075f6:	b29a      	uxth	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80075fc:	2301      	movs	r3, #1
 80075fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007600:	f7fb fd80 	bl	8003104 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	6a3b      	ldr	r3, [r7, #32]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800760c:	429a      	cmp	r2, r3
 800760e:	d803      	bhi.n	8007618 <HAL_SPI_TransmitReceive+0x2be>
 8007610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007616:	d102      	bne.n	800761e <HAL_SPI_TransmitReceive+0x2c4>
 8007618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761a:	2b00      	cmp	r3, #0
 800761c:	d109      	bne.n	8007632 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e038      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007636:	b29b      	uxth	r3, r3
 8007638:	2b00      	cmp	r3, #0
 800763a:	d19c      	bne.n	8007576 <HAL_SPI_TransmitReceive+0x21c>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007640:	b29b      	uxth	r3, r3
 8007642:	2b00      	cmp	r3, #0
 8007644:	d197      	bne.n	8007576 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007646:	6a3a      	ldr	r2, [r7, #32]
 8007648:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800764a:	68f8      	ldr	r0, [r7, #12]
 800764c:	f000 f908 	bl	8007860 <SPI_EndRxTxTransaction>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d008      	beq.n	8007668 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2220      	movs	r2, #32
 800765a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e01d      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d10a      	bne.n	8007686 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007670:	2300      	movs	r3, #0
 8007672:	613b      	str	r3, [r7, #16]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	613b      	str	r3, [r7, #16]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	613b      	str	r3, [r7, #16]
 8007684:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800769a:	2b00      	cmp	r3, #0
 800769c:	d001      	beq.n	80076a2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e000      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80076a2:	2300      	movs	r3, #0
  }
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3728      	adds	r7, #40	@ 0x28
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b088      	sub	sp, #32
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	603b      	str	r3, [r7, #0]
 80076b8:	4613      	mov	r3, r2
 80076ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076bc:	f7fb fd22 	bl	8003104 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c4:	1a9b      	subs	r3, r3, r2
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	4413      	add	r3, r2
 80076ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076cc:	f7fb fd1a 	bl	8003104 <HAL_GetTick>
 80076d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076d2:	4b39      	ldr	r3, [pc, #228]	@ (80077b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	015b      	lsls	r3, r3, #5
 80076d8:	0d1b      	lsrs	r3, r3, #20
 80076da:	69fa      	ldr	r2, [r7, #28]
 80076dc:	fb02 f303 	mul.w	r3, r2, r3
 80076e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076e2:	e054      	b.n	800778e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ea:	d050      	beq.n	800778e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076ec:	f7fb fd0a 	bl	8003104 <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	69fa      	ldr	r2, [r7, #28]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d902      	bls.n	8007702 <SPI_WaitFlagStateUntilTimeout+0x56>
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d13d      	bne.n	800777e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007710:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800771a:	d111      	bne.n	8007740 <SPI_WaitFlagStateUntilTimeout+0x94>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007724:	d004      	beq.n	8007730 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800772e:	d107      	bne.n	8007740 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800773e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007748:	d10f      	bne.n	800776a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007758:	601a      	str	r2, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007768:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e017      	b.n	80077ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	3b01      	subs	r3, #1
 800778c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	689a      	ldr	r2, [r3, #8]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	4013      	ands	r3, r2
 8007798:	68ba      	ldr	r2, [r7, #8]
 800779a:	429a      	cmp	r2, r3
 800779c:	bf0c      	ite	eq
 800779e:	2301      	moveq	r3, #1
 80077a0:	2300      	movne	r3, #0
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	461a      	mov	r2, r3
 80077a6:	79fb      	ldrb	r3, [r7, #7]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d19b      	bne.n	80076e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3720      	adds	r7, #32
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	20000004 	.word	0x20000004

080077bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b086      	sub	sp, #24
 80077c0:	af02      	add	r7, sp, #8
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077d0:	d111      	bne.n	80077f6 <SPI_EndRxTransaction+0x3a>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077da:	d004      	beq.n	80077e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077e4:	d107      	bne.n	80077f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077f4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077fe:	d117      	bne.n	8007830 <SPI_EndRxTransaction+0x74>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007808:	d112      	bne.n	8007830 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2200      	movs	r2, #0
 8007812:	2101      	movs	r1, #1
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f7ff ff49 	bl	80076ac <SPI_WaitFlagStateUntilTimeout>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01a      	beq.n	8007856 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007824:	f043 0220 	orr.w	r2, r3, #32
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e013      	b.n	8007858 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	2200      	movs	r2, #0
 8007838:	2180      	movs	r1, #128	@ 0x80
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f7ff ff36 	bl	80076ac <SPI_WaitFlagStateUntilTimeout>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d007      	beq.n	8007856 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800784a:	f043 0220 	orr.w	r2, r3, #32
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e000      	b.n	8007858 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	3710      	adds	r7, #16
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b086      	sub	sp, #24
 8007864:	af02      	add	r7, sp, #8
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	2201      	movs	r2, #1
 8007874:	2102      	movs	r1, #2
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f7ff ff18 	bl	80076ac <SPI_WaitFlagStateUntilTimeout>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d007      	beq.n	8007892 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007886:	f043 0220 	orr.w	r2, r3, #32
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800788e:	2303      	movs	r3, #3
 8007890:	e013      	b.n	80078ba <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	2200      	movs	r2, #0
 800789a:	2180      	movs	r1, #128	@ 0x80
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f7ff ff05 	bl	80076ac <SPI_WaitFlagStateUntilTimeout>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d007      	beq.n	80078b8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ac:	f043 0220 	orr.w	r2, r3, #32
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e000      	b.n	80078ba <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3710      	adds	r7, #16
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b082      	sub	sp, #8
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d101      	bne.n	80078d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e042      	b.n	800795a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d106      	bne.n	80078ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f7fb fae9 	bl	8002ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2224      	movs	r2, #36	@ 0x24
 80078f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	68da      	ldr	r2, [r3, #12]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007904:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 fd0a 	bl	8008320 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	691a      	ldr	r2, [r3, #16]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800791a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	695a      	ldr	r2, [r3, #20]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800792a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	68da      	ldr	r2, [r3, #12]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800793a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2220      	movs	r2, #32
 8007946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2220      	movs	r2, #32
 800794e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007958:	2300      	movs	r3, #0
}
 800795a:	4618      	mov	r0, r3
 800795c:	3708      	adds	r7, #8
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}

08007962 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007962:	b480      	push	{r7}
 8007964:	b085      	sub	sp, #20
 8007966:	af00      	add	r7, sp, #0
 8007968:	60f8      	str	r0, [r7, #12]
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	4613      	mov	r3, r2
 800796e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007976:	b2db      	uxtb	r3, r3
 8007978:	2b20      	cmp	r3, #32
 800797a:	d121      	bne.n	80079c0 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d002      	beq.n	8007988 <HAL_UART_Transmit_IT+0x26>
 8007982:	88fb      	ldrh	r3, [r7, #6]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d101      	bne.n	800798c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007988:	2301      	movs	r3, #1
 800798a:	e01a      	b.n	80079c2 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	68ba      	ldr	r2, [r7, #8]
 8007990:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	88fa      	ldrh	r2, [r7, #6]
 8007996:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	88fa      	ldrh	r2, [r7, #6]
 800799c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2221      	movs	r2, #33	@ 0x21
 80079a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68da      	ldr	r2, [r3, #12]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80079ba:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80079bc:	2300      	movs	r3, #0
 80079be:	e000      	b.n	80079c2 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80079c0:	2302      	movs	r3, #2
  }
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bc80      	pop	{r7}
 80079ca:	4770      	bx	lr

080079cc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	4613      	mov	r3, r2
 80079d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	2b20      	cmp	r3, #32
 80079e4:	d112      	bne.n	8007a0c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d002      	beq.n	80079f2 <HAL_UART_Receive_IT+0x26>
 80079ec:	88fb      	ldrh	r3, [r7, #6]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d101      	bne.n	80079f6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	e00b      	b.n	8007a0e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80079fc:	88fb      	ldrh	r3, [r7, #6]
 80079fe:	461a      	mov	r2, r3
 8007a00:	68b9      	ldr	r1, [r7, #8]
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f000 fab7 	bl	8007f76 <UART_Start_Receive_IT>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	e000      	b.n	8007a0e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007a0c:	2302      	movs	r3, #2
  }
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
	...

08007a18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b0ba      	sub	sp, #232	@ 0xe8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007a44:	2300      	movs	r3, #0
 8007a46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a4e:	f003 030f 	and.w	r3, r3, #15
 8007a52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007a56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d10f      	bne.n	8007a7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a62:	f003 0320 	and.w	r3, r3, #32
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d009      	beq.n	8007a7e <HAL_UART_IRQHandler+0x66>
 8007a6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a6e:	f003 0320 	and.w	r3, r3, #32
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fb93 	bl	80081a2 <UART_Receive_IT>
      return;
 8007a7c:	e25b      	b.n	8007f36 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	f000 80de 	beq.w	8007c44 <HAL_UART_IRQHandler+0x22c>
 8007a88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a8c:	f003 0301 	and.w	r3, r3, #1
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d106      	bne.n	8007aa2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a98:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f000 80d1 	beq.w	8007c44 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00b      	beq.n	8007ac6 <HAL_UART_IRQHandler+0xae>
 8007aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d005      	beq.n	8007ac6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007abe:	f043 0201 	orr.w	r2, r3, #1
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aca:	f003 0304 	and.w	r3, r3, #4
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00b      	beq.n	8007aea <HAL_UART_IRQHandler+0xd2>
 8007ad2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d005      	beq.n	8007aea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae2:	f043 0202 	orr.w	r2, r3, #2
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aee:	f003 0302 	and.w	r3, r3, #2
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00b      	beq.n	8007b0e <HAL_UART_IRQHandler+0xf6>
 8007af6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007afa:	f003 0301 	and.w	r3, r3, #1
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d005      	beq.n	8007b0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b06:	f043 0204 	orr.w	r2, r3, #4
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b12:	f003 0308 	and.w	r3, r3, #8
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d011      	beq.n	8007b3e <HAL_UART_IRQHandler+0x126>
 8007b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b1e:	f003 0320 	and.w	r3, r3, #32
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d105      	bne.n	8007b32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d005      	beq.n	8007b3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b36:	f043 0208 	orr.w	r2, r3, #8
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	f000 81f2 	beq.w	8007f2c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b4c:	f003 0320 	and.w	r3, r3, #32
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d008      	beq.n	8007b66 <HAL_UART_IRQHandler+0x14e>
 8007b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b58:	f003 0320 	and.w	r3, r3, #32
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d002      	beq.n	8007b66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fb1e 	bl	80081a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	695b      	ldr	r3, [r3, #20]
 8007b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	bf14      	ite	ne
 8007b74:	2301      	movne	r3, #1
 8007b76:	2300      	moveq	r3, #0
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b82:	f003 0308 	and.w	r3, r3, #8
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d103      	bne.n	8007b92 <HAL_UART_IRQHandler+0x17a>
 8007b8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d04f      	beq.n	8007c32 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 fa28 	bl	8007fe8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d041      	beq.n	8007c2a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3314      	adds	r3, #20
 8007bac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bb4:	e853 3f00 	ldrex	r3, [r3]
 8007bb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007bbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007bc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	3314      	adds	r3, #20
 8007bce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007bd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007bd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007bde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1d9      	bne.n	8007ba6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d013      	beq.n	8007c22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bfe:	4a7e      	ldr	r2, [pc, #504]	@ (8007df8 <HAL_UART_IRQHandler+0x3e0>)
 8007c00:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7fb fbf2 	bl	80033f0 <HAL_DMA_Abort_IT>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d016      	beq.n	8007c40 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007c1c:	4610      	mov	r0, r2
 8007c1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c20:	e00e      	b.n	8007c40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f993 	bl	8007f4e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c28:	e00a      	b.n	8007c40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f98f 	bl	8007f4e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c30:	e006      	b.n	8007c40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 f98b 	bl	8007f4e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007c3e:	e175      	b.n	8007f2c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c40:	bf00      	nop
    return;
 8007c42:	e173      	b.n	8007f2c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	f040 814f 	bne.w	8007eec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c52:	f003 0310 	and.w	r3, r3, #16
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 8148 	beq.w	8007eec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c60:	f003 0310 	and.w	r3, r3, #16
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 8141 	beq.w	8007eec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	60bb      	str	r3, [r7, #8]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	60bb      	str	r3, [r7, #8]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	60bb      	str	r3, [r7, #8]
 8007c7e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	695b      	ldr	r3, [r3, #20]
 8007c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f000 80b6 	beq.w	8007dfc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	f000 8145 	beq.w	8007f30 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007caa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	f080 813e 	bcs.w	8007f30 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	f000 8088 	beq.w	8007dd8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	330c      	adds	r3, #12
 8007cce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007cd6:	e853 3f00 	ldrex	r3, [r3]
 8007cda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007cde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ce2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ce6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	330c      	adds	r3, #12
 8007cf0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007cf4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007cf8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d00:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d04:	e841 2300 	strex	r3, r2, [r1]
 8007d08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1d9      	bne.n	8007cc8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	3314      	adds	r3, #20
 8007d1a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d1e:	e853 3f00 	ldrex	r3, [r3]
 8007d22:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d26:	f023 0301 	bic.w	r3, r3, #1
 8007d2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	3314      	adds	r3, #20
 8007d34:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d38:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d40:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d44:	e841 2300 	strex	r3, r2, [r1]
 8007d48:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d1e1      	bne.n	8007d14 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3314      	adds	r3, #20
 8007d56:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d5a:	e853 3f00 	ldrex	r3, [r3]
 8007d5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3314      	adds	r3, #20
 8007d70:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d74:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d76:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d78:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d7a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d7c:	e841 2300 	strex	r3, r2, [r1]
 8007d80:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1e3      	bne.n	8007d50 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2220      	movs	r2, #32
 8007d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	330c      	adds	r3, #12
 8007d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007da8:	f023 0310 	bic.w	r3, r3, #16
 8007dac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	330c      	adds	r3, #12
 8007db6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007dba:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007dbc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007dc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007dc2:	e841 2300 	strex	r3, r2, [r1]
 8007dc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1e3      	bne.n	8007d96 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f7fb fad1 	bl	800337a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2202      	movs	r2, #2
 8007ddc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	4619      	mov	r1, r3
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f8b6 	bl	8007f60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007df4:	e09c      	b.n	8007f30 <HAL_UART_IRQHandler+0x518>
 8007df6:	bf00      	nop
 8007df8:	080080ad 	.word	0x080080ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	f000 808e 	beq.w	8007f34 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007e18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 8089 	beq.w	8007f34 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	330c      	adds	r3, #12
 8007e28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e2c:	e853 3f00 	ldrex	r3, [r3]
 8007e30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	330c      	adds	r3, #12
 8007e42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007e46:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e4e:	e841 2300 	strex	r3, r2, [r1]
 8007e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1e3      	bne.n	8007e22 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3314      	adds	r3, #20
 8007e60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e64:	e853 3f00 	ldrex	r3, [r3]
 8007e68:	623b      	str	r3, [r7, #32]
   return(result);
 8007e6a:	6a3b      	ldr	r3, [r7, #32]
 8007e6c:	f023 0301 	bic.w	r3, r3, #1
 8007e70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	3314      	adds	r3, #20
 8007e7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e86:	e841 2300 	strex	r3, r2, [r1]
 8007e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1e3      	bne.n	8007e5a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2220      	movs	r2, #32
 8007e96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	330c      	adds	r3, #12
 8007ea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	e853 3f00 	ldrex	r3, [r3]
 8007eae:	60fb      	str	r3, [r7, #12]
   return(result);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f023 0310 	bic.w	r3, r3, #16
 8007eb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	330c      	adds	r3, #12
 8007ec0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007ec4:	61fa      	str	r2, [r7, #28]
 8007ec6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec8:	69b9      	ldr	r1, [r7, #24]
 8007eca:	69fa      	ldr	r2, [r7, #28]
 8007ecc:	e841 2300 	strex	r3, r2, [r1]
 8007ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1e3      	bne.n	8007ea0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2202      	movs	r2, #2
 8007edc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ede:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 f83b 	bl	8007f60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007eea:	e023      	b.n	8007f34 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ef0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d009      	beq.n	8007f0c <HAL_UART_IRQHandler+0x4f4>
 8007ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d003      	beq.n	8007f0c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f8e5 	bl	80080d4 <UART_Transmit_IT>
    return;
 8007f0a:	e014      	b.n	8007f36 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00e      	beq.n	8007f36 <HAL_UART_IRQHandler+0x51e>
 8007f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d008      	beq.n	8007f36 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 f924 	bl	8008172 <UART_EndTransmit_IT>
    return;
 8007f2a:	e004      	b.n	8007f36 <HAL_UART_IRQHandler+0x51e>
    return;
 8007f2c:	bf00      	nop
 8007f2e:	e002      	b.n	8007f36 <HAL_UART_IRQHandler+0x51e>
      return;
 8007f30:	bf00      	nop
 8007f32:	e000      	b.n	8007f36 <HAL_UART_IRQHandler+0x51e>
      return;
 8007f34:	bf00      	nop
  }
}
 8007f36:	37e8      	adds	r7, #232	@ 0xe8
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bc80      	pop	{r7}
 8007f4c:	4770      	bx	lr

08007f4e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b083      	sub	sp, #12
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bc80      	pop	{r7}
 8007f5e:	4770      	bx	lr

08007f60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bc80      	pop	{r7}
 8007f74:	4770      	bx	lr

08007f76 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b085      	sub	sp, #20
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	60f8      	str	r0, [r7, #12]
 8007f7e:	60b9      	str	r1, [r7, #8]
 8007f80:	4613      	mov	r3, r2
 8007f82:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	88fa      	ldrh	r2, [r7, #6]
 8007f8e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	88fa      	ldrh	r2, [r7, #6]
 8007f94:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2222      	movs	r2, #34	@ 0x22
 8007fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d007      	beq.n	8007fbc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68da      	ldr	r2, [r3, #12]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007fba:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	695a      	ldr	r2, [r3, #20]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f042 0201 	orr.w	r2, r2, #1
 8007fca:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	68da      	ldr	r2, [r3, #12]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f042 0220 	orr.w	r2, r2, #32
 8007fda:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bc80      	pop	{r7}
 8007fe6:	4770      	bx	lr

08007fe8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b095      	sub	sp, #84	@ 0x54
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ffa:	e853 3f00 	ldrex	r3, [r3]
 8007ffe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008002:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008006:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008010:	643a      	str	r2, [r7, #64]	@ 0x40
 8008012:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008014:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008016:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008018:	e841 2300 	strex	r3, r2, [r1]
 800801c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800801e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1e5      	bne.n	8007ff0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	3314      	adds	r3, #20
 800802a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802c:	6a3b      	ldr	r3, [r7, #32]
 800802e:	e853 3f00 	ldrex	r3, [r3]
 8008032:	61fb      	str	r3, [r7, #28]
   return(result);
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	f023 0301 	bic.w	r3, r3, #1
 800803a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	3314      	adds	r3, #20
 8008042:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008044:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008046:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008048:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800804a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800804c:	e841 2300 	strex	r3, r2, [r1]
 8008050:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1e5      	bne.n	8008024 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800805c:	2b01      	cmp	r3, #1
 800805e:	d119      	bne.n	8008094 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	330c      	adds	r3, #12
 8008066:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	e853 3f00 	ldrex	r3, [r3]
 800806e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	f023 0310 	bic.w	r3, r3, #16
 8008076:	647b      	str	r3, [r7, #68]	@ 0x44
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	330c      	adds	r3, #12
 800807e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008080:	61ba      	str	r2, [r7, #24]
 8008082:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008084:	6979      	ldr	r1, [r7, #20]
 8008086:	69ba      	ldr	r2, [r7, #24]
 8008088:	e841 2300 	strex	r3, r2, [r1]
 800808c:	613b      	str	r3, [r7, #16]
   return(result);
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1e5      	bne.n	8008060 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2220      	movs	r2, #32
 8008098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80080a2:	bf00      	nop
 80080a4:	3754      	adds	r7, #84	@ 0x54
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bc80      	pop	{r7}
 80080aa:	4770      	bx	lr

080080ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	f7ff ff41 	bl	8007f4e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080cc:	bf00      	nop
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	2b21      	cmp	r3, #33	@ 0x21
 80080e6:	d13e      	bne.n	8008166 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080f0:	d114      	bne.n	800811c <UART_Transmit_IT+0x48>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d110      	bne.n	800811c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	881b      	ldrh	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800810e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	1c9a      	adds	r2, r3, #2
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	621a      	str	r2, [r3, #32]
 800811a:	e008      	b.n	800812e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a1b      	ldr	r3, [r3, #32]
 8008120:	1c59      	adds	r1, r3, #1
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	6211      	str	r1, [r2, #32]
 8008126:	781a      	ldrb	r2, [r3, #0]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008132:	b29b      	uxth	r3, r3
 8008134:	3b01      	subs	r3, #1
 8008136:	b29b      	uxth	r3, r3
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	4619      	mov	r1, r3
 800813c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10f      	bne.n	8008162 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	68da      	ldr	r2, [r3, #12]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008150:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008160:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008162:	2300      	movs	r3, #0
 8008164:	e000      	b.n	8008168 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008166:	2302      	movs	r3, #2
  }
}
 8008168:	4618      	mov	r0, r3
 800816a:	3714      	adds	r7, #20
 800816c:	46bd      	mov	sp, r7
 800816e:	bc80      	pop	{r7}
 8008170:	4770      	bx	lr

08008172 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b082      	sub	sp, #8
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68da      	ldr	r2, [r3, #12]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008188:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2220      	movs	r2, #32
 800818e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f7ff fed2 	bl	8007f3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3708      	adds	r7, #8
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b08c      	sub	sp, #48	@ 0x30
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	2b22      	cmp	r3, #34	@ 0x22
 80081b4:	f040 80ae 	bne.w	8008314 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081c0:	d117      	bne.n	80081f2 <UART_Receive_IT+0x50>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d113      	bne.n	80081f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80081ca:	2300      	movs	r3, #0
 80081cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	b29b      	uxth	r3, r3
 80081dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081e0:	b29a      	uxth	r2, r3
 80081e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ea:	1c9a      	adds	r2, r3, #2
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80081f0:	e026      	b.n	8008240 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80081f8:	2300      	movs	r3, #0
 80081fa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008204:	d007      	beq.n	8008216 <UART_Receive_IT+0x74>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10a      	bne.n	8008224 <UART_Receive_IT+0x82>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d106      	bne.n	8008224 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	b2da      	uxtb	r2, r3
 800821e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008220:	701a      	strb	r2, [r3, #0]
 8008222:	e008      	b.n	8008236 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	b2db      	uxtb	r3, r3
 800822c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008230:	b2da      	uxtb	r2, r3
 8008232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008234:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823a:	1c5a      	adds	r2, r3, #1
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008244:	b29b      	uxth	r3, r3
 8008246:	3b01      	subs	r3, #1
 8008248:	b29b      	uxth	r3, r3
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	4619      	mov	r1, r3
 800824e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008250:	2b00      	cmp	r3, #0
 8008252:	d15d      	bne.n	8008310 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68da      	ldr	r2, [r3, #12]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f022 0220 	bic.w	r2, r2, #32
 8008262:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68da      	ldr	r2, [r3, #12]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008272:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	695a      	ldr	r2, [r3, #20]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f022 0201 	bic.w	r2, r2, #1
 8008282:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2220      	movs	r2, #32
 8008288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008296:	2b01      	cmp	r3, #1
 8008298:	d135      	bne.n	8008306 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	330c      	adds	r3, #12
 80082a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	e853 3f00 	ldrex	r3, [r3]
 80082ae:	613b      	str	r3, [r7, #16]
   return(result);
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	f023 0310 	bic.w	r3, r3, #16
 80082b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	330c      	adds	r3, #12
 80082be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c0:	623a      	str	r2, [r7, #32]
 80082c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c4:	69f9      	ldr	r1, [r7, #28]
 80082c6:	6a3a      	ldr	r2, [r7, #32]
 80082c8:	e841 2300 	strex	r3, r2, [r1]
 80082cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d1e5      	bne.n	80082a0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0310 	and.w	r3, r3, #16
 80082de:	2b10      	cmp	r3, #16
 80082e0:	d10a      	bne.n	80082f8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082e2:	2300      	movs	r3, #0
 80082e4:	60fb      	str	r3, [r7, #12]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	60fb      	str	r3, [r7, #12]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	60fb      	str	r3, [r7, #12]
 80082f6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082fc:	4619      	mov	r1, r3
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f7ff fe2e 	bl	8007f60 <HAL_UARTEx_RxEventCallback>
 8008304:	e002      	b.n	800830c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7f9 fe36 	bl	8001f78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800830c:	2300      	movs	r3, #0
 800830e:	e002      	b.n	8008316 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008310:	2300      	movs	r3, #0
 8008312:	e000      	b.n	8008316 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008314:	2302      	movs	r3, #2
  }
}
 8008316:	4618      	mov	r0, r3
 8008318:	3730      	adds	r7, #48	@ 0x30
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
	...

08008320 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	430a      	orrs	r2, r1
 800833c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	689a      	ldr	r2, [r3, #8]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	431a      	orrs	r2, r3
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	4313      	orrs	r3, r2
 800834e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800835a:	f023 030c 	bic.w	r3, r3, #12
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	6812      	ldr	r2, [r2, #0]
 8008362:	68b9      	ldr	r1, [r7, #8]
 8008364:	430b      	orrs	r3, r1
 8008366:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	695b      	ldr	r3, [r3, #20]
 800836e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	699a      	ldr	r2, [r3, #24]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	430a      	orrs	r2, r1
 800837c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a2c      	ldr	r2, [pc, #176]	@ (8008434 <UART_SetConfig+0x114>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d103      	bne.n	8008390 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008388:	f7fe fcd4 	bl	8006d34 <HAL_RCC_GetPCLK2Freq>
 800838c:	60f8      	str	r0, [r7, #12]
 800838e:	e002      	b.n	8008396 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008390:	f7fe fcbc 	bl	8006d0c <HAL_RCC_GetPCLK1Freq>
 8008394:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	4613      	mov	r3, r2
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	4413      	add	r3, r2
 800839e:	009a      	lsls	r2, r3, #2
 80083a0:	441a      	add	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ac:	4a22      	ldr	r2, [pc, #136]	@ (8008438 <UART_SetConfig+0x118>)
 80083ae:	fba2 2303 	umull	r2, r3, r2, r3
 80083b2:	095b      	lsrs	r3, r3, #5
 80083b4:	0119      	lsls	r1, r3, #4
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	4613      	mov	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	4413      	add	r3, r2
 80083be:	009a      	lsls	r2, r3, #2
 80083c0:	441a      	add	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80083cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008438 <UART_SetConfig+0x118>)
 80083ce:	fba3 0302 	umull	r0, r3, r3, r2
 80083d2:	095b      	lsrs	r3, r3, #5
 80083d4:	2064      	movs	r0, #100	@ 0x64
 80083d6:	fb00 f303 	mul.w	r3, r0, r3
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	011b      	lsls	r3, r3, #4
 80083de:	3332      	adds	r3, #50	@ 0x32
 80083e0:	4a15      	ldr	r2, [pc, #84]	@ (8008438 <UART_SetConfig+0x118>)
 80083e2:	fba2 2303 	umull	r2, r3, r2, r3
 80083e6:	095b      	lsrs	r3, r3, #5
 80083e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083ec:	4419      	add	r1, r3
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	4613      	mov	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	009a      	lsls	r2, r3, #2
 80083f8:	441a      	add	r2, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	fbb2 f2f3 	udiv	r2, r2, r3
 8008404:	4b0c      	ldr	r3, [pc, #48]	@ (8008438 <UART_SetConfig+0x118>)
 8008406:	fba3 0302 	umull	r0, r3, r3, r2
 800840a:	095b      	lsrs	r3, r3, #5
 800840c:	2064      	movs	r0, #100	@ 0x64
 800840e:	fb00 f303 	mul.w	r3, r0, r3
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	011b      	lsls	r3, r3, #4
 8008416:	3332      	adds	r3, #50	@ 0x32
 8008418:	4a07      	ldr	r2, [pc, #28]	@ (8008438 <UART_SetConfig+0x118>)
 800841a:	fba2 2303 	umull	r2, r3, r2, r3
 800841e:	095b      	lsrs	r3, r3, #5
 8008420:	f003 020f 	and.w	r2, r3, #15
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	440a      	add	r2, r1
 800842a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800842c:	bf00      	nop
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	40013800 	.word	0x40013800
 8008438:	51eb851f 	.word	0x51eb851f

0800843c <sqrt>:
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843e:	4606      	mov	r6, r0
 8008440:	460f      	mov	r7, r1
 8008442:	f000 f81f 	bl	8008484 <__ieee754_sqrt>
 8008446:	4632      	mov	r2, r6
 8008448:	4604      	mov	r4, r0
 800844a:	460d      	mov	r5, r1
 800844c:	463b      	mov	r3, r7
 800844e:	4630      	mov	r0, r6
 8008450:	4639      	mov	r1, r7
 8008452:	f7f8 fadb 	bl	8000a0c <__aeabi_dcmpun>
 8008456:	b990      	cbnz	r0, 800847e <sqrt+0x42>
 8008458:	2200      	movs	r2, #0
 800845a:	2300      	movs	r3, #0
 800845c:	4630      	mov	r0, r6
 800845e:	4639      	mov	r1, r7
 8008460:	f7f8 faac 	bl	80009bc <__aeabi_dcmplt>
 8008464:	b158      	cbz	r0, 800847e <sqrt+0x42>
 8008466:	f001 fd69 	bl	8009f3c <__errno>
 800846a:	2321      	movs	r3, #33	@ 0x21
 800846c:	2200      	movs	r2, #0
 800846e:	6003      	str	r3, [r0, #0]
 8008470:	2300      	movs	r3, #0
 8008472:	4610      	mov	r0, r2
 8008474:	4619      	mov	r1, r3
 8008476:	f7f8 f959 	bl	800072c <__aeabi_ddiv>
 800847a:	4604      	mov	r4, r0
 800847c:	460d      	mov	r5, r1
 800847e:	4620      	mov	r0, r4
 8008480:	4629      	mov	r1, r5
 8008482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008484 <__ieee754_sqrt>:
 8008484:	4a65      	ldr	r2, [pc, #404]	@ (800861c <__ieee754_sqrt+0x198>)
 8008486:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848a:	438a      	bics	r2, r1
 800848c:	4606      	mov	r6, r0
 800848e:	460f      	mov	r7, r1
 8008490:	460b      	mov	r3, r1
 8008492:	4604      	mov	r4, r0
 8008494:	d10e      	bne.n	80084b4 <__ieee754_sqrt+0x30>
 8008496:	4602      	mov	r2, r0
 8008498:	f7f8 f81e 	bl	80004d8 <__aeabi_dmul>
 800849c:	4602      	mov	r2, r0
 800849e:	460b      	mov	r3, r1
 80084a0:	4630      	mov	r0, r6
 80084a2:	4639      	mov	r1, r7
 80084a4:	f7f7 fe62 	bl	800016c <__adddf3>
 80084a8:	4606      	mov	r6, r0
 80084aa:	460f      	mov	r7, r1
 80084ac:	4630      	mov	r0, r6
 80084ae:	4639      	mov	r1, r7
 80084b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b4:	2900      	cmp	r1, #0
 80084b6:	dc0c      	bgt.n	80084d2 <__ieee754_sqrt+0x4e>
 80084b8:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80084bc:	4302      	orrs	r2, r0
 80084be:	d0f5      	beq.n	80084ac <__ieee754_sqrt+0x28>
 80084c0:	b189      	cbz	r1, 80084e6 <__ieee754_sqrt+0x62>
 80084c2:	4602      	mov	r2, r0
 80084c4:	f7f7 fe50 	bl	8000168 <__aeabi_dsub>
 80084c8:	4602      	mov	r2, r0
 80084ca:	460b      	mov	r3, r1
 80084cc:	f7f8 f92e 	bl	800072c <__aeabi_ddiv>
 80084d0:	e7ea      	b.n	80084a8 <__ieee754_sqrt+0x24>
 80084d2:	150a      	asrs	r2, r1, #20
 80084d4:	d115      	bne.n	8008502 <__ieee754_sqrt+0x7e>
 80084d6:	2100      	movs	r1, #0
 80084d8:	e009      	b.n	80084ee <__ieee754_sqrt+0x6a>
 80084da:	0ae3      	lsrs	r3, r4, #11
 80084dc:	3a15      	subs	r2, #21
 80084de:	0564      	lsls	r4, r4, #21
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d0fa      	beq.n	80084da <__ieee754_sqrt+0x56>
 80084e4:	e7f7      	b.n	80084d6 <__ieee754_sqrt+0x52>
 80084e6:	460a      	mov	r2, r1
 80084e8:	e7fa      	b.n	80084e0 <__ieee754_sqrt+0x5c>
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	3101      	adds	r1, #1
 80084ee:	02d8      	lsls	r0, r3, #11
 80084f0:	d5fb      	bpl.n	80084ea <__ieee754_sqrt+0x66>
 80084f2:	1e48      	subs	r0, r1, #1
 80084f4:	1a12      	subs	r2, r2, r0
 80084f6:	f1c1 0020 	rsb	r0, r1, #32
 80084fa:	fa24 f000 	lsr.w	r0, r4, r0
 80084fe:	4303      	orrs	r3, r0
 8008500:	408c      	lsls	r4, r1
 8008502:	2700      	movs	r7, #0
 8008504:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 8008508:	2116      	movs	r1, #22
 800850a:	07d2      	lsls	r2, r2, #31
 800850c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8008510:	463a      	mov	r2, r7
 8008512:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008516:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800851a:	bf5c      	itt	pl
 800851c:	005b      	lslpl	r3, r3, #1
 800851e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008522:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008526:	bf58      	it	pl
 8008528:	0064      	lslpl	r4, r4, #1
 800852a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800852e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008532:	0064      	lsls	r4, r4, #1
 8008534:	1815      	adds	r5, r2, r0
 8008536:	429d      	cmp	r5, r3
 8008538:	bfde      	ittt	le
 800853a:	182a      	addle	r2, r5, r0
 800853c:	1b5b      	suble	r3, r3, r5
 800853e:	183f      	addle	r7, r7, r0
 8008540:	0fe5      	lsrs	r5, r4, #31
 8008542:	3901      	subs	r1, #1
 8008544:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008548:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800854c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008550:	d1f0      	bne.n	8008534 <__ieee754_sqrt+0xb0>
 8008552:	460d      	mov	r5, r1
 8008554:	2620      	movs	r6, #32
 8008556:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800855a:	4293      	cmp	r3, r2
 800855c:	eb00 0c01 	add.w	ip, r0, r1
 8008560:	dc02      	bgt.n	8008568 <__ieee754_sqrt+0xe4>
 8008562:	d113      	bne.n	800858c <__ieee754_sqrt+0x108>
 8008564:	45a4      	cmp	ip, r4
 8008566:	d811      	bhi.n	800858c <__ieee754_sqrt+0x108>
 8008568:	f1bc 0f00 	cmp.w	ip, #0
 800856c:	eb0c 0100 	add.w	r1, ip, r0
 8008570:	da3e      	bge.n	80085f0 <__ieee754_sqrt+0x16c>
 8008572:	2900      	cmp	r1, #0
 8008574:	db3c      	blt.n	80085f0 <__ieee754_sqrt+0x16c>
 8008576:	f102 0e01 	add.w	lr, r2, #1
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	4672      	mov	r2, lr
 800857e:	45a4      	cmp	ip, r4
 8008580:	bf88      	it	hi
 8008582:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008586:	eba4 040c 	sub.w	r4, r4, ip
 800858a:	4405      	add	r5, r0
 800858c:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8008590:	3e01      	subs	r6, #1
 8008592:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8008596:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800859a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800859e:	d1dc      	bne.n	800855a <__ieee754_sqrt+0xd6>
 80085a0:	431c      	orrs	r4, r3
 80085a2:	d01a      	beq.n	80085da <__ieee754_sqrt+0x156>
 80085a4:	4c1e      	ldr	r4, [pc, #120]	@ (8008620 <__ieee754_sqrt+0x19c>)
 80085a6:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8008624 <__ieee754_sqrt+0x1a0>
 80085aa:	e9d4 0100 	ldrd	r0, r1, [r4]
 80085ae:	e9d9 2300 	ldrd	r2, r3, [r9]
 80085b2:	f7f7 fdd9 	bl	8000168 <__aeabi_dsub>
 80085b6:	e9d4 ab00 	ldrd	sl, fp, [r4]
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	4650      	mov	r0, sl
 80085c0:	4659      	mov	r1, fp
 80085c2:	f7f8 fa05 	bl	80009d0 <__aeabi_dcmple>
 80085c6:	b140      	cbz	r0, 80085da <__ieee754_sqrt+0x156>
 80085c8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80085cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80085d0:	f1b5 3fff 	cmp.w	r5, #4294967295
 80085d4:	d10e      	bne.n	80085f4 <__ieee754_sqrt+0x170>
 80085d6:	4635      	mov	r5, r6
 80085d8:	3701      	adds	r7, #1
 80085da:	107b      	asrs	r3, r7, #1
 80085dc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80085e0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80085e4:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 80085e8:	086b      	lsrs	r3, r5, #1
 80085ea:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 80085ee:	e75b      	b.n	80084a8 <__ieee754_sqrt+0x24>
 80085f0:	4696      	mov	lr, r2
 80085f2:	e7c2      	b.n	800857a <__ieee754_sqrt+0xf6>
 80085f4:	f7f7 fdba 	bl	800016c <__adddf3>
 80085f8:	e9d4 ab00 	ldrd	sl, fp, [r4]
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4650      	mov	r0, sl
 8008602:	4659      	mov	r1, fp
 8008604:	f7f8 f9da 	bl	80009bc <__aeabi_dcmplt>
 8008608:	b120      	cbz	r0, 8008614 <__ieee754_sqrt+0x190>
 800860a:	1cab      	adds	r3, r5, #2
 800860c:	bf08      	it	eq
 800860e:	3701      	addeq	r7, #1
 8008610:	3502      	adds	r5, #2
 8008612:	e7e2      	b.n	80085da <__ieee754_sqrt+0x156>
 8008614:	1c6b      	adds	r3, r5, #1
 8008616:	f023 0501 	bic.w	r5, r3, #1
 800861a:	e7de      	b.n	80085da <__ieee754_sqrt+0x156>
 800861c:	7ff00000 	.word	0x7ff00000
 8008620:	0800c978 	.word	0x0800c978
 8008624:	0800c970 	.word	0x0800c970

08008628 <atof>:
 8008628:	2100      	movs	r1, #0
 800862a:	f000 bdfd 	b.w	8009228 <strtod>

0800862e <atoi>:
 800862e:	220a      	movs	r2, #10
 8008630:	2100      	movs	r1, #0
 8008632:	f000 be7f 	b.w	8009334 <strtol>

08008636 <sulp>:
 8008636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800863a:	460f      	mov	r7, r1
 800863c:	4690      	mov	r8, r2
 800863e:	f003 fae1 	bl	800bc04 <__ulp>
 8008642:	4604      	mov	r4, r0
 8008644:	460d      	mov	r5, r1
 8008646:	f1b8 0f00 	cmp.w	r8, #0
 800864a:	d011      	beq.n	8008670 <sulp+0x3a>
 800864c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008650:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008654:	2b00      	cmp	r3, #0
 8008656:	dd0b      	ble.n	8008670 <sulp+0x3a>
 8008658:	2400      	movs	r4, #0
 800865a:	051b      	lsls	r3, r3, #20
 800865c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008660:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008664:	4622      	mov	r2, r4
 8008666:	462b      	mov	r3, r5
 8008668:	f7f7 ff36 	bl	80004d8 <__aeabi_dmul>
 800866c:	4604      	mov	r4, r0
 800866e:	460d      	mov	r5, r1
 8008670:	4620      	mov	r0, r4
 8008672:	4629      	mov	r1, r5
 8008674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008678 <_strtod_l>:
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	b09f      	sub	sp, #124	@ 0x7c
 800867e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008680:	2200      	movs	r2, #0
 8008682:	460c      	mov	r4, r1
 8008684:	921a      	str	r2, [sp, #104]	@ 0x68
 8008686:	f04f 0a00 	mov.w	sl, #0
 800868a:	f04f 0b00 	mov.w	fp, #0
 800868e:	460a      	mov	r2, r1
 8008690:	9005      	str	r0, [sp, #20]
 8008692:	9219      	str	r2, [sp, #100]	@ 0x64
 8008694:	7811      	ldrb	r1, [r2, #0]
 8008696:	292b      	cmp	r1, #43	@ 0x2b
 8008698:	d048      	beq.n	800872c <_strtod_l+0xb4>
 800869a:	d836      	bhi.n	800870a <_strtod_l+0x92>
 800869c:	290d      	cmp	r1, #13
 800869e:	d830      	bhi.n	8008702 <_strtod_l+0x8a>
 80086a0:	2908      	cmp	r1, #8
 80086a2:	d830      	bhi.n	8008706 <_strtod_l+0x8e>
 80086a4:	2900      	cmp	r1, #0
 80086a6:	d039      	beq.n	800871c <_strtod_l+0xa4>
 80086a8:	2200      	movs	r2, #0
 80086aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80086ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80086ae:	782a      	ldrb	r2, [r5, #0]
 80086b0:	2a30      	cmp	r2, #48	@ 0x30
 80086b2:	f040 80b0 	bne.w	8008816 <_strtod_l+0x19e>
 80086b6:	786a      	ldrb	r2, [r5, #1]
 80086b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80086bc:	2a58      	cmp	r2, #88	@ 0x58
 80086be:	d16c      	bne.n	800879a <_strtod_l+0x122>
 80086c0:	9302      	str	r3, [sp, #8]
 80086c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086c4:	4a8f      	ldr	r2, [pc, #572]	@ (8008904 <_strtod_l+0x28c>)
 80086c6:	9301      	str	r3, [sp, #4]
 80086c8:	ab1a      	add	r3, sp, #104	@ 0x68
 80086ca:	9300      	str	r3, [sp, #0]
 80086cc:	9805      	ldr	r0, [sp, #20]
 80086ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80086d0:	a919      	add	r1, sp, #100	@ 0x64
 80086d2:	f002 fb91 	bl	800adf8 <__gethex>
 80086d6:	f010 060f 	ands.w	r6, r0, #15
 80086da:	4604      	mov	r4, r0
 80086dc:	d005      	beq.n	80086ea <_strtod_l+0x72>
 80086de:	2e06      	cmp	r6, #6
 80086e0:	d126      	bne.n	8008730 <_strtod_l+0xb8>
 80086e2:	2300      	movs	r3, #0
 80086e4:	3501      	adds	r5, #1
 80086e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80086e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80086ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	f040 8582 	bne.w	80091f6 <_strtod_l+0xb7e>
 80086f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086f4:	b1bb      	cbz	r3, 8008726 <_strtod_l+0xae>
 80086f6:	4650      	mov	r0, sl
 80086f8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80086fc:	b01f      	add	sp, #124	@ 0x7c
 80086fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008702:	2920      	cmp	r1, #32
 8008704:	d1d0      	bne.n	80086a8 <_strtod_l+0x30>
 8008706:	3201      	adds	r2, #1
 8008708:	e7c3      	b.n	8008692 <_strtod_l+0x1a>
 800870a:	292d      	cmp	r1, #45	@ 0x2d
 800870c:	d1cc      	bne.n	80086a8 <_strtod_l+0x30>
 800870e:	2101      	movs	r1, #1
 8008710:	910e      	str	r1, [sp, #56]	@ 0x38
 8008712:	1c51      	adds	r1, r2, #1
 8008714:	9119      	str	r1, [sp, #100]	@ 0x64
 8008716:	7852      	ldrb	r2, [r2, #1]
 8008718:	2a00      	cmp	r2, #0
 800871a:	d1c7      	bne.n	80086ac <_strtod_l+0x34>
 800871c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800871e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008720:	2b00      	cmp	r3, #0
 8008722:	f040 8566 	bne.w	80091f2 <_strtod_l+0xb7a>
 8008726:	4650      	mov	r0, sl
 8008728:	4659      	mov	r1, fp
 800872a:	e7e7      	b.n	80086fc <_strtod_l+0x84>
 800872c:	2100      	movs	r1, #0
 800872e:	e7ef      	b.n	8008710 <_strtod_l+0x98>
 8008730:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008732:	b13a      	cbz	r2, 8008744 <_strtod_l+0xcc>
 8008734:	2135      	movs	r1, #53	@ 0x35
 8008736:	a81c      	add	r0, sp, #112	@ 0x70
 8008738:	f003 fb54 	bl	800bde4 <__copybits>
 800873c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800873e:	9805      	ldr	r0, [sp, #20]
 8008740:	f002 ff34 	bl	800b5ac <_Bfree>
 8008744:	3e01      	subs	r6, #1
 8008746:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008748:	2e04      	cmp	r6, #4
 800874a:	d806      	bhi.n	800875a <_strtod_l+0xe2>
 800874c:	e8df f006 	tbb	[pc, r6]
 8008750:	201d0314 	.word	0x201d0314
 8008754:	14          	.byte	0x14
 8008755:	00          	.byte	0x00
 8008756:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800875a:	05e1      	lsls	r1, r4, #23
 800875c:	bf48      	it	mi
 800875e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008762:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008766:	0d1b      	lsrs	r3, r3, #20
 8008768:	051b      	lsls	r3, r3, #20
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1bd      	bne.n	80086ea <_strtod_l+0x72>
 800876e:	f001 fbe5 	bl	8009f3c <__errno>
 8008772:	2322      	movs	r3, #34	@ 0x22
 8008774:	6003      	str	r3, [r0, #0]
 8008776:	e7b8      	b.n	80086ea <_strtod_l+0x72>
 8008778:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800877c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008780:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008784:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008788:	e7e7      	b.n	800875a <_strtod_l+0xe2>
 800878a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008908 <_strtod_l+0x290>
 800878e:	e7e4      	b.n	800875a <_strtod_l+0xe2>
 8008790:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008794:	f04f 3aff 	mov.w	sl, #4294967295
 8008798:	e7df      	b.n	800875a <_strtod_l+0xe2>
 800879a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800879c:	1c5a      	adds	r2, r3, #1
 800879e:	9219      	str	r2, [sp, #100]	@ 0x64
 80087a0:	785b      	ldrb	r3, [r3, #1]
 80087a2:	2b30      	cmp	r3, #48	@ 0x30
 80087a4:	d0f9      	beq.n	800879a <_strtod_l+0x122>
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d09f      	beq.n	80086ea <_strtod_l+0x72>
 80087aa:	2301      	movs	r3, #1
 80087ac:	2700      	movs	r7, #0
 80087ae:	220a      	movs	r2, #10
 80087b0:	46b9      	mov	r9, r7
 80087b2:	9308      	str	r3, [sp, #32]
 80087b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087b6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80087b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80087ba:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80087bc:	7805      	ldrb	r5, [r0, #0]
 80087be:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80087c2:	b2d9      	uxtb	r1, r3
 80087c4:	2909      	cmp	r1, #9
 80087c6:	d928      	bls.n	800881a <_strtod_l+0x1a2>
 80087c8:	2201      	movs	r2, #1
 80087ca:	4950      	ldr	r1, [pc, #320]	@ (800890c <_strtod_l+0x294>)
 80087cc:	f001 fb59 	bl	8009e82 <strncmp>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d032      	beq.n	800883a <_strtod_l+0x1c2>
 80087d4:	2000      	movs	r0, #0
 80087d6:	462a      	mov	r2, r5
 80087d8:	4603      	mov	r3, r0
 80087da:	464d      	mov	r5, r9
 80087dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80087de:	2a65      	cmp	r2, #101	@ 0x65
 80087e0:	d001      	beq.n	80087e6 <_strtod_l+0x16e>
 80087e2:	2a45      	cmp	r2, #69	@ 0x45
 80087e4:	d114      	bne.n	8008810 <_strtod_l+0x198>
 80087e6:	b91d      	cbnz	r5, 80087f0 <_strtod_l+0x178>
 80087e8:	9a08      	ldr	r2, [sp, #32]
 80087ea:	4302      	orrs	r2, r0
 80087ec:	d096      	beq.n	800871c <_strtod_l+0xa4>
 80087ee:	2500      	movs	r5, #0
 80087f0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80087f2:	1c62      	adds	r2, r4, #1
 80087f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80087f6:	7862      	ldrb	r2, [r4, #1]
 80087f8:	2a2b      	cmp	r2, #43	@ 0x2b
 80087fa:	d07a      	beq.n	80088f2 <_strtod_l+0x27a>
 80087fc:	2a2d      	cmp	r2, #45	@ 0x2d
 80087fe:	d07e      	beq.n	80088fe <_strtod_l+0x286>
 8008800:	f04f 0c00 	mov.w	ip, #0
 8008804:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008808:	2909      	cmp	r1, #9
 800880a:	f240 8085 	bls.w	8008918 <_strtod_l+0x2a0>
 800880e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008810:	f04f 0800 	mov.w	r8, #0
 8008814:	e0a5      	b.n	8008962 <_strtod_l+0x2ea>
 8008816:	2300      	movs	r3, #0
 8008818:	e7c8      	b.n	80087ac <_strtod_l+0x134>
 800881a:	f1b9 0f08 	cmp.w	r9, #8
 800881e:	bfd8      	it	le
 8008820:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008822:	f100 0001 	add.w	r0, r0, #1
 8008826:	bfd6      	itet	le
 8008828:	fb02 3301 	mlale	r3, r2, r1, r3
 800882c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008830:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008832:	f109 0901 	add.w	r9, r9, #1
 8008836:	9019      	str	r0, [sp, #100]	@ 0x64
 8008838:	e7bf      	b.n	80087ba <_strtod_l+0x142>
 800883a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800883c:	1c5a      	adds	r2, r3, #1
 800883e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008840:	785a      	ldrb	r2, [r3, #1]
 8008842:	f1b9 0f00 	cmp.w	r9, #0
 8008846:	d03b      	beq.n	80088c0 <_strtod_l+0x248>
 8008848:	464d      	mov	r5, r9
 800884a:	900a      	str	r0, [sp, #40]	@ 0x28
 800884c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008850:	2b09      	cmp	r3, #9
 8008852:	d912      	bls.n	800887a <_strtod_l+0x202>
 8008854:	2301      	movs	r3, #1
 8008856:	e7c2      	b.n	80087de <_strtod_l+0x166>
 8008858:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800885a:	3001      	adds	r0, #1
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008860:	785a      	ldrb	r2, [r3, #1]
 8008862:	2a30      	cmp	r2, #48	@ 0x30
 8008864:	d0f8      	beq.n	8008858 <_strtod_l+0x1e0>
 8008866:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800886a:	2b08      	cmp	r3, #8
 800886c:	f200 84c8 	bhi.w	8009200 <_strtod_l+0xb88>
 8008870:	900a      	str	r0, [sp, #40]	@ 0x28
 8008872:	2000      	movs	r0, #0
 8008874:	4605      	mov	r5, r0
 8008876:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008878:	930c      	str	r3, [sp, #48]	@ 0x30
 800887a:	3a30      	subs	r2, #48	@ 0x30
 800887c:	f100 0301 	add.w	r3, r0, #1
 8008880:	d018      	beq.n	80088b4 <_strtod_l+0x23c>
 8008882:	462e      	mov	r6, r5
 8008884:	f04f 0e0a 	mov.w	lr, #10
 8008888:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800888a:	4419      	add	r1, r3
 800888c:	910a      	str	r1, [sp, #40]	@ 0x28
 800888e:	1c71      	adds	r1, r6, #1
 8008890:	eba1 0c05 	sub.w	ip, r1, r5
 8008894:	4563      	cmp	r3, ip
 8008896:	dc15      	bgt.n	80088c4 <_strtod_l+0x24c>
 8008898:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800889c:	182b      	adds	r3, r5, r0
 800889e:	2b08      	cmp	r3, #8
 80088a0:	f105 0501 	add.w	r5, r5, #1
 80088a4:	4405      	add	r5, r0
 80088a6:	dc1a      	bgt.n	80088de <_strtod_l+0x266>
 80088a8:	230a      	movs	r3, #10
 80088aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088ac:	fb03 2301 	mla	r3, r3, r1, r2
 80088b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80088b2:	2300      	movs	r3, #0
 80088b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80088b6:	4618      	mov	r0, r3
 80088b8:	1c51      	adds	r1, r2, #1
 80088ba:	9119      	str	r1, [sp, #100]	@ 0x64
 80088bc:	7852      	ldrb	r2, [r2, #1]
 80088be:	e7c5      	b.n	800884c <_strtod_l+0x1d4>
 80088c0:	4648      	mov	r0, r9
 80088c2:	e7ce      	b.n	8008862 <_strtod_l+0x1ea>
 80088c4:	2e08      	cmp	r6, #8
 80088c6:	dc05      	bgt.n	80088d4 <_strtod_l+0x25c>
 80088c8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80088ca:	fb0e f606 	mul.w	r6, lr, r6
 80088ce:	960b      	str	r6, [sp, #44]	@ 0x2c
 80088d0:	460e      	mov	r6, r1
 80088d2:	e7dc      	b.n	800888e <_strtod_l+0x216>
 80088d4:	2910      	cmp	r1, #16
 80088d6:	bfd8      	it	le
 80088d8:	fb0e f707 	mulle.w	r7, lr, r7
 80088dc:	e7f8      	b.n	80088d0 <_strtod_l+0x258>
 80088de:	2b0f      	cmp	r3, #15
 80088e0:	bfdc      	itt	le
 80088e2:	230a      	movle	r3, #10
 80088e4:	fb03 2707 	mlale	r7, r3, r7, r2
 80088e8:	e7e3      	b.n	80088b2 <_strtod_l+0x23a>
 80088ea:	2300      	movs	r3, #0
 80088ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80088ee:	2301      	movs	r3, #1
 80088f0:	e77a      	b.n	80087e8 <_strtod_l+0x170>
 80088f2:	f04f 0c00 	mov.w	ip, #0
 80088f6:	1ca2      	adds	r2, r4, #2
 80088f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80088fa:	78a2      	ldrb	r2, [r4, #2]
 80088fc:	e782      	b.n	8008804 <_strtod_l+0x18c>
 80088fe:	f04f 0c01 	mov.w	ip, #1
 8008902:	e7f8      	b.n	80088f6 <_strtod_l+0x27e>
 8008904:	0800cb68 	.word	0x0800cb68
 8008908:	7ff00000 	.word	0x7ff00000
 800890c:	0800c980 	.word	0x0800c980
 8008910:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008912:	1c51      	adds	r1, r2, #1
 8008914:	9119      	str	r1, [sp, #100]	@ 0x64
 8008916:	7852      	ldrb	r2, [r2, #1]
 8008918:	2a30      	cmp	r2, #48	@ 0x30
 800891a:	d0f9      	beq.n	8008910 <_strtod_l+0x298>
 800891c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008920:	2908      	cmp	r1, #8
 8008922:	f63f af75 	bhi.w	8008810 <_strtod_l+0x198>
 8008926:	f04f 080a 	mov.w	r8, #10
 800892a:	3a30      	subs	r2, #48	@ 0x30
 800892c:	9209      	str	r2, [sp, #36]	@ 0x24
 800892e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008930:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008932:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008934:	1c56      	adds	r6, r2, #1
 8008936:	9619      	str	r6, [sp, #100]	@ 0x64
 8008938:	7852      	ldrb	r2, [r2, #1]
 800893a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800893e:	f1be 0f09 	cmp.w	lr, #9
 8008942:	d939      	bls.n	80089b8 <_strtod_l+0x340>
 8008944:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008946:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800894a:	1a76      	subs	r6, r6, r1
 800894c:	2e08      	cmp	r6, #8
 800894e:	dc03      	bgt.n	8008958 <_strtod_l+0x2e0>
 8008950:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008952:	4588      	cmp	r8, r1
 8008954:	bfa8      	it	ge
 8008956:	4688      	movge	r8, r1
 8008958:	f1bc 0f00 	cmp.w	ip, #0
 800895c:	d001      	beq.n	8008962 <_strtod_l+0x2ea>
 800895e:	f1c8 0800 	rsb	r8, r8, #0
 8008962:	2d00      	cmp	r5, #0
 8008964:	d14e      	bne.n	8008a04 <_strtod_l+0x38c>
 8008966:	9908      	ldr	r1, [sp, #32]
 8008968:	4308      	orrs	r0, r1
 800896a:	f47f aebe 	bne.w	80086ea <_strtod_l+0x72>
 800896e:	2b00      	cmp	r3, #0
 8008970:	f47f aed4 	bne.w	800871c <_strtod_l+0xa4>
 8008974:	2a69      	cmp	r2, #105	@ 0x69
 8008976:	d028      	beq.n	80089ca <_strtod_l+0x352>
 8008978:	dc25      	bgt.n	80089c6 <_strtod_l+0x34e>
 800897a:	2a49      	cmp	r2, #73	@ 0x49
 800897c:	d025      	beq.n	80089ca <_strtod_l+0x352>
 800897e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008980:	f47f aecc 	bne.w	800871c <_strtod_l+0xa4>
 8008984:	4999      	ldr	r1, [pc, #612]	@ (8008bec <_strtod_l+0x574>)
 8008986:	a819      	add	r0, sp, #100	@ 0x64
 8008988:	f002 fc58 	bl	800b23c <__match>
 800898c:	2800      	cmp	r0, #0
 800898e:	f43f aec5 	beq.w	800871c <_strtod_l+0xa4>
 8008992:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	2b28      	cmp	r3, #40	@ 0x28
 8008998:	d12e      	bne.n	80089f8 <_strtod_l+0x380>
 800899a:	4995      	ldr	r1, [pc, #596]	@ (8008bf0 <_strtod_l+0x578>)
 800899c:	aa1c      	add	r2, sp, #112	@ 0x70
 800899e:	a819      	add	r0, sp, #100	@ 0x64
 80089a0:	f002 fc60 	bl	800b264 <__hexnan>
 80089a4:	2805      	cmp	r0, #5
 80089a6:	d127      	bne.n	80089f8 <_strtod_l+0x380>
 80089a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80089aa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80089ae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80089b2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80089b6:	e698      	b.n	80086ea <_strtod_l+0x72>
 80089b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089ba:	fb08 2101 	mla	r1, r8, r1, r2
 80089be:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80089c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80089c4:	e7b5      	b.n	8008932 <_strtod_l+0x2ba>
 80089c6:	2a6e      	cmp	r2, #110	@ 0x6e
 80089c8:	e7da      	b.n	8008980 <_strtod_l+0x308>
 80089ca:	498a      	ldr	r1, [pc, #552]	@ (8008bf4 <_strtod_l+0x57c>)
 80089cc:	a819      	add	r0, sp, #100	@ 0x64
 80089ce:	f002 fc35 	bl	800b23c <__match>
 80089d2:	2800      	cmp	r0, #0
 80089d4:	f43f aea2 	beq.w	800871c <_strtod_l+0xa4>
 80089d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089da:	4987      	ldr	r1, [pc, #540]	@ (8008bf8 <_strtod_l+0x580>)
 80089dc:	3b01      	subs	r3, #1
 80089de:	a819      	add	r0, sp, #100	@ 0x64
 80089e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80089e2:	f002 fc2b 	bl	800b23c <__match>
 80089e6:	b910      	cbnz	r0, 80089ee <_strtod_l+0x376>
 80089e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089ea:	3301      	adds	r3, #1
 80089ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80089ee:	f04f 0a00 	mov.w	sl, #0
 80089f2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8008bfc <_strtod_l+0x584>
 80089f6:	e678      	b.n	80086ea <_strtod_l+0x72>
 80089f8:	4881      	ldr	r0, [pc, #516]	@ (8008c00 <_strtod_l+0x588>)
 80089fa:	f001 fae9 	bl	8009fd0 <nan>
 80089fe:	4682      	mov	sl, r0
 8008a00:	468b      	mov	fp, r1
 8008a02:	e672      	b.n	80086ea <_strtod_l+0x72>
 8008a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a06:	f1b9 0f00 	cmp.w	r9, #0
 8008a0a:	bf08      	it	eq
 8008a0c:	46a9      	moveq	r9, r5
 8008a0e:	eba8 0303 	sub.w	r3, r8, r3
 8008a12:	2d10      	cmp	r5, #16
 8008a14:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008a16:	462c      	mov	r4, r5
 8008a18:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a1a:	bfa8      	it	ge
 8008a1c:	2410      	movge	r4, #16
 8008a1e:	f7f7 fce1 	bl	80003e4 <__aeabi_ui2d>
 8008a22:	2d09      	cmp	r5, #9
 8008a24:	4682      	mov	sl, r0
 8008a26:	468b      	mov	fp, r1
 8008a28:	dc11      	bgt.n	8008a4e <_strtod_l+0x3d6>
 8008a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f43f ae5c 	beq.w	80086ea <_strtod_l+0x72>
 8008a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a34:	dd76      	ble.n	8008b24 <_strtod_l+0x4ac>
 8008a36:	2b16      	cmp	r3, #22
 8008a38:	dc5d      	bgt.n	8008af6 <_strtod_l+0x47e>
 8008a3a:	4972      	ldr	r1, [pc, #456]	@ (8008c04 <_strtod_l+0x58c>)
 8008a3c:	4652      	mov	r2, sl
 8008a3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a42:	465b      	mov	r3, fp
 8008a44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a48:	f7f7 fd46 	bl	80004d8 <__aeabi_dmul>
 8008a4c:	e7d7      	b.n	80089fe <_strtod_l+0x386>
 8008a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8008c04 <_strtod_l+0x58c>)
 8008a50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008a58:	f7f7 fd3e 	bl	80004d8 <__aeabi_dmul>
 8008a5c:	4682      	mov	sl, r0
 8008a5e:	4638      	mov	r0, r7
 8008a60:	468b      	mov	fp, r1
 8008a62:	f7f7 fcbf 	bl	80003e4 <__aeabi_ui2d>
 8008a66:	4602      	mov	r2, r0
 8008a68:	460b      	mov	r3, r1
 8008a6a:	4650      	mov	r0, sl
 8008a6c:	4659      	mov	r1, fp
 8008a6e:	f7f7 fb7d 	bl	800016c <__adddf3>
 8008a72:	2d0f      	cmp	r5, #15
 8008a74:	4682      	mov	sl, r0
 8008a76:	468b      	mov	fp, r1
 8008a78:	ddd7      	ble.n	8008a2a <_strtod_l+0x3b2>
 8008a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a7c:	1b2c      	subs	r4, r5, r4
 8008a7e:	441c      	add	r4, r3
 8008a80:	2c00      	cmp	r4, #0
 8008a82:	f340 8093 	ble.w	8008bac <_strtod_l+0x534>
 8008a86:	f014 030f 	ands.w	r3, r4, #15
 8008a8a:	d00a      	beq.n	8008aa2 <_strtod_l+0x42a>
 8008a8c:	495d      	ldr	r1, [pc, #372]	@ (8008c04 <_strtod_l+0x58c>)
 8008a8e:	4652      	mov	r2, sl
 8008a90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a98:	465b      	mov	r3, fp
 8008a9a:	f7f7 fd1d 	bl	80004d8 <__aeabi_dmul>
 8008a9e:	4682      	mov	sl, r0
 8008aa0:	468b      	mov	fp, r1
 8008aa2:	f034 040f 	bics.w	r4, r4, #15
 8008aa6:	d073      	beq.n	8008b90 <_strtod_l+0x518>
 8008aa8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008aac:	dd49      	ble.n	8008b42 <_strtod_l+0x4ca>
 8008aae:	2400      	movs	r4, #0
 8008ab0:	46a0      	mov	r8, r4
 8008ab2:	46a1      	mov	r9, r4
 8008ab4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ab6:	2322      	movs	r3, #34	@ 0x22
 8008ab8:	f04f 0a00 	mov.w	sl, #0
 8008abc:	9a05      	ldr	r2, [sp, #20]
 8008abe:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8008bfc <_strtod_l+0x584>
 8008ac2:	6013      	str	r3, [r2, #0]
 8008ac4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f43f ae0f 	beq.w	80086ea <_strtod_l+0x72>
 8008acc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ace:	9805      	ldr	r0, [sp, #20]
 8008ad0:	f002 fd6c 	bl	800b5ac <_Bfree>
 8008ad4:	4649      	mov	r1, r9
 8008ad6:	9805      	ldr	r0, [sp, #20]
 8008ad8:	f002 fd68 	bl	800b5ac <_Bfree>
 8008adc:	4641      	mov	r1, r8
 8008ade:	9805      	ldr	r0, [sp, #20]
 8008ae0:	f002 fd64 	bl	800b5ac <_Bfree>
 8008ae4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ae6:	9805      	ldr	r0, [sp, #20]
 8008ae8:	f002 fd60 	bl	800b5ac <_Bfree>
 8008aec:	4621      	mov	r1, r4
 8008aee:	9805      	ldr	r0, [sp, #20]
 8008af0:	f002 fd5c 	bl	800b5ac <_Bfree>
 8008af4:	e5f9      	b.n	80086ea <_strtod_l+0x72>
 8008af6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008af8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008afc:	4293      	cmp	r3, r2
 8008afe:	dbbc      	blt.n	8008a7a <_strtod_l+0x402>
 8008b00:	4c40      	ldr	r4, [pc, #256]	@ (8008c04 <_strtod_l+0x58c>)
 8008b02:	f1c5 050f 	rsb	r5, r5, #15
 8008b06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b0a:	4652      	mov	r2, sl
 8008b0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b10:	465b      	mov	r3, fp
 8008b12:	f7f7 fce1 	bl	80004d8 <__aeabi_dmul>
 8008b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b18:	1b5d      	subs	r5, r3, r5
 8008b1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b22:	e791      	b.n	8008a48 <_strtod_l+0x3d0>
 8008b24:	3316      	adds	r3, #22
 8008b26:	dba8      	blt.n	8008a7a <_strtod_l+0x402>
 8008b28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b2a:	4650      	mov	r0, sl
 8008b2c:	eba3 0808 	sub.w	r8, r3, r8
 8008b30:	4b34      	ldr	r3, [pc, #208]	@ (8008c04 <_strtod_l+0x58c>)
 8008b32:	4659      	mov	r1, fp
 8008b34:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008b38:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008b3c:	f7f7 fdf6 	bl	800072c <__aeabi_ddiv>
 8008b40:	e75d      	b.n	80089fe <_strtod_l+0x386>
 8008b42:	2300      	movs	r3, #0
 8008b44:	4650      	mov	r0, sl
 8008b46:	4659      	mov	r1, fp
 8008b48:	461e      	mov	r6, r3
 8008b4a:	4f2f      	ldr	r7, [pc, #188]	@ (8008c08 <_strtod_l+0x590>)
 8008b4c:	1124      	asrs	r4, r4, #4
 8008b4e:	2c01      	cmp	r4, #1
 8008b50:	dc21      	bgt.n	8008b96 <_strtod_l+0x51e>
 8008b52:	b10b      	cbz	r3, 8008b58 <_strtod_l+0x4e0>
 8008b54:	4682      	mov	sl, r0
 8008b56:	468b      	mov	fp, r1
 8008b58:	492b      	ldr	r1, [pc, #172]	@ (8008c08 <_strtod_l+0x590>)
 8008b5a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008b5e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008b62:	4652      	mov	r2, sl
 8008b64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b68:	465b      	mov	r3, fp
 8008b6a:	f7f7 fcb5 	bl	80004d8 <__aeabi_dmul>
 8008b6e:	4b23      	ldr	r3, [pc, #140]	@ (8008bfc <_strtod_l+0x584>)
 8008b70:	460a      	mov	r2, r1
 8008b72:	400b      	ands	r3, r1
 8008b74:	4925      	ldr	r1, [pc, #148]	@ (8008c0c <_strtod_l+0x594>)
 8008b76:	4682      	mov	sl, r0
 8008b78:	428b      	cmp	r3, r1
 8008b7a:	d898      	bhi.n	8008aae <_strtod_l+0x436>
 8008b7c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008b80:	428b      	cmp	r3, r1
 8008b82:	bf86      	itte	hi
 8008b84:	f04f 3aff 	movhi.w	sl, #4294967295
 8008b88:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008c10 <_strtod_l+0x598>
 8008b8c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008b90:	2300      	movs	r3, #0
 8008b92:	9308      	str	r3, [sp, #32]
 8008b94:	e076      	b.n	8008c84 <_strtod_l+0x60c>
 8008b96:	07e2      	lsls	r2, r4, #31
 8008b98:	d504      	bpl.n	8008ba4 <_strtod_l+0x52c>
 8008b9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b9e:	f7f7 fc9b 	bl	80004d8 <__aeabi_dmul>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	3601      	adds	r6, #1
 8008ba6:	1064      	asrs	r4, r4, #1
 8008ba8:	3708      	adds	r7, #8
 8008baa:	e7d0      	b.n	8008b4e <_strtod_l+0x4d6>
 8008bac:	d0f0      	beq.n	8008b90 <_strtod_l+0x518>
 8008bae:	4264      	negs	r4, r4
 8008bb0:	f014 020f 	ands.w	r2, r4, #15
 8008bb4:	d00a      	beq.n	8008bcc <_strtod_l+0x554>
 8008bb6:	4b13      	ldr	r3, [pc, #76]	@ (8008c04 <_strtod_l+0x58c>)
 8008bb8:	4650      	mov	r0, sl
 8008bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bbe:	4659      	mov	r1, fp
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	f7f7 fdb2 	bl	800072c <__aeabi_ddiv>
 8008bc8:	4682      	mov	sl, r0
 8008bca:	468b      	mov	fp, r1
 8008bcc:	1124      	asrs	r4, r4, #4
 8008bce:	d0df      	beq.n	8008b90 <_strtod_l+0x518>
 8008bd0:	2c1f      	cmp	r4, #31
 8008bd2:	dd1f      	ble.n	8008c14 <_strtod_l+0x59c>
 8008bd4:	2400      	movs	r4, #0
 8008bd6:	46a0      	mov	r8, r4
 8008bd8:	46a1      	mov	r9, r4
 8008bda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008bdc:	2322      	movs	r3, #34	@ 0x22
 8008bde:	9a05      	ldr	r2, [sp, #20]
 8008be0:	f04f 0a00 	mov.w	sl, #0
 8008be4:	f04f 0b00 	mov.w	fp, #0
 8008be8:	6013      	str	r3, [r2, #0]
 8008bea:	e76b      	b.n	8008ac4 <_strtod_l+0x44c>
 8008bec:	0800c98f 	.word	0x0800c98f
 8008bf0:	0800cb54 	.word	0x0800cb54
 8008bf4:	0800c987 	.word	0x0800c987
 8008bf8:	0800c9c1 	.word	0x0800c9c1
 8008bfc:	7ff00000 	.word	0x7ff00000
 8008c00:	0800cb50 	.word	0x0800cb50
 8008c04:	0800cce0 	.word	0x0800cce0
 8008c08:	0800ccb8 	.word	0x0800ccb8
 8008c0c:	7ca00000 	.word	0x7ca00000
 8008c10:	7fefffff 	.word	0x7fefffff
 8008c14:	f014 0310 	ands.w	r3, r4, #16
 8008c18:	bf18      	it	ne
 8008c1a:	236a      	movne	r3, #106	@ 0x6a
 8008c1c:	4650      	mov	r0, sl
 8008c1e:	9308      	str	r3, [sp, #32]
 8008c20:	4659      	mov	r1, fp
 8008c22:	2300      	movs	r3, #0
 8008c24:	4e77      	ldr	r6, [pc, #476]	@ (8008e04 <_strtod_l+0x78c>)
 8008c26:	07e7      	lsls	r7, r4, #31
 8008c28:	d504      	bpl.n	8008c34 <_strtod_l+0x5bc>
 8008c2a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c2e:	f7f7 fc53 	bl	80004d8 <__aeabi_dmul>
 8008c32:	2301      	movs	r3, #1
 8008c34:	1064      	asrs	r4, r4, #1
 8008c36:	f106 0608 	add.w	r6, r6, #8
 8008c3a:	d1f4      	bne.n	8008c26 <_strtod_l+0x5ae>
 8008c3c:	b10b      	cbz	r3, 8008c42 <_strtod_l+0x5ca>
 8008c3e:	4682      	mov	sl, r0
 8008c40:	468b      	mov	fp, r1
 8008c42:	9b08      	ldr	r3, [sp, #32]
 8008c44:	b1b3      	cbz	r3, 8008c74 <_strtod_l+0x5fc>
 8008c46:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008c4a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	4659      	mov	r1, fp
 8008c52:	dd0f      	ble.n	8008c74 <_strtod_l+0x5fc>
 8008c54:	2b1f      	cmp	r3, #31
 8008c56:	dd58      	ble.n	8008d0a <_strtod_l+0x692>
 8008c58:	2b34      	cmp	r3, #52	@ 0x34
 8008c5a:	bfd8      	it	le
 8008c5c:	f04f 33ff 	movle.w	r3, #4294967295
 8008c60:	f04f 0a00 	mov.w	sl, #0
 8008c64:	bfcf      	iteee	gt
 8008c66:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008c6a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008c6e:	4093      	lslle	r3, r2
 8008c70:	ea03 0b01 	andle.w	fp, r3, r1
 8008c74:	2200      	movs	r2, #0
 8008c76:	2300      	movs	r3, #0
 8008c78:	4650      	mov	r0, sl
 8008c7a:	4659      	mov	r1, fp
 8008c7c:	f7f7 fe94 	bl	80009a8 <__aeabi_dcmpeq>
 8008c80:	2800      	cmp	r0, #0
 8008c82:	d1a7      	bne.n	8008bd4 <_strtod_l+0x55c>
 8008c84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c86:	464a      	mov	r2, r9
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008c8c:	462b      	mov	r3, r5
 8008c8e:	9805      	ldr	r0, [sp, #20]
 8008c90:	f002 fcf4 	bl	800b67c <__s2b>
 8008c94:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008c96:	2800      	cmp	r0, #0
 8008c98:	f43f af09 	beq.w	8008aae <_strtod_l+0x436>
 8008c9c:	2400      	movs	r4, #0
 8008c9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ca2:	2a00      	cmp	r2, #0
 8008ca4:	eba3 0308 	sub.w	r3, r3, r8
 8008ca8:	bfa8      	it	ge
 8008caa:	2300      	movge	r3, #0
 8008cac:	46a0      	mov	r8, r4
 8008cae:	9312      	str	r3, [sp, #72]	@ 0x48
 8008cb0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008cb4:	9316      	str	r3, [sp, #88]	@ 0x58
 8008cb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cb8:	9805      	ldr	r0, [sp, #20]
 8008cba:	6859      	ldr	r1, [r3, #4]
 8008cbc:	f002 fc36 	bl	800b52c <_Balloc>
 8008cc0:	4681      	mov	r9, r0
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	f43f aef7 	beq.w	8008ab6 <_strtod_l+0x43e>
 8008cc8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cca:	300c      	adds	r0, #12
 8008ccc:	691a      	ldr	r2, [r3, #16]
 8008cce:	f103 010c 	add.w	r1, r3, #12
 8008cd2:	3202      	adds	r2, #2
 8008cd4:	0092      	lsls	r2, r2, #2
 8008cd6:	f001 f96c 	bl	8009fb2 <memcpy>
 8008cda:	ab1c      	add	r3, sp, #112	@ 0x70
 8008cdc:	9301      	str	r3, [sp, #4]
 8008cde:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	4652      	mov	r2, sl
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	9805      	ldr	r0, [sp, #20]
 8008ce8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008cec:	f002 fff2 	bl	800bcd4 <__d2b>
 8008cf0:	901a      	str	r0, [sp, #104]	@ 0x68
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	f43f aedf 	beq.w	8008ab6 <_strtod_l+0x43e>
 8008cf8:	2101      	movs	r1, #1
 8008cfa:	9805      	ldr	r0, [sp, #20]
 8008cfc:	f002 fd54 	bl	800b7a8 <__i2b>
 8008d00:	4680      	mov	r8, r0
 8008d02:	b948      	cbnz	r0, 8008d18 <_strtod_l+0x6a0>
 8008d04:	f04f 0800 	mov.w	r8, #0
 8008d08:	e6d5      	b.n	8008ab6 <_strtod_l+0x43e>
 8008d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d12:	ea03 0a0a 	and.w	sl, r3, sl
 8008d16:	e7ad      	b.n	8008c74 <_strtod_l+0x5fc>
 8008d18:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008d1a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008d1c:	2d00      	cmp	r5, #0
 8008d1e:	bfab      	itete	ge
 8008d20:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008d22:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008d24:	18ef      	addge	r7, r5, r3
 8008d26:	1b5e      	sublt	r6, r3, r5
 8008d28:	9b08      	ldr	r3, [sp, #32]
 8008d2a:	bfa8      	it	ge
 8008d2c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008d2e:	eba5 0503 	sub.w	r5, r5, r3
 8008d32:	4415      	add	r5, r2
 8008d34:	4b34      	ldr	r3, [pc, #208]	@ (8008e08 <_strtod_l+0x790>)
 8008d36:	f105 35ff 	add.w	r5, r5, #4294967295
 8008d3a:	bfb8      	it	lt
 8008d3c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008d3e:	429d      	cmp	r5, r3
 8008d40:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008d44:	da50      	bge.n	8008de8 <_strtod_l+0x770>
 8008d46:	1b5b      	subs	r3, r3, r5
 8008d48:	2b1f      	cmp	r3, #31
 8008d4a:	f04f 0101 	mov.w	r1, #1
 8008d4e:	eba2 0203 	sub.w	r2, r2, r3
 8008d52:	dc3d      	bgt.n	8008dd0 <_strtod_l+0x758>
 8008d54:	fa01 f303 	lsl.w	r3, r1, r3
 8008d58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d5e:	18bd      	adds	r5, r7, r2
 8008d60:	9b08      	ldr	r3, [sp, #32]
 8008d62:	42af      	cmp	r7, r5
 8008d64:	4416      	add	r6, r2
 8008d66:	441e      	add	r6, r3
 8008d68:	463b      	mov	r3, r7
 8008d6a:	bfa8      	it	ge
 8008d6c:	462b      	movge	r3, r5
 8008d6e:	42b3      	cmp	r3, r6
 8008d70:	bfa8      	it	ge
 8008d72:	4633      	movge	r3, r6
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	bfc2      	ittt	gt
 8008d78:	1aed      	subgt	r5, r5, r3
 8008d7a:	1af6      	subgt	r6, r6, r3
 8008d7c:	1aff      	subgt	r7, r7, r3
 8008d7e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	dd16      	ble.n	8008db2 <_strtod_l+0x73a>
 8008d84:	4641      	mov	r1, r8
 8008d86:	461a      	mov	r2, r3
 8008d88:	9805      	ldr	r0, [sp, #20]
 8008d8a:	f002 fdc5 	bl	800b918 <__pow5mult>
 8008d8e:	4680      	mov	r8, r0
 8008d90:	2800      	cmp	r0, #0
 8008d92:	d0b7      	beq.n	8008d04 <_strtod_l+0x68c>
 8008d94:	4601      	mov	r1, r0
 8008d96:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008d98:	9805      	ldr	r0, [sp, #20]
 8008d9a:	f002 fd1b 	bl	800b7d4 <__multiply>
 8008d9e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008da0:	2800      	cmp	r0, #0
 8008da2:	f43f ae88 	beq.w	8008ab6 <_strtod_l+0x43e>
 8008da6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008da8:	9805      	ldr	r0, [sp, #20]
 8008daa:	f002 fbff 	bl	800b5ac <_Bfree>
 8008dae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008db0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008db2:	2d00      	cmp	r5, #0
 8008db4:	dc1d      	bgt.n	8008df2 <_strtod_l+0x77a>
 8008db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	dd27      	ble.n	8008e0c <_strtod_l+0x794>
 8008dbc:	4649      	mov	r1, r9
 8008dbe:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008dc0:	9805      	ldr	r0, [sp, #20]
 8008dc2:	f002 fda9 	bl	800b918 <__pow5mult>
 8008dc6:	4681      	mov	r9, r0
 8008dc8:	bb00      	cbnz	r0, 8008e0c <_strtod_l+0x794>
 8008dca:	f04f 0900 	mov.w	r9, #0
 8008dce:	e672      	b.n	8008ab6 <_strtod_l+0x43e>
 8008dd0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008dd4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008dd8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008ddc:	35e2      	adds	r5, #226	@ 0xe2
 8008dde:	fa01 f305 	lsl.w	r3, r1, r5
 8008de2:	9310      	str	r3, [sp, #64]	@ 0x40
 8008de4:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008de6:	e7ba      	b.n	8008d5e <_strtod_l+0x6e6>
 8008de8:	2300      	movs	r3, #0
 8008dea:	9310      	str	r3, [sp, #64]	@ 0x40
 8008dec:	2301      	movs	r3, #1
 8008dee:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008df0:	e7b5      	b.n	8008d5e <_strtod_l+0x6e6>
 8008df2:	462a      	mov	r2, r5
 8008df4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008df6:	9805      	ldr	r0, [sp, #20]
 8008df8:	f002 fde8 	bl	800b9cc <__lshift>
 8008dfc:	901a      	str	r0, [sp, #104]	@ 0x68
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d1d9      	bne.n	8008db6 <_strtod_l+0x73e>
 8008e02:	e658      	b.n	8008ab6 <_strtod_l+0x43e>
 8008e04:	0800cb80 	.word	0x0800cb80
 8008e08:	fffffc02 	.word	0xfffffc02
 8008e0c:	2e00      	cmp	r6, #0
 8008e0e:	dd07      	ble.n	8008e20 <_strtod_l+0x7a8>
 8008e10:	4649      	mov	r1, r9
 8008e12:	4632      	mov	r2, r6
 8008e14:	9805      	ldr	r0, [sp, #20]
 8008e16:	f002 fdd9 	bl	800b9cc <__lshift>
 8008e1a:	4681      	mov	r9, r0
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d0d4      	beq.n	8008dca <_strtod_l+0x752>
 8008e20:	2f00      	cmp	r7, #0
 8008e22:	dd08      	ble.n	8008e36 <_strtod_l+0x7be>
 8008e24:	4641      	mov	r1, r8
 8008e26:	463a      	mov	r2, r7
 8008e28:	9805      	ldr	r0, [sp, #20]
 8008e2a:	f002 fdcf 	bl	800b9cc <__lshift>
 8008e2e:	4680      	mov	r8, r0
 8008e30:	2800      	cmp	r0, #0
 8008e32:	f43f ae40 	beq.w	8008ab6 <_strtod_l+0x43e>
 8008e36:	464a      	mov	r2, r9
 8008e38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e3a:	9805      	ldr	r0, [sp, #20]
 8008e3c:	f002 fe4e 	bl	800badc <__mdiff>
 8008e40:	4604      	mov	r4, r0
 8008e42:	2800      	cmp	r0, #0
 8008e44:	f43f ae37 	beq.w	8008ab6 <_strtod_l+0x43e>
 8008e48:	68c3      	ldr	r3, [r0, #12]
 8008e4a:	4641      	mov	r1, r8
 8008e4c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e4e:	2300      	movs	r3, #0
 8008e50:	60c3      	str	r3, [r0, #12]
 8008e52:	f002 fe27 	bl	800baa4 <__mcmp>
 8008e56:	2800      	cmp	r0, #0
 8008e58:	da3d      	bge.n	8008ed6 <_strtod_l+0x85e>
 8008e5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e5c:	ea53 030a 	orrs.w	r3, r3, sl
 8008e60:	d163      	bne.n	8008f2a <_strtod_l+0x8b2>
 8008e62:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d15f      	bne.n	8008f2a <_strtod_l+0x8b2>
 8008e6a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008e6e:	0d1b      	lsrs	r3, r3, #20
 8008e70:	051b      	lsls	r3, r3, #20
 8008e72:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008e76:	d958      	bls.n	8008f2a <_strtod_l+0x8b2>
 8008e78:	6963      	ldr	r3, [r4, #20]
 8008e7a:	b913      	cbnz	r3, 8008e82 <_strtod_l+0x80a>
 8008e7c:	6923      	ldr	r3, [r4, #16]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	dd53      	ble.n	8008f2a <_strtod_l+0x8b2>
 8008e82:	4621      	mov	r1, r4
 8008e84:	2201      	movs	r2, #1
 8008e86:	9805      	ldr	r0, [sp, #20]
 8008e88:	f002 fda0 	bl	800b9cc <__lshift>
 8008e8c:	4641      	mov	r1, r8
 8008e8e:	4604      	mov	r4, r0
 8008e90:	f002 fe08 	bl	800baa4 <__mcmp>
 8008e94:	2800      	cmp	r0, #0
 8008e96:	dd48      	ble.n	8008f2a <_strtod_l+0x8b2>
 8008e98:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008e9c:	9a08      	ldr	r2, [sp, #32]
 8008e9e:	0d1b      	lsrs	r3, r3, #20
 8008ea0:	051b      	lsls	r3, r3, #20
 8008ea2:	2a00      	cmp	r2, #0
 8008ea4:	d062      	beq.n	8008f6c <_strtod_l+0x8f4>
 8008ea6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008eaa:	d85f      	bhi.n	8008f6c <_strtod_l+0x8f4>
 8008eac:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008eb0:	f67f ae94 	bls.w	8008bdc <_strtod_l+0x564>
 8008eb4:	4650      	mov	r0, sl
 8008eb6:	4659      	mov	r1, fp
 8008eb8:	4ba3      	ldr	r3, [pc, #652]	@ (8009148 <_strtod_l+0xad0>)
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f7f7 fb0c 	bl	80004d8 <__aeabi_dmul>
 8008ec0:	4ba2      	ldr	r3, [pc, #648]	@ (800914c <_strtod_l+0xad4>)
 8008ec2:	4682      	mov	sl, r0
 8008ec4:	400b      	ands	r3, r1
 8008ec6:	468b      	mov	fp, r1
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	f47f adff 	bne.w	8008acc <_strtod_l+0x454>
 8008ece:	2322      	movs	r3, #34	@ 0x22
 8008ed0:	9a05      	ldr	r2, [sp, #20]
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	e5fa      	b.n	8008acc <_strtod_l+0x454>
 8008ed6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008eda:	d165      	bne.n	8008fa8 <_strtod_l+0x930>
 8008edc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008ede:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ee2:	b35a      	cbz	r2, 8008f3c <_strtod_l+0x8c4>
 8008ee4:	4a9a      	ldr	r2, [pc, #616]	@ (8009150 <_strtod_l+0xad8>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d12b      	bne.n	8008f42 <_strtod_l+0x8ca>
 8008eea:	9b08      	ldr	r3, [sp, #32]
 8008eec:	4651      	mov	r1, sl
 8008eee:	b303      	cbz	r3, 8008f32 <_strtod_l+0x8ba>
 8008ef0:	465a      	mov	r2, fp
 8008ef2:	4b96      	ldr	r3, [pc, #600]	@ (800914c <_strtod_l+0xad4>)
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008efa:	f04f 32ff 	mov.w	r2, #4294967295
 8008efe:	d81b      	bhi.n	8008f38 <_strtod_l+0x8c0>
 8008f00:	0d1b      	lsrs	r3, r3, #20
 8008f02:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f06:	fa02 f303 	lsl.w	r3, r2, r3
 8008f0a:	4299      	cmp	r1, r3
 8008f0c:	d119      	bne.n	8008f42 <_strtod_l+0x8ca>
 8008f0e:	4b91      	ldr	r3, [pc, #580]	@ (8009154 <_strtod_l+0xadc>)
 8008f10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d102      	bne.n	8008f1c <_strtod_l+0x8a4>
 8008f16:	3101      	adds	r1, #1
 8008f18:	f43f adcd 	beq.w	8008ab6 <_strtod_l+0x43e>
 8008f1c:	f04f 0a00 	mov.w	sl, #0
 8008f20:	4b8a      	ldr	r3, [pc, #552]	@ (800914c <_strtod_l+0xad4>)
 8008f22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f24:	401a      	ands	r2, r3
 8008f26:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d1c1      	bne.n	8008eb4 <_strtod_l+0x83c>
 8008f30:	e5cc      	b.n	8008acc <_strtod_l+0x454>
 8008f32:	f04f 33ff 	mov.w	r3, #4294967295
 8008f36:	e7e8      	b.n	8008f0a <_strtod_l+0x892>
 8008f38:	4613      	mov	r3, r2
 8008f3a:	e7e6      	b.n	8008f0a <_strtod_l+0x892>
 8008f3c:	ea53 030a 	orrs.w	r3, r3, sl
 8008f40:	d0aa      	beq.n	8008e98 <_strtod_l+0x820>
 8008f42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f44:	b1db      	cbz	r3, 8008f7e <_strtod_l+0x906>
 8008f46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f48:	4213      	tst	r3, r2
 8008f4a:	d0ee      	beq.n	8008f2a <_strtod_l+0x8b2>
 8008f4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f4e:	4650      	mov	r0, sl
 8008f50:	4659      	mov	r1, fp
 8008f52:	9a08      	ldr	r2, [sp, #32]
 8008f54:	b1bb      	cbz	r3, 8008f86 <_strtod_l+0x90e>
 8008f56:	f7ff fb6e 	bl	8008636 <sulp>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f62:	f7f7 f903 	bl	800016c <__adddf3>
 8008f66:	4682      	mov	sl, r0
 8008f68:	468b      	mov	fp, r1
 8008f6a:	e7de      	b.n	8008f2a <_strtod_l+0x8b2>
 8008f6c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008f70:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008f74:	f04f 3aff 	mov.w	sl, #4294967295
 8008f78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008f7c:	e7d5      	b.n	8008f2a <_strtod_l+0x8b2>
 8008f7e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f80:	ea13 0f0a 	tst.w	r3, sl
 8008f84:	e7e1      	b.n	8008f4a <_strtod_l+0x8d2>
 8008f86:	f7ff fb56 	bl	8008636 <sulp>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f92:	f7f7 f8e9 	bl	8000168 <__aeabi_dsub>
 8008f96:	2200      	movs	r2, #0
 8008f98:	2300      	movs	r3, #0
 8008f9a:	4682      	mov	sl, r0
 8008f9c:	468b      	mov	fp, r1
 8008f9e:	f7f7 fd03 	bl	80009a8 <__aeabi_dcmpeq>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d0c1      	beq.n	8008f2a <_strtod_l+0x8b2>
 8008fa6:	e619      	b.n	8008bdc <_strtod_l+0x564>
 8008fa8:	4641      	mov	r1, r8
 8008faa:	4620      	mov	r0, r4
 8008fac:	f002 feea 	bl	800bd84 <__ratio>
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	460f      	mov	r7, r1
 8008fba:	f7f7 fd09 	bl	80009d0 <__aeabi_dcmple>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d06d      	beq.n	800909e <_strtod_l+0xa26>
 8008fc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d178      	bne.n	80090ba <_strtod_l+0xa42>
 8008fc8:	f1ba 0f00 	cmp.w	sl, #0
 8008fcc:	d156      	bne.n	800907c <_strtod_l+0xa04>
 8008fce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d158      	bne.n	800908a <_strtod_l+0xa12>
 8008fd8:	2200      	movs	r2, #0
 8008fda:	4630      	mov	r0, r6
 8008fdc:	4639      	mov	r1, r7
 8008fde:	4b5e      	ldr	r3, [pc, #376]	@ (8009158 <_strtod_l+0xae0>)
 8008fe0:	f7f7 fcec 	bl	80009bc <__aeabi_dcmplt>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	d157      	bne.n	8009098 <_strtod_l+0xa20>
 8008fe8:	4630      	mov	r0, r6
 8008fea:	4639      	mov	r1, r7
 8008fec:	2200      	movs	r2, #0
 8008fee:	4b5b      	ldr	r3, [pc, #364]	@ (800915c <_strtod_l+0xae4>)
 8008ff0:	f7f7 fa72 	bl	80004d8 <__aeabi_dmul>
 8008ff4:	4606      	mov	r6, r0
 8008ff6:	460f      	mov	r7, r1
 8008ff8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008ffc:	9606      	str	r6, [sp, #24]
 8008ffe:	9307      	str	r3, [sp, #28]
 8009000:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009004:	4d51      	ldr	r5, [pc, #324]	@ (800914c <_strtod_l+0xad4>)
 8009006:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800900a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800900c:	401d      	ands	r5, r3
 800900e:	4b54      	ldr	r3, [pc, #336]	@ (8009160 <_strtod_l+0xae8>)
 8009010:	429d      	cmp	r5, r3
 8009012:	f040 80ab 	bne.w	800916c <_strtod_l+0xaf4>
 8009016:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009018:	4650      	mov	r0, sl
 800901a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800901e:	4659      	mov	r1, fp
 8009020:	f002 fdf0 	bl	800bc04 <__ulp>
 8009024:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009028:	f7f7 fa56 	bl	80004d8 <__aeabi_dmul>
 800902c:	4652      	mov	r2, sl
 800902e:	465b      	mov	r3, fp
 8009030:	f7f7 f89c 	bl	800016c <__adddf3>
 8009034:	460b      	mov	r3, r1
 8009036:	4945      	ldr	r1, [pc, #276]	@ (800914c <_strtod_l+0xad4>)
 8009038:	4a4a      	ldr	r2, [pc, #296]	@ (8009164 <_strtod_l+0xaec>)
 800903a:	4019      	ands	r1, r3
 800903c:	4291      	cmp	r1, r2
 800903e:	4682      	mov	sl, r0
 8009040:	d942      	bls.n	80090c8 <_strtod_l+0xa50>
 8009042:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009044:	4b43      	ldr	r3, [pc, #268]	@ (8009154 <_strtod_l+0xadc>)
 8009046:	429a      	cmp	r2, r3
 8009048:	d103      	bne.n	8009052 <_strtod_l+0x9da>
 800904a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800904c:	3301      	adds	r3, #1
 800904e:	f43f ad32 	beq.w	8008ab6 <_strtod_l+0x43e>
 8009052:	f04f 3aff 	mov.w	sl, #4294967295
 8009056:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009154 <_strtod_l+0xadc>
 800905a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800905c:	9805      	ldr	r0, [sp, #20]
 800905e:	f002 faa5 	bl	800b5ac <_Bfree>
 8009062:	4649      	mov	r1, r9
 8009064:	9805      	ldr	r0, [sp, #20]
 8009066:	f002 faa1 	bl	800b5ac <_Bfree>
 800906a:	4641      	mov	r1, r8
 800906c:	9805      	ldr	r0, [sp, #20]
 800906e:	f002 fa9d 	bl	800b5ac <_Bfree>
 8009072:	4621      	mov	r1, r4
 8009074:	9805      	ldr	r0, [sp, #20]
 8009076:	f002 fa99 	bl	800b5ac <_Bfree>
 800907a:	e61c      	b.n	8008cb6 <_strtod_l+0x63e>
 800907c:	f1ba 0f01 	cmp.w	sl, #1
 8009080:	d103      	bne.n	800908a <_strtod_l+0xa12>
 8009082:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009084:	2b00      	cmp	r3, #0
 8009086:	f43f ada9 	beq.w	8008bdc <_strtod_l+0x564>
 800908a:	2200      	movs	r2, #0
 800908c:	4b36      	ldr	r3, [pc, #216]	@ (8009168 <_strtod_l+0xaf0>)
 800908e:	2600      	movs	r6, #0
 8009090:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009094:	4f30      	ldr	r7, [pc, #192]	@ (8009158 <_strtod_l+0xae0>)
 8009096:	e7b3      	b.n	8009000 <_strtod_l+0x988>
 8009098:	2600      	movs	r6, #0
 800909a:	4f30      	ldr	r7, [pc, #192]	@ (800915c <_strtod_l+0xae4>)
 800909c:	e7ac      	b.n	8008ff8 <_strtod_l+0x980>
 800909e:	4630      	mov	r0, r6
 80090a0:	4639      	mov	r1, r7
 80090a2:	4b2e      	ldr	r3, [pc, #184]	@ (800915c <_strtod_l+0xae4>)
 80090a4:	2200      	movs	r2, #0
 80090a6:	f7f7 fa17 	bl	80004d8 <__aeabi_dmul>
 80090aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090ac:	4606      	mov	r6, r0
 80090ae:	460f      	mov	r7, r1
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d0a1      	beq.n	8008ff8 <_strtod_l+0x980>
 80090b4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80090b8:	e7a2      	b.n	8009000 <_strtod_l+0x988>
 80090ba:	2200      	movs	r2, #0
 80090bc:	4b26      	ldr	r3, [pc, #152]	@ (8009158 <_strtod_l+0xae0>)
 80090be:	4616      	mov	r6, r2
 80090c0:	461f      	mov	r7, r3
 80090c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80090c6:	e79b      	b.n	8009000 <_strtod_l+0x988>
 80090c8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80090cc:	9b08      	ldr	r3, [sp, #32]
 80090ce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1c1      	bne.n	800905a <_strtod_l+0x9e2>
 80090d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090da:	0d1b      	lsrs	r3, r3, #20
 80090dc:	051b      	lsls	r3, r3, #20
 80090de:	429d      	cmp	r5, r3
 80090e0:	d1bb      	bne.n	800905a <_strtod_l+0x9e2>
 80090e2:	4630      	mov	r0, r6
 80090e4:	4639      	mov	r1, r7
 80090e6:	f7f8 f833 	bl	8001150 <__aeabi_d2lz>
 80090ea:	f7f7 f9c7 	bl	800047c <__aeabi_l2d>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4630      	mov	r0, r6
 80090f4:	4639      	mov	r1, r7
 80090f6:	f7f7 f837 	bl	8000168 <__aeabi_dsub>
 80090fa:	460b      	mov	r3, r1
 80090fc:	4602      	mov	r2, r0
 80090fe:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009102:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009106:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009108:	ea46 060a 	orr.w	r6, r6, sl
 800910c:	431e      	orrs	r6, r3
 800910e:	d06a      	beq.n	80091e6 <_strtod_l+0xb6e>
 8009110:	a309      	add	r3, pc, #36	@ (adr r3, 8009138 <_strtod_l+0xac0>)
 8009112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009116:	f7f7 fc51 	bl	80009bc <__aeabi_dcmplt>
 800911a:	2800      	cmp	r0, #0
 800911c:	f47f acd6 	bne.w	8008acc <_strtod_l+0x454>
 8009120:	a307      	add	r3, pc, #28	@ (adr r3, 8009140 <_strtod_l+0xac8>)
 8009122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009126:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800912a:	f7f7 fc65 	bl	80009f8 <__aeabi_dcmpgt>
 800912e:	2800      	cmp	r0, #0
 8009130:	d093      	beq.n	800905a <_strtod_l+0x9e2>
 8009132:	e4cb      	b.n	8008acc <_strtod_l+0x454>
 8009134:	f3af 8000 	nop.w
 8009138:	94a03595 	.word	0x94a03595
 800913c:	3fdfffff 	.word	0x3fdfffff
 8009140:	35afe535 	.word	0x35afe535
 8009144:	3fe00000 	.word	0x3fe00000
 8009148:	39500000 	.word	0x39500000
 800914c:	7ff00000 	.word	0x7ff00000
 8009150:	000fffff 	.word	0x000fffff
 8009154:	7fefffff 	.word	0x7fefffff
 8009158:	3ff00000 	.word	0x3ff00000
 800915c:	3fe00000 	.word	0x3fe00000
 8009160:	7fe00000 	.word	0x7fe00000
 8009164:	7c9fffff 	.word	0x7c9fffff
 8009168:	bff00000 	.word	0xbff00000
 800916c:	9b08      	ldr	r3, [sp, #32]
 800916e:	b323      	cbz	r3, 80091ba <_strtod_l+0xb42>
 8009170:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009174:	d821      	bhi.n	80091ba <_strtod_l+0xb42>
 8009176:	a328      	add	r3, pc, #160	@ (adr r3, 8009218 <_strtod_l+0xba0>)
 8009178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917c:	4630      	mov	r0, r6
 800917e:	4639      	mov	r1, r7
 8009180:	f7f7 fc26 	bl	80009d0 <__aeabi_dcmple>
 8009184:	b1a0      	cbz	r0, 80091b0 <_strtod_l+0xb38>
 8009186:	4639      	mov	r1, r7
 8009188:	4630      	mov	r0, r6
 800918a:	f7f7 fc7d 	bl	8000a88 <__aeabi_d2uiz>
 800918e:	2801      	cmp	r0, #1
 8009190:	bf38      	it	cc
 8009192:	2001      	movcc	r0, #1
 8009194:	f7f7 f926 	bl	80003e4 <__aeabi_ui2d>
 8009198:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800919a:	4606      	mov	r6, r0
 800919c:	460f      	mov	r7, r1
 800919e:	b9fb      	cbnz	r3, 80091e0 <_strtod_l+0xb68>
 80091a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80091a4:	9014      	str	r0, [sp, #80]	@ 0x50
 80091a6:	9315      	str	r3, [sp, #84]	@ 0x54
 80091a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80091ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80091b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80091b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80091b6:	1b5b      	subs	r3, r3, r5
 80091b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80091ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80091c2:	f002 fd1f 	bl	800bc04 <__ulp>
 80091c6:	4602      	mov	r2, r0
 80091c8:	460b      	mov	r3, r1
 80091ca:	4650      	mov	r0, sl
 80091cc:	4659      	mov	r1, fp
 80091ce:	f7f7 f983 	bl	80004d8 <__aeabi_dmul>
 80091d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80091d6:	f7f6 ffc9 	bl	800016c <__adddf3>
 80091da:	4682      	mov	sl, r0
 80091dc:	468b      	mov	fp, r1
 80091de:	e775      	b.n	80090cc <_strtod_l+0xa54>
 80091e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80091e4:	e7e0      	b.n	80091a8 <_strtod_l+0xb30>
 80091e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009220 <_strtod_l+0xba8>)
 80091e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ec:	f7f7 fbe6 	bl	80009bc <__aeabi_dcmplt>
 80091f0:	e79d      	b.n	800912e <_strtod_l+0xab6>
 80091f2:	2300      	movs	r3, #0
 80091f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80091f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091f8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80091fa:	6013      	str	r3, [r2, #0]
 80091fc:	f7ff ba79 	b.w	80086f2 <_strtod_l+0x7a>
 8009200:	2a65      	cmp	r2, #101	@ 0x65
 8009202:	f43f ab72 	beq.w	80088ea <_strtod_l+0x272>
 8009206:	2a45      	cmp	r2, #69	@ 0x45
 8009208:	f43f ab6f 	beq.w	80088ea <_strtod_l+0x272>
 800920c:	2301      	movs	r3, #1
 800920e:	f7ff bbaa 	b.w	8008966 <_strtod_l+0x2ee>
 8009212:	bf00      	nop
 8009214:	f3af 8000 	nop.w
 8009218:	ffc00000 	.word	0xffc00000
 800921c:	41dfffff 	.word	0x41dfffff
 8009220:	94a03595 	.word	0x94a03595
 8009224:	3fcfffff 	.word	0x3fcfffff

08009228 <strtod>:
 8009228:	460a      	mov	r2, r1
 800922a:	4601      	mov	r1, r0
 800922c:	4802      	ldr	r0, [pc, #8]	@ (8009238 <strtod+0x10>)
 800922e:	4b03      	ldr	r3, [pc, #12]	@ (800923c <strtod+0x14>)
 8009230:	6800      	ldr	r0, [r0, #0]
 8009232:	f7ff ba21 	b.w	8008678 <_strtod_l>
 8009236:	bf00      	nop
 8009238:	20000188 	.word	0x20000188
 800923c:	2000001c 	.word	0x2000001c

08009240 <_strtol_l.isra.0>:
 8009240:	2b24      	cmp	r3, #36	@ 0x24
 8009242:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009246:	4686      	mov	lr, r0
 8009248:	4690      	mov	r8, r2
 800924a:	d801      	bhi.n	8009250 <_strtol_l.isra.0+0x10>
 800924c:	2b01      	cmp	r3, #1
 800924e:	d106      	bne.n	800925e <_strtol_l.isra.0+0x1e>
 8009250:	f000 fe74 	bl	8009f3c <__errno>
 8009254:	2316      	movs	r3, #22
 8009256:	6003      	str	r3, [r0, #0]
 8009258:	2000      	movs	r0, #0
 800925a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800925e:	460d      	mov	r5, r1
 8009260:	4833      	ldr	r0, [pc, #204]	@ (8009330 <_strtol_l.isra.0+0xf0>)
 8009262:	462a      	mov	r2, r5
 8009264:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009268:	5d06      	ldrb	r6, [r0, r4]
 800926a:	f016 0608 	ands.w	r6, r6, #8
 800926e:	d1f8      	bne.n	8009262 <_strtol_l.isra.0+0x22>
 8009270:	2c2d      	cmp	r4, #45	@ 0x2d
 8009272:	d110      	bne.n	8009296 <_strtol_l.isra.0+0x56>
 8009274:	2601      	movs	r6, #1
 8009276:	782c      	ldrb	r4, [r5, #0]
 8009278:	1c95      	adds	r5, r2, #2
 800927a:	f033 0210 	bics.w	r2, r3, #16
 800927e:	d115      	bne.n	80092ac <_strtol_l.isra.0+0x6c>
 8009280:	2c30      	cmp	r4, #48	@ 0x30
 8009282:	d10d      	bne.n	80092a0 <_strtol_l.isra.0+0x60>
 8009284:	782a      	ldrb	r2, [r5, #0]
 8009286:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800928a:	2a58      	cmp	r2, #88	@ 0x58
 800928c:	d108      	bne.n	80092a0 <_strtol_l.isra.0+0x60>
 800928e:	786c      	ldrb	r4, [r5, #1]
 8009290:	3502      	adds	r5, #2
 8009292:	2310      	movs	r3, #16
 8009294:	e00a      	b.n	80092ac <_strtol_l.isra.0+0x6c>
 8009296:	2c2b      	cmp	r4, #43	@ 0x2b
 8009298:	bf04      	itt	eq
 800929a:	782c      	ldrbeq	r4, [r5, #0]
 800929c:	1c95      	addeq	r5, r2, #2
 800929e:	e7ec      	b.n	800927a <_strtol_l.isra.0+0x3a>
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d1f6      	bne.n	8009292 <_strtol_l.isra.0+0x52>
 80092a4:	2c30      	cmp	r4, #48	@ 0x30
 80092a6:	bf14      	ite	ne
 80092a8:	230a      	movne	r3, #10
 80092aa:	2308      	moveq	r3, #8
 80092ac:	2200      	movs	r2, #0
 80092ae:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80092b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80092b6:	fbbc f9f3 	udiv	r9, ip, r3
 80092ba:	4610      	mov	r0, r2
 80092bc:	fb03 ca19 	mls	sl, r3, r9, ip
 80092c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80092c4:	2f09      	cmp	r7, #9
 80092c6:	d80f      	bhi.n	80092e8 <_strtol_l.isra.0+0xa8>
 80092c8:	463c      	mov	r4, r7
 80092ca:	42a3      	cmp	r3, r4
 80092cc:	dd1b      	ble.n	8009306 <_strtol_l.isra.0+0xc6>
 80092ce:	1c57      	adds	r7, r2, #1
 80092d0:	d007      	beq.n	80092e2 <_strtol_l.isra.0+0xa2>
 80092d2:	4581      	cmp	r9, r0
 80092d4:	d314      	bcc.n	8009300 <_strtol_l.isra.0+0xc0>
 80092d6:	d101      	bne.n	80092dc <_strtol_l.isra.0+0x9c>
 80092d8:	45a2      	cmp	sl, r4
 80092da:	db11      	blt.n	8009300 <_strtol_l.isra.0+0xc0>
 80092dc:	2201      	movs	r2, #1
 80092de:	fb00 4003 	mla	r0, r0, r3, r4
 80092e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092e6:	e7eb      	b.n	80092c0 <_strtol_l.isra.0+0x80>
 80092e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80092ec:	2f19      	cmp	r7, #25
 80092ee:	d801      	bhi.n	80092f4 <_strtol_l.isra.0+0xb4>
 80092f0:	3c37      	subs	r4, #55	@ 0x37
 80092f2:	e7ea      	b.n	80092ca <_strtol_l.isra.0+0x8a>
 80092f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80092f8:	2f19      	cmp	r7, #25
 80092fa:	d804      	bhi.n	8009306 <_strtol_l.isra.0+0xc6>
 80092fc:	3c57      	subs	r4, #87	@ 0x57
 80092fe:	e7e4      	b.n	80092ca <_strtol_l.isra.0+0x8a>
 8009300:	f04f 32ff 	mov.w	r2, #4294967295
 8009304:	e7ed      	b.n	80092e2 <_strtol_l.isra.0+0xa2>
 8009306:	1c53      	adds	r3, r2, #1
 8009308:	d108      	bne.n	800931c <_strtol_l.isra.0+0xdc>
 800930a:	2322      	movs	r3, #34	@ 0x22
 800930c:	4660      	mov	r0, ip
 800930e:	f8ce 3000 	str.w	r3, [lr]
 8009312:	f1b8 0f00 	cmp.w	r8, #0
 8009316:	d0a0      	beq.n	800925a <_strtol_l.isra.0+0x1a>
 8009318:	1e69      	subs	r1, r5, #1
 800931a:	e006      	b.n	800932a <_strtol_l.isra.0+0xea>
 800931c:	b106      	cbz	r6, 8009320 <_strtol_l.isra.0+0xe0>
 800931e:	4240      	negs	r0, r0
 8009320:	f1b8 0f00 	cmp.w	r8, #0
 8009324:	d099      	beq.n	800925a <_strtol_l.isra.0+0x1a>
 8009326:	2a00      	cmp	r2, #0
 8009328:	d1f6      	bne.n	8009318 <_strtol_l.isra.0+0xd8>
 800932a:	f8c8 1000 	str.w	r1, [r8]
 800932e:	e794      	b.n	800925a <_strtol_l.isra.0+0x1a>
 8009330:	0800cba9 	.word	0x0800cba9

08009334 <strtol>:
 8009334:	4613      	mov	r3, r2
 8009336:	460a      	mov	r2, r1
 8009338:	4601      	mov	r1, r0
 800933a:	4802      	ldr	r0, [pc, #8]	@ (8009344 <strtol+0x10>)
 800933c:	6800      	ldr	r0, [r0, #0]
 800933e:	f7ff bf7f 	b.w	8009240 <_strtol_l.isra.0>
 8009342:	bf00      	nop
 8009344:	20000188 	.word	0x20000188

08009348 <__cvt>:
 8009348:	2b00      	cmp	r3, #0
 800934a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800934e:	461d      	mov	r5, r3
 8009350:	bfbb      	ittet	lt
 8009352:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009356:	461d      	movlt	r5, r3
 8009358:	2300      	movge	r3, #0
 800935a:	232d      	movlt	r3, #45	@ 0x2d
 800935c:	b088      	sub	sp, #32
 800935e:	4614      	mov	r4, r2
 8009360:	bfb8      	it	lt
 8009362:	4614      	movlt	r4, r2
 8009364:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009366:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009368:	7013      	strb	r3, [r2, #0]
 800936a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800936c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009370:	f023 0820 	bic.w	r8, r3, #32
 8009374:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009378:	d005      	beq.n	8009386 <__cvt+0x3e>
 800937a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800937e:	d100      	bne.n	8009382 <__cvt+0x3a>
 8009380:	3601      	adds	r6, #1
 8009382:	2302      	movs	r3, #2
 8009384:	e000      	b.n	8009388 <__cvt+0x40>
 8009386:	2303      	movs	r3, #3
 8009388:	aa07      	add	r2, sp, #28
 800938a:	9204      	str	r2, [sp, #16]
 800938c:	aa06      	add	r2, sp, #24
 800938e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009392:	e9cd 3600 	strd	r3, r6, [sp]
 8009396:	4622      	mov	r2, r4
 8009398:	462b      	mov	r3, r5
 800939a:	f000 fea9 	bl	800a0f0 <_dtoa_r>
 800939e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80093a2:	4607      	mov	r7, r0
 80093a4:	d119      	bne.n	80093da <__cvt+0x92>
 80093a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80093a8:	07db      	lsls	r3, r3, #31
 80093aa:	d50e      	bpl.n	80093ca <__cvt+0x82>
 80093ac:	eb00 0906 	add.w	r9, r0, r6
 80093b0:	2200      	movs	r2, #0
 80093b2:	2300      	movs	r3, #0
 80093b4:	4620      	mov	r0, r4
 80093b6:	4629      	mov	r1, r5
 80093b8:	f7f7 faf6 	bl	80009a8 <__aeabi_dcmpeq>
 80093bc:	b108      	cbz	r0, 80093c2 <__cvt+0x7a>
 80093be:	f8cd 901c 	str.w	r9, [sp, #28]
 80093c2:	2230      	movs	r2, #48	@ 0x30
 80093c4:	9b07      	ldr	r3, [sp, #28]
 80093c6:	454b      	cmp	r3, r9
 80093c8:	d31e      	bcc.n	8009408 <__cvt+0xc0>
 80093ca:	4638      	mov	r0, r7
 80093cc:	9b07      	ldr	r3, [sp, #28]
 80093ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80093d0:	1bdb      	subs	r3, r3, r7
 80093d2:	6013      	str	r3, [r2, #0]
 80093d4:	b008      	add	sp, #32
 80093d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80093de:	eb00 0906 	add.w	r9, r0, r6
 80093e2:	d1e5      	bne.n	80093b0 <__cvt+0x68>
 80093e4:	7803      	ldrb	r3, [r0, #0]
 80093e6:	2b30      	cmp	r3, #48	@ 0x30
 80093e8:	d10a      	bne.n	8009400 <__cvt+0xb8>
 80093ea:	2200      	movs	r2, #0
 80093ec:	2300      	movs	r3, #0
 80093ee:	4620      	mov	r0, r4
 80093f0:	4629      	mov	r1, r5
 80093f2:	f7f7 fad9 	bl	80009a8 <__aeabi_dcmpeq>
 80093f6:	b918      	cbnz	r0, 8009400 <__cvt+0xb8>
 80093f8:	f1c6 0601 	rsb	r6, r6, #1
 80093fc:	f8ca 6000 	str.w	r6, [sl]
 8009400:	f8da 3000 	ldr.w	r3, [sl]
 8009404:	4499      	add	r9, r3
 8009406:	e7d3      	b.n	80093b0 <__cvt+0x68>
 8009408:	1c59      	adds	r1, r3, #1
 800940a:	9107      	str	r1, [sp, #28]
 800940c:	701a      	strb	r2, [r3, #0]
 800940e:	e7d9      	b.n	80093c4 <__cvt+0x7c>

08009410 <__exponent>:
 8009410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009412:	2900      	cmp	r1, #0
 8009414:	bfb6      	itet	lt
 8009416:	232d      	movlt	r3, #45	@ 0x2d
 8009418:	232b      	movge	r3, #43	@ 0x2b
 800941a:	4249      	neglt	r1, r1
 800941c:	2909      	cmp	r1, #9
 800941e:	7002      	strb	r2, [r0, #0]
 8009420:	7043      	strb	r3, [r0, #1]
 8009422:	dd29      	ble.n	8009478 <__exponent+0x68>
 8009424:	f10d 0307 	add.w	r3, sp, #7
 8009428:	461d      	mov	r5, r3
 800942a:	270a      	movs	r7, #10
 800942c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009430:	461a      	mov	r2, r3
 8009432:	fb07 1416 	mls	r4, r7, r6, r1
 8009436:	3430      	adds	r4, #48	@ 0x30
 8009438:	f802 4c01 	strb.w	r4, [r2, #-1]
 800943c:	460c      	mov	r4, r1
 800943e:	2c63      	cmp	r4, #99	@ 0x63
 8009440:	4631      	mov	r1, r6
 8009442:	f103 33ff 	add.w	r3, r3, #4294967295
 8009446:	dcf1      	bgt.n	800942c <__exponent+0x1c>
 8009448:	3130      	adds	r1, #48	@ 0x30
 800944a:	1e94      	subs	r4, r2, #2
 800944c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009450:	4623      	mov	r3, r4
 8009452:	1c41      	adds	r1, r0, #1
 8009454:	42ab      	cmp	r3, r5
 8009456:	d30a      	bcc.n	800946e <__exponent+0x5e>
 8009458:	f10d 0309 	add.w	r3, sp, #9
 800945c:	1a9b      	subs	r3, r3, r2
 800945e:	42ac      	cmp	r4, r5
 8009460:	bf88      	it	hi
 8009462:	2300      	movhi	r3, #0
 8009464:	3302      	adds	r3, #2
 8009466:	4403      	add	r3, r0
 8009468:	1a18      	subs	r0, r3, r0
 800946a:	b003      	add	sp, #12
 800946c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800946e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009472:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009476:	e7ed      	b.n	8009454 <__exponent+0x44>
 8009478:	2330      	movs	r3, #48	@ 0x30
 800947a:	3130      	adds	r1, #48	@ 0x30
 800947c:	7083      	strb	r3, [r0, #2]
 800947e:	70c1      	strb	r1, [r0, #3]
 8009480:	1d03      	adds	r3, r0, #4
 8009482:	e7f1      	b.n	8009468 <__exponent+0x58>

08009484 <_printf_float>:
 8009484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009488:	b091      	sub	sp, #68	@ 0x44
 800948a:	460c      	mov	r4, r1
 800948c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009490:	4616      	mov	r6, r2
 8009492:	461f      	mov	r7, r3
 8009494:	4605      	mov	r5, r0
 8009496:	f000 fd07 	bl	8009ea8 <_localeconv_r>
 800949a:	6803      	ldr	r3, [r0, #0]
 800949c:	4618      	mov	r0, r3
 800949e:	9308      	str	r3, [sp, #32]
 80094a0:	f7f6 fe56 	bl	8000150 <strlen>
 80094a4:	2300      	movs	r3, #0
 80094a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80094a8:	f8d8 3000 	ldr.w	r3, [r8]
 80094ac:	9009      	str	r0, [sp, #36]	@ 0x24
 80094ae:	3307      	adds	r3, #7
 80094b0:	f023 0307 	bic.w	r3, r3, #7
 80094b4:	f103 0208 	add.w	r2, r3, #8
 80094b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80094bc:	f8d4 b000 	ldr.w	fp, [r4]
 80094c0:	f8c8 2000 	str.w	r2, [r8]
 80094c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80094c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80094cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094ce:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80094d2:	f04f 32ff 	mov.w	r2, #4294967295
 80094d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80094de:	4b9c      	ldr	r3, [pc, #624]	@ (8009750 <_printf_float+0x2cc>)
 80094e0:	f7f7 fa94 	bl	8000a0c <__aeabi_dcmpun>
 80094e4:	bb70      	cbnz	r0, 8009544 <_printf_float+0xc0>
 80094e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094ea:	f04f 32ff 	mov.w	r2, #4294967295
 80094ee:	4b98      	ldr	r3, [pc, #608]	@ (8009750 <_printf_float+0x2cc>)
 80094f0:	f7f7 fa6e 	bl	80009d0 <__aeabi_dcmple>
 80094f4:	bb30      	cbnz	r0, 8009544 <_printf_float+0xc0>
 80094f6:	2200      	movs	r2, #0
 80094f8:	2300      	movs	r3, #0
 80094fa:	4640      	mov	r0, r8
 80094fc:	4649      	mov	r1, r9
 80094fe:	f7f7 fa5d 	bl	80009bc <__aeabi_dcmplt>
 8009502:	b110      	cbz	r0, 800950a <_printf_float+0x86>
 8009504:	232d      	movs	r3, #45	@ 0x2d
 8009506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800950a:	4a92      	ldr	r2, [pc, #584]	@ (8009754 <_printf_float+0x2d0>)
 800950c:	4b92      	ldr	r3, [pc, #584]	@ (8009758 <_printf_float+0x2d4>)
 800950e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009512:	bf8c      	ite	hi
 8009514:	4690      	movhi	r8, r2
 8009516:	4698      	movls	r8, r3
 8009518:	2303      	movs	r3, #3
 800951a:	f04f 0900 	mov.w	r9, #0
 800951e:	6123      	str	r3, [r4, #16]
 8009520:	f02b 0304 	bic.w	r3, fp, #4
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	4633      	mov	r3, r6
 8009528:	4621      	mov	r1, r4
 800952a:	4628      	mov	r0, r5
 800952c:	9700      	str	r7, [sp, #0]
 800952e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009530:	f000 f9d4 	bl	80098dc <_printf_common>
 8009534:	3001      	adds	r0, #1
 8009536:	f040 8090 	bne.w	800965a <_printf_float+0x1d6>
 800953a:	f04f 30ff 	mov.w	r0, #4294967295
 800953e:	b011      	add	sp, #68	@ 0x44
 8009540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009544:	4642      	mov	r2, r8
 8009546:	464b      	mov	r3, r9
 8009548:	4640      	mov	r0, r8
 800954a:	4649      	mov	r1, r9
 800954c:	f7f7 fa5e 	bl	8000a0c <__aeabi_dcmpun>
 8009550:	b148      	cbz	r0, 8009566 <_printf_float+0xe2>
 8009552:	464b      	mov	r3, r9
 8009554:	2b00      	cmp	r3, #0
 8009556:	bfb8      	it	lt
 8009558:	232d      	movlt	r3, #45	@ 0x2d
 800955a:	4a80      	ldr	r2, [pc, #512]	@ (800975c <_printf_float+0x2d8>)
 800955c:	bfb8      	it	lt
 800955e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009562:	4b7f      	ldr	r3, [pc, #508]	@ (8009760 <_printf_float+0x2dc>)
 8009564:	e7d3      	b.n	800950e <_printf_float+0x8a>
 8009566:	6863      	ldr	r3, [r4, #4]
 8009568:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800956c:	1c5a      	adds	r2, r3, #1
 800956e:	d13f      	bne.n	80095f0 <_printf_float+0x16c>
 8009570:	2306      	movs	r3, #6
 8009572:	6063      	str	r3, [r4, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800957a:	6023      	str	r3, [r4, #0]
 800957c:	9206      	str	r2, [sp, #24]
 800957e:	aa0e      	add	r2, sp, #56	@ 0x38
 8009580:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009584:	aa0d      	add	r2, sp, #52	@ 0x34
 8009586:	9203      	str	r2, [sp, #12]
 8009588:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800958c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009590:	6863      	ldr	r3, [r4, #4]
 8009592:	4642      	mov	r2, r8
 8009594:	9300      	str	r3, [sp, #0]
 8009596:	4628      	mov	r0, r5
 8009598:	464b      	mov	r3, r9
 800959a:	910a      	str	r1, [sp, #40]	@ 0x28
 800959c:	f7ff fed4 	bl	8009348 <__cvt>
 80095a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80095a2:	4680      	mov	r8, r0
 80095a4:	2947      	cmp	r1, #71	@ 0x47
 80095a6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80095a8:	d128      	bne.n	80095fc <_printf_float+0x178>
 80095aa:	1cc8      	adds	r0, r1, #3
 80095ac:	db02      	blt.n	80095b4 <_printf_float+0x130>
 80095ae:	6863      	ldr	r3, [r4, #4]
 80095b0:	4299      	cmp	r1, r3
 80095b2:	dd40      	ble.n	8009636 <_printf_float+0x1b2>
 80095b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80095b8:	fa5f fa8a 	uxtb.w	sl, sl
 80095bc:	4652      	mov	r2, sl
 80095be:	3901      	subs	r1, #1
 80095c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80095c4:	910d      	str	r1, [sp, #52]	@ 0x34
 80095c6:	f7ff ff23 	bl	8009410 <__exponent>
 80095ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095cc:	4681      	mov	r9, r0
 80095ce:	1813      	adds	r3, r2, r0
 80095d0:	2a01      	cmp	r2, #1
 80095d2:	6123      	str	r3, [r4, #16]
 80095d4:	dc02      	bgt.n	80095dc <_printf_float+0x158>
 80095d6:	6822      	ldr	r2, [r4, #0]
 80095d8:	07d2      	lsls	r2, r2, #31
 80095da:	d501      	bpl.n	80095e0 <_printf_float+0x15c>
 80095dc:	3301      	adds	r3, #1
 80095de:	6123      	str	r3, [r4, #16]
 80095e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d09e      	beq.n	8009526 <_printf_float+0xa2>
 80095e8:	232d      	movs	r3, #45	@ 0x2d
 80095ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095ee:	e79a      	b.n	8009526 <_printf_float+0xa2>
 80095f0:	2947      	cmp	r1, #71	@ 0x47
 80095f2:	d1bf      	bne.n	8009574 <_printf_float+0xf0>
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1bd      	bne.n	8009574 <_printf_float+0xf0>
 80095f8:	2301      	movs	r3, #1
 80095fa:	e7ba      	b.n	8009572 <_printf_float+0xee>
 80095fc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009600:	d9dc      	bls.n	80095bc <_printf_float+0x138>
 8009602:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009606:	d118      	bne.n	800963a <_printf_float+0x1b6>
 8009608:	2900      	cmp	r1, #0
 800960a:	6863      	ldr	r3, [r4, #4]
 800960c:	dd0b      	ble.n	8009626 <_printf_float+0x1a2>
 800960e:	6121      	str	r1, [r4, #16]
 8009610:	b913      	cbnz	r3, 8009618 <_printf_float+0x194>
 8009612:	6822      	ldr	r2, [r4, #0]
 8009614:	07d0      	lsls	r0, r2, #31
 8009616:	d502      	bpl.n	800961e <_printf_float+0x19a>
 8009618:	3301      	adds	r3, #1
 800961a:	440b      	add	r3, r1
 800961c:	6123      	str	r3, [r4, #16]
 800961e:	f04f 0900 	mov.w	r9, #0
 8009622:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009624:	e7dc      	b.n	80095e0 <_printf_float+0x15c>
 8009626:	b913      	cbnz	r3, 800962e <_printf_float+0x1aa>
 8009628:	6822      	ldr	r2, [r4, #0]
 800962a:	07d2      	lsls	r2, r2, #31
 800962c:	d501      	bpl.n	8009632 <_printf_float+0x1ae>
 800962e:	3302      	adds	r3, #2
 8009630:	e7f4      	b.n	800961c <_printf_float+0x198>
 8009632:	2301      	movs	r3, #1
 8009634:	e7f2      	b.n	800961c <_printf_float+0x198>
 8009636:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800963a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800963c:	4299      	cmp	r1, r3
 800963e:	db05      	blt.n	800964c <_printf_float+0x1c8>
 8009640:	6823      	ldr	r3, [r4, #0]
 8009642:	6121      	str	r1, [r4, #16]
 8009644:	07d8      	lsls	r0, r3, #31
 8009646:	d5ea      	bpl.n	800961e <_printf_float+0x19a>
 8009648:	1c4b      	adds	r3, r1, #1
 800964a:	e7e7      	b.n	800961c <_printf_float+0x198>
 800964c:	2900      	cmp	r1, #0
 800964e:	bfcc      	ite	gt
 8009650:	2201      	movgt	r2, #1
 8009652:	f1c1 0202 	rsble	r2, r1, #2
 8009656:	4413      	add	r3, r2
 8009658:	e7e0      	b.n	800961c <_printf_float+0x198>
 800965a:	6823      	ldr	r3, [r4, #0]
 800965c:	055a      	lsls	r2, r3, #21
 800965e:	d407      	bmi.n	8009670 <_printf_float+0x1ec>
 8009660:	6923      	ldr	r3, [r4, #16]
 8009662:	4642      	mov	r2, r8
 8009664:	4631      	mov	r1, r6
 8009666:	4628      	mov	r0, r5
 8009668:	47b8      	blx	r7
 800966a:	3001      	adds	r0, #1
 800966c:	d12b      	bne.n	80096c6 <_printf_float+0x242>
 800966e:	e764      	b.n	800953a <_printf_float+0xb6>
 8009670:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009674:	f240 80dc 	bls.w	8009830 <_printf_float+0x3ac>
 8009678:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800967c:	2200      	movs	r2, #0
 800967e:	2300      	movs	r3, #0
 8009680:	f7f7 f992 	bl	80009a8 <__aeabi_dcmpeq>
 8009684:	2800      	cmp	r0, #0
 8009686:	d033      	beq.n	80096f0 <_printf_float+0x26c>
 8009688:	2301      	movs	r3, #1
 800968a:	4631      	mov	r1, r6
 800968c:	4628      	mov	r0, r5
 800968e:	4a35      	ldr	r2, [pc, #212]	@ (8009764 <_printf_float+0x2e0>)
 8009690:	47b8      	blx	r7
 8009692:	3001      	adds	r0, #1
 8009694:	f43f af51 	beq.w	800953a <_printf_float+0xb6>
 8009698:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800969c:	4543      	cmp	r3, r8
 800969e:	db02      	blt.n	80096a6 <_printf_float+0x222>
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	07d8      	lsls	r0, r3, #31
 80096a4:	d50f      	bpl.n	80096c6 <_printf_float+0x242>
 80096a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80096aa:	4631      	mov	r1, r6
 80096ac:	4628      	mov	r0, r5
 80096ae:	47b8      	blx	r7
 80096b0:	3001      	adds	r0, #1
 80096b2:	f43f af42 	beq.w	800953a <_printf_float+0xb6>
 80096b6:	f04f 0900 	mov.w	r9, #0
 80096ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80096be:	f104 0a1a 	add.w	sl, r4, #26
 80096c2:	45c8      	cmp	r8, r9
 80096c4:	dc09      	bgt.n	80096da <_printf_float+0x256>
 80096c6:	6823      	ldr	r3, [r4, #0]
 80096c8:	079b      	lsls	r3, r3, #30
 80096ca:	f100 8102 	bmi.w	80098d2 <_printf_float+0x44e>
 80096ce:	68e0      	ldr	r0, [r4, #12]
 80096d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096d2:	4298      	cmp	r0, r3
 80096d4:	bfb8      	it	lt
 80096d6:	4618      	movlt	r0, r3
 80096d8:	e731      	b.n	800953e <_printf_float+0xba>
 80096da:	2301      	movs	r3, #1
 80096dc:	4652      	mov	r2, sl
 80096de:	4631      	mov	r1, r6
 80096e0:	4628      	mov	r0, r5
 80096e2:	47b8      	blx	r7
 80096e4:	3001      	adds	r0, #1
 80096e6:	f43f af28 	beq.w	800953a <_printf_float+0xb6>
 80096ea:	f109 0901 	add.w	r9, r9, #1
 80096ee:	e7e8      	b.n	80096c2 <_printf_float+0x23e>
 80096f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	dc38      	bgt.n	8009768 <_printf_float+0x2e4>
 80096f6:	2301      	movs	r3, #1
 80096f8:	4631      	mov	r1, r6
 80096fa:	4628      	mov	r0, r5
 80096fc:	4a19      	ldr	r2, [pc, #100]	@ (8009764 <_printf_float+0x2e0>)
 80096fe:	47b8      	blx	r7
 8009700:	3001      	adds	r0, #1
 8009702:	f43f af1a 	beq.w	800953a <_printf_float+0xb6>
 8009706:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800970a:	ea59 0303 	orrs.w	r3, r9, r3
 800970e:	d102      	bne.n	8009716 <_printf_float+0x292>
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	07d9      	lsls	r1, r3, #31
 8009714:	d5d7      	bpl.n	80096c6 <_printf_float+0x242>
 8009716:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800971a:	4631      	mov	r1, r6
 800971c:	4628      	mov	r0, r5
 800971e:	47b8      	blx	r7
 8009720:	3001      	adds	r0, #1
 8009722:	f43f af0a 	beq.w	800953a <_printf_float+0xb6>
 8009726:	f04f 0a00 	mov.w	sl, #0
 800972a:	f104 0b1a 	add.w	fp, r4, #26
 800972e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009730:	425b      	negs	r3, r3
 8009732:	4553      	cmp	r3, sl
 8009734:	dc01      	bgt.n	800973a <_printf_float+0x2b6>
 8009736:	464b      	mov	r3, r9
 8009738:	e793      	b.n	8009662 <_printf_float+0x1de>
 800973a:	2301      	movs	r3, #1
 800973c:	465a      	mov	r2, fp
 800973e:	4631      	mov	r1, r6
 8009740:	4628      	mov	r0, r5
 8009742:	47b8      	blx	r7
 8009744:	3001      	adds	r0, #1
 8009746:	f43f aef8 	beq.w	800953a <_printf_float+0xb6>
 800974a:	f10a 0a01 	add.w	sl, sl, #1
 800974e:	e7ee      	b.n	800972e <_printf_float+0x2aa>
 8009750:	7fefffff 	.word	0x7fefffff
 8009754:	0800c986 	.word	0x0800c986
 8009758:	0800c982 	.word	0x0800c982
 800975c:	0800c98e 	.word	0x0800c98e
 8009760:	0800c98a 	.word	0x0800c98a
 8009764:	0800c992 	.word	0x0800c992
 8009768:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800976a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800976e:	4553      	cmp	r3, sl
 8009770:	bfa8      	it	ge
 8009772:	4653      	movge	r3, sl
 8009774:	2b00      	cmp	r3, #0
 8009776:	4699      	mov	r9, r3
 8009778:	dc36      	bgt.n	80097e8 <_printf_float+0x364>
 800977a:	f04f 0b00 	mov.w	fp, #0
 800977e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009782:	f104 021a 	add.w	r2, r4, #26
 8009786:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009788:	930a      	str	r3, [sp, #40]	@ 0x28
 800978a:	eba3 0309 	sub.w	r3, r3, r9
 800978e:	455b      	cmp	r3, fp
 8009790:	dc31      	bgt.n	80097f6 <_printf_float+0x372>
 8009792:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009794:	459a      	cmp	sl, r3
 8009796:	dc3a      	bgt.n	800980e <_printf_float+0x38a>
 8009798:	6823      	ldr	r3, [r4, #0]
 800979a:	07da      	lsls	r2, r3, #31
 800979c:	d437      	bmi.n	800980e <_printf_float+0x38a>
 800979e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097a0:	ebaa 0903 	sub.w	r9, sl, r3
 80097a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097a6:	ebaa 0303 	sub.w	r3, sl, r3
 80097aa:	4599      	cmp	r9, r3
 80097ac:	bfa8      	it	ge
 80097ae:	4699      	movge	r9, r3
 80097b0:	f1b9 0f00 	cmp.w	r9, #0
 80097b4:	dc33      	bgt.n	800981e <_printf_float+0x39a>
 80097b6:	f04f 0800 	mov.w	r8, #0
 80097ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097be:	f104 0b1a 	add.w	fp, r4, #26
 80097c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097c4:	ebaa 0303 	sub.w	r3, sl, r3
 80097c8:	eba3 0309 	sub.w	r3, r3, r9
 80097cc:	4543      	cmp	r3, r8
 80097ce:	f77f af7a 	ble.w	80096c6 <_printf_float+0x242>
 80097d2:	2301      	movs	r3, #1
 80097d4:	465a      	mov	r2, fp
 80097d6:	4631      	mov	r1, r6
 80097d8:	4628      	mov	r0, r5
 80097da:	47b8      	blx	r7
 80097dc:	3001      	adds	r0, #1
 80097de:	f43f aeac 	beq.w	800953a <_printf_float+0xb6>
 80097e2:	f108 0801 	add.w	r8, r8, #1
 80097e6:	e7ec      	b.n	80097c2 <_printf_float+0x33e>
 80097e8:	4642      	mov	r2, r8
 80097ea:	4631      	mov	r1, r6
 80097ec:	4628      	mov	r0, r5
 80097ee:	47b8      	blx	r7
 80097f0:	3001      	adds	r0, #1
 80097f2:	d1c2      	bne.n	800977a <_printf_float+0x2f6>
 80097f4:	e6a1      	b.n	800953a <_printf_float+0xb6>
 80097f6:	2301      	movs	r3, #1
 80097f8:	4631      	mov	r1, r6
 80097fa:	4628      	mov	r0, r5
 80097fc:	920a      	str	r2, [sp, #40]	@ 0x28
 80097fe:	47b8      	blx	r7
 8009800:	3001      	adds	r0, #1
 8009802:	f43f ae9a 	beq.w	800953a <_printf_float+0xb6>
 8009806:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009808:	f10b 0b01 	add.w	fp, fp, #1
 800980c:	e7bb      	b.n	8009786 <_printf_float+0x302>
 800980e:	4631      	mov	r1, r6
 8009810:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009814:	4628      	mov	r0, r5
 8009816:	47b8      	blx	r7
 8009818:	3001      	adds	r0, #1
 800981a:	d1c0      	bne.n	800979e <_printf_float+0x31a>
 800981c:	e68d      	b.n	800953a <_printf_float+0xb6>
 800981e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009820:	464b      	mov	r3, r9
 8009822:	4631      	mov	r1, r6
 8009824:	4628      	mov	r0, r5
 8009826:	4442      	add	r2, r8
 8009828:	47b8      	blx	r7
 800982a:	3001      	adds	r0, #1
 800982c:	d1c3      	bne.n	80097b6 <_printf_float+0x332>
 800982e:	e684      	b.n	800953a <_printf_float+0xb6>
 8009830:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009834:	f1ba 0f01 	cmp.w	sl, #1
 8009838:	dc01      	bgt.n	800983e <_printf_float+0x3ba>
 800983a:	07db      	lsls	r3, r3, #31
 800983c:	d536      	bpl.n	80098ac <_printf_float+0x428>
 800983e:	2301      	movs	r3, #1
 8009840:	4642      	mov	r2, r8
 8009842:	4631      	mov	r1, r6
 8009844:	4628      	mov	r0, r5
 8009846:	47b8      	blx	r7
 8009848:	3001      	adds	r0, #1
 800984a:	f43f ae76 	beq.w	800953a <_printf_float+0xb6>
 800984e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009852:	4631      	mov	r1, r6
 8009854:	4628      	mov	r0, r5
 8009856:	47b8      	blx	r7
 8009858:	3001      	adds	r0, #1
 800985a:	f43f ae6e 	beq.w	800953a <_printf_float+0xb6>
 800985e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009862:	2200      	movs	r2, #0
 8009864:	2300      	movs	r3, #0
 8009866:	f10a 3aff 	add.w	sl, sl, #4294967295
 800986a:	f7f7 f89d 	bl	80009a8 <__aeabi_dcmpeq>
 800986e:	b9c0      	cbnz	r0, 80098a2 <_printf_float+0x41e>
 8009870:	4653      	mov	r3, sl
 8009872:	f108 0201 	add.w	r2, r8, #1
 8009876:	4631      	mov	r1, r6
 8009878:	4628      	mov	r0, r5
 800987a:	47b8      	blx	r7
 800987c:	3001      	adds	r0, #1
 800987e:	d10c      	bne.n	800989a <_printf_float+0x416>
 8009880:	e65b      	b.n	800953a <_printf_float+0xb6>
 8009882:	2301      	movs	r3, #1
 8009884:	465a      	mov	r2, fp
 8009886:	4631      	mov	r1, r6
 8009888:	4628      	mov	r0, r5
 800988a:	47b8      	blx	r7
 800988c:	3001      	adds	r0, #1
 800988e:	f43f ae54 	beq.w	800953a <_printf_float+0xb6>
 8009892:	f108 0801 	add.w	r8, r8, #1
 8009896:	45d0      	cmp	r8, sl
 8009898:	dbf3      	blt.n	8009882 <_printf_float+0x3fe>
 800989a:	464b      	mov	r3, r9
 800989c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80098a0:	e6e0      	b.n	8009664 <_printf_float+0x1e0>
 80098a2:	f04f 0800 	mov.w	r8, #0
 80098a6:	f104 0b1a 	add.w	fp, r4, #26
 80098aa:	e7f4      	b.n	8009896 <_printf_float+0x412>
 80098ac:	2301      	movs	r3, #1
 80098ae:	4642      	mov	r2, r8
 80098b0:	e7e1      	b.n	8009876 <_printf_float+0x3f2>
 80098b2:	2301      	movs	r3, #1
 80098b4:	464a      	mov	r2, r9
 80098b6:	4631      	mov	r1, r6
 80098b8:	4628      	mov	r0, r5
 80098ba:	47b8      	blx	r7
 80098bc:	3001      	adds	r0, #1
 80098be:	f43f ae3c 	beq.w	800953a <_printf_float+0xb6>
 80098c2:	f108 0801 	add.w	r8, r8, #1
 80098c6:	68e3      	ldr	r3, [r4, #12]
 80098c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80098ca:	1a5b      	subs	r3, r3, r1
 80098cc:	4543      	cmp	r3, r8
 80098ce:	dcf0      	bgt.n	80098b2 <_printf_float+0x42e>
 80098d0:	e6fd      	b.n	80096ce <_printf_float+0x24a>
 80098d2:	f04f 0800 	mov.w	r8, #0
 80098d6:	f104 0919 	add.w	r9, r4, #25
 80098da:	e7f4      	b.n	80098c6 <_printf_float+0x442>

080098dc <_printf_common>:
 80098dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e0:	4616      	mov	r6, r2
 80098e2:	4698      	mov	r8, r3
 80098e4:	688a      	ldr	r2, [r1, #8]
 80098e6:	690b      	ldr	r3, [r1, #16]
 80098e8:	4607      	mov	r7, r0
 80098ea:	4293      	cmp	r3, r2
 80098ec:	bfb8      	it	lt
 80098ee:	4613      	movlt	r3, r2
 80098f0:	6033      	str	r3, [r6, #0]
 80098f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80098f6:	460c      	mov	r4, r1
 80098f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80098fc:	b10a      	cbz	r2, 8009902 <_printf_common+0x26>
 80098fe:	3301      	adds	r3, #1
 8009900:	6033      	str	r3, [r6, #0]
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	0699      	lsls	r1, r3, #26
 8009906:	bf42      	ittt	mi
 8009908:	6833      	ldrmi	r3, [r6, #0]
 800990a:	3302      	addmi	r3, #2
 800990c:	6033      	strmi	r3, [r6, #0]
 800990e:	6825      	ldr	r5, [r4, #0]
 8009910:	f015 0506 	ands.w	r5, r5, #6
 8009914:	d106      	bne.n	8009924 <_printf_common+0x48>
 8009916:	f104 0a19 	add.w	sl, r4, #25
 800991a:	68e3      	ldr	r3, [r4, #12]
 800991c:	6832      	ldr	r2, [r6, #0]
 800991e:	1a9b      	subs	r3, r3, r2
 8009920:	42ab      	cmp	r3, r5
 8009922:	dc2b      	bgt.n	800997c <_printf_common+0xa0>
 8009924:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009928:	6822      	ldr	r2, [r4, #0]
 800992a:	3b00      	subs	r3, #0
 800992c:	bf18      	it	ne
 800992e:	2301      	movne	r3, #1
 8009930:	0692      	lsls	r2, r2, #26
 8009932:	d430      	bmi.n	8009996 <_printf_common+0xba>
 8009934:	4641      	mov	r1, r8
 8009936:	4638      	mov	r0, r7
 8009938:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800993c:	47c8      	blx	r9
 800993e:	3001      	adds	r0, #1
 8009940:	d023      	beq.n	800998a <_printf_common+0xae>
 8009942:	6823      	ldr	r3, [r4, #0]
 8009944:	6922      	ldr	r2, [r4, #16]
 8009946:	f003 0306 	and.w	r3, r3, #6
 800994a:	2b04      	cmp	r3, #4
 800994c:	bf14      	ite	ne
 800994e:	2500      	movne	r5, #0
 8009950:	6833      	ldreq	r3, [r6, #0]
 8009952:	f04f 0600 	mov.w	r6, #0
 8009956:	bf08      	it	eq
 8009958:	68e5      	ldreq	r5, [r4, #12]
 800995a:	f104 041a 	add.w	r4, r4, #26
 800995e:	bf08      	it	eq
 8009960:	1aed      	subeq	r5, r5, r3
 8009962:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009966:	bf08      	it	eq
 8009968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800996c:	4293      	cmp	r3, r2
 800996e:	bfc4      	itt	gt
 8009970:	1a9b      	subgt	r3, r3, r2
 8009972:	18ed      	addgt	r5, r5, r3
 8009974:	42b5      	cmp	r5, r6
 8009976:	d11a      	bne.n	80099ae <_printf_common+0xd2>
 8009978:	2000      	movs	r0, #0
 800997a:	e008      	b.n	800998e <_printf_common+0xb2>
 800997c:	2301      	movs	r3, #1
 800997e:	4652      	mov	r2, sl
 8009980:	4641      	mov	r1, r8
 8009982:	4638      	mov	r0, r7
 8009984:	47c8      	blx	r9
 8009986:	3001      	adds	r0, #1
 8009988:	d103      	bne.n	8009992 <_printf_common+0xb6>
 800998a:	f04f 30ff 	mov.w	r0, #4294967295
 800998e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009992:	3501      	adds	r5, #1
 8009994:	e7c1      	b.n	800991a <_printf_common+0x3e>
 8009996:	2030      	movs	r0, #48	@ 0x30
 8009998:	18e1      	adds	r1, r4, r3
 800999a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800999e:	1c5a      	adds	r2, r3, #1
 80099a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099a4:	4422      	add	r2, r4
 80099a6:	3302      	adds	r3, #2
 80099a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80099ac:	e7c2      	b.n	8009934 <_printf_common+0x58>
 80099ae:	2301      	movs	r3, #1
 80099b0:	4622      	mov	r2, r4
 80099b2:	4641      	mov	r1, r8
 80099b4:	4638      	mov	r0, r7
 80099b6:	47c8      	blx	r9
 80099b8:	3001      	adds	r0, #1
 80099ba:	d0e6      	beq.n	800998a <_printf_common+0xae>
 80099bc:	3601      	adds	r6, #1
 80099be:	e7d9      	b.n	8009974 <_printf_common+0x98>

080099c0 <_printf_i>:
 80099c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099c4:	7e0f      	ldrb	r7, [r1, #24]
 80099c6:	4691      	mov	r9, r2
 80099c8:	2f78      	cmp	r7, #120	@ 0x78
 80099ca:	4680      	mov	r8, r0
 80099cc:	460c      	mov	r4, r1
 80099ce:	469a      	mov	sl, r3
 80099d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80099d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80099d6:	d807      	bhi.n	80099e8 <_printf_i+0x28>
 80099d8:	2f62      	cmp	r7, #98	@ 0x62
 80099da:	d80a      	bhi.n	80099f2 <_printf_i+0x32>
 80099dc:	2f00      	cmp	r7, #0
 80099de:	f000 80d1 	beq.w	8009b84 <_printf_i+0x1c4>
 80099e2:	2f58      	cmp	r7, #88	@ 0x58
 80099e4:	f000 80b8 	beq.w	8009b58 <_printf_i+0x198>
 80099e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80099f0:	e03a      	b.n	8009a68 <_printf_i+0xa8>
 80099f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80099f6:	2b15      	cmp	r3, #21
 80099f8:	d8f6      	bhi.n	80099e8 <_printf_i+0x28>
 80099fa:	a101      	add	r1, pc, #4	@ (adr r1, 8009a00 <_printf_i+0x40>)
 80099fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a00:	08009a59 	.word	0x08009a59
 8009a04:	08009a6d 	.word	0x08009a6d
 8009a08:	080099e9 	.word	0x080099e9
 8009a0c:	080099e9 	.word	0x080099e9
 8009a10:	080099e9 	.word	0x080099e9
 8009a14:	080099e9 	.word	0x080099e9
 8009a18:	08009a6d 	.word	0x08009a6d
 8009a1c:	080099e9 	.word	0x080099e9
 8009a20:	080099e9 	.word	0x080099e9
 8009a24:	080099e9 	.word	0x080099e9
 8009a28:	080099e9 	.word	0x080099e9
 8009a2c:	08009b6b 	.word	0x08009b6b
 8009a30:	08009a97 	.word	0x08009a97
 8009a34:	08009b25 	.word	0x08009b25
 8009a38:	080099e9 	.word	0x080099e9
 8009a3c:	080099e9 	.word	0x080099e9
 8009a40:	08009b8d 	.word	0x08009b8d
 8009a44:	080099e9 	.word	0x080099e9
 8009a48:	08009a97 	.word	0x08009a97
 8009a4c:	080099e9 	.word	0x080099e9
 8009a50:	080099e9 	.word	0x080099e9
 8009a54:	08009b2d 	.word	0x08009b2d
 8009a58:	6833      	ldr	r3, [r6, #0]
 8009a5a:	1d1a      	adds	r2, r3, #4
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	6032      	str	r2, [r6, #0]
 8009a60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e09c      	b.n	8009ba6 <_printf_i+0x1e6>
 8009a6c:	6833      	ldr	r3, [r6, #0]
 8009a6e:	6820      	ldr	r0, [r4, #0]
 8009a70:	1d19      	adds	r1, r3, #4
 8009a72:	6031      	str	r1, [r6, #0]
 8009a74:	0606      	lsls	r6, r0, #24
 8009a76:	d501      	bpl.n	8009a7c <_printf_i+0xbc>
 8009a78:	681d      	ldr	r5, [r3, #0]
 8009a7a:	e003      	b.n	8009a84 <_printf_i+0xc4>
 8009a7c:	0645      	lsls	r5, r0, #25
 8009a7e:	d5fb      	bpl.n	8009a78 <_printf_i+0xb8>
 8009a80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009a84:	2d00      	cmp	r5, #0
 8009a86:	da03      	bge.n	8009a90 <_printf_i+0xd0>
 8009a88:	232d      	movs	r3, #45	@ 0x2d
 8009a8a:	426d      	negs	r5, r5
 8009a8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a90:	230a      	movs	r3, #10
 8009a92:	4858      	ldr	r0, [pc, #352]	@ (8009bf4 <_printf_i+0x234>)
 8009a94:	e011      	b.n	8009aba <_printf_i+0xfa>
 8009a96:	6821      	ldr	r1, [r4, #0]
 8009a98:	6833      	ldr	r3, [r6, #0]
 8009a9a:	0608      	lsls	r0, r1, #24
 8009a9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009aa0:	d402      	bmi.n	8009aa8 <_printf_i+0xe8>
 8009aa2:	0649      	lsls	r1, r1, #25
 8009aa4:	bf48      	it	mi
 8009aa6:	b2ad      	uxthmi	r5, r5
 8009aa8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009aaa:	6033      	str	r3, [r6, #0]
 8009aac:	bf14      	ite	ne
 8009aae:	230a      	movne	r3, #10
 8009ab0:	2308      	moveq	r3, #8
 8009ab2:	4850      	ldr	r0, [pc, #320]	@ (8009bf4 <_printf_i+0x234>)
 8009ab4:	2100      	movs	r1, #0
 8009ab6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009aba:	6866      	ldr	r6, [r4, #4]
 8009abc:	2e00      	cmp	r6, #0
 8009abe:	60a6      	str	r6, [r4, #8]
 8009ac0:	db05      	blt.n	8009ace <_printf_i+0x10e>
 8009ac2:	6821      	ldr	r1, [r4, #0]
 8009ac4:	432e      	orrs	r6, r5
 8009ac6:	f021 0104 	bic.w	r1, r1, #4
 8009aca:	6021      	str	r1, [r4, #0]
 8009acc:	d04b      	beq.n	8009b66 <_printf_i+0x1a6>
 8009ace:	4616      	mov	r6, r2
 8009ad0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ad4:	fb03 5711 	mls	r7, r3, r1, r5
 8009ad8:	5dc7      	ldrb	r7, [r0, r7]
 8009ada:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ade:	462f      	mov	r7, r5
 8009ae0:	42bb      	cmp	r3, r7
 8009ae2:	460d      	mov	r5, r1
 8009ae4:	d9f4      	bls.n	8009ad0 <_printf_i+0x110>
 8009ae6:	2b08      	cmp	r3, #8
 8009ae8:	d10b      	bne.n	8009b02 <_printf_i+0x142>
 8009aea:	6823      	ldr	r3, [r4, #0]
 8009aec:	07df      	lsls	r7, r3, #31
 8009aee:	d508      	bpl.n	8009b02 <_printf_i+0x142>
 8009af0:	6923      	ldr	r3, [r4, #16]
 8009af2:	6861      	ldr	r1, [r4, #4]
 8009af4:	4299      	cmp	r1, r3
 8009af6:	bfde      	ittt	le
 8009af8:	2330      	movle	r3, #48	@ 0x30
 8009afa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009afe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b02:	1b92      	subs	r2, r2, r6
 8009b04:	6122      	str	r2, [r4, #16]
 8009b06:	464b      	mov	r3, r9
 8009b08:	4621      	mov	r1, r4
 8009b0a:	4640      	mov	r0, r8
 8009b0c:	f8cd a000 	str.w	sl, [sp]
 8009b10:	aa03      	add	r2, sp, #12
 8009b12:	f7ff fee3 	bl	80098dc <_printf_common>
 8009b16:	3001      	adds	r0, #1
 8009b18:	d14a      	bne.n	8009bb0 <_printf_i+0x1f0>
 8009b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1e:	b004      	add	sp, #16
 8009b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b24:	6823      	ldr	r3, [r4, #0]
 8009b26:	f043 0320 	orr.w	r3, r3, #32
 8009b2a:	6023      	str	r3, [r4, #0]
 8009b2c:	2778      	movs	r7, #120	@ 0x78
 8009b2e:	4832      	ldr	r0, [pc, #200]	@ (8009bf8 <_printf_i+0x238>)
 8009b30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	6831      	ldr	r1, [r6, #0]
 8009b38:	061f      	lsls	r7, r3, #24
 8009b3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b3e:	d402      	bmi.n	8009b46 <_printf_i+0x186>
 8009b40:	065f      	lsls	r7, r3, #25
 8009b42:	bf48      	it	mi
 8009b44:	b2ad      	uxthmi	r5, r5
 8009b46:	6031      	str	r1, [r6, #0]
 8009b48:	07d9      	lsls	r1, r3, #31
 8009b4a:	bf44      	itt	mi
 8009b4c:	f043 0320 	orrmi.w	r3, r3, #32
 8009b50:	6023      	strmi	r3, [r4, #0]
 8009b52:	b11d      	cbz	r5, 8009b5c <_printf_i+0x19c>
 8009b54:	2310      	movs	r3, #16
 8009b56:	e7ad      	b.n	8009ab4 <_printf_i+0xf4>
 8009b58:	4826      	ldr	r0, [pc, #152]	@ (8009bf4 <_printf_i+0x234>)
 8009b5a:	e7e9      	b.n	8009b30 <_printf_i+0x170>
 8009b5c:	6823      	ldr	r3, [r4, #0]
 8009b5e:	f023 0320 	bic.w	r3, r3, #32
 8009b62:	6023      	str	r3, [r4, #0]
 8009b64:	e7f6      	b.n	8009b54 <_printf_i+0x194>
 8009b66:	4616      	mov	r6, r2
 8009b68:	e7bd      	b.n	8009ae6 <_printf_i+0x126>
 8009b6a:	6833      	ldr	r3, [r6, #0]
 8009b6c:	6825      	ldr	r5, [r4, #0]
 8009b6e:	1d18      	adds	r0, r3, #4
 8009b70:	6961      	ldr	r1, [r4, #20]
 8009b72:	6030      	str	r0, [r6, #0]
 8009b74:	062e      	lsls	r6, r5, #24
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	d501      	bpl.n	8009b7e <_printf_i+0x1be>
 8009b7a:	6019      	str	r1, [r3, #0]
 8009b7c:	e002      	b.n	8009b84 <_printf_i+0x1c4>
 8009b7e:	0668      	lsls	r0, r5, #25
 8009b80:	d5fb      	bpl.n	8009b7a <_printf_i+0x1ba>
 8009b82:	8019      	strh	r1, [r3, #0]
 8009b84:	2300      	movs	r3, #0
 8009b86:	4616      	mov	r6, r2
 8009b88:	6123      	str	r3, [r4, #16]
 8009b8a:	e7bc      	b.n	8009b06 <_printf_i+0x146>
 8009b8c:	6833      	ldr	r3, [r6, #0]
 8009b8e:	2100      	movs	r1, #0
 8009b90:	1d1a      	adds	r2, r3, #4
 8009b92:	6032      	str	r2, [r6, #0]
 8009b94:	681e      	ldr	r6, [r3, #0]
 8009b96:	6862      	ldr	r2, [r4, #4]
 8009b98:	4630      	mov	r0, r6
 8009b9a:	f000 f9fc 	bl	8009f96 <memchr>
 8009b9e:	b108      	cbz	r0, 8009ba4 <_printf_i+0x1e4>
 8009ba0:	1b80      	subs	r0, r0, r6
 8009ba2:	6060      	str	r0, [r4, #4]
 8009ba4:	6863      	ldr	r3, [r4, #4]
 8009ba6:	6123      	str	r3, [r4, #16]
 8009ba8:	2300      	movs	r3, #0
 8009baa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bae:	e7aa      	b.n	8009b06 <_printf_i+0x146>
 8009bb0:	4632      	mov	r2, r6
 8009bb2:	4649      	mov	r1, r9
 8009bb4:	4640      	mov	r0, r8
 8009bb6:	6923      	ldr	r3, [r4, #16]
 8009bb8:	47d0      	blx	sl
 8009bba:	3001      	adds	r0, #1
 8009bbc:	d0ad      	beq.n	8009b1a <_printf_i+0x15a>
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	079b      	lsls	r3, r3, #30
 8009bc2:	d413      	bmi.n	8009bec <_printf_i+0x22c>
 8009bc4:	68e0      	ldr	r0, [r4, #12]
 8009bc6:	9b03      	ldr	r3, [sp, #12]
 8009bc8:	4298      	cmp	r0, r3
 8009bca:	bfb8      	it	lt
 8009bcc:	4618      	movlt	r0, r3
 8009bce:	e7a6      	b.n	8009b1e <_printf_i+0x15e>
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	4632      	mov	r2, r6
 8009bd4:	4649      	mov	r1, r9
 8009bd6:	4640      	mov	r0, r8
 8009bd8:	47d0      	blx	sl
 8009bda:	3001      	adds	r0, #1
 8009bdc:	d09d      	beq.n	8009b1a <_printf_i+0x15a>
 8009bde:	3501      	adds	r5, #1
 8009be0:	68e3      	ldr	r3, [r4, #12]
 8009be2:	9903      	ldr	r1, [sp, #12]
 8009be4:	1a5b      	subs	r3, r3, r1
 8009be6:	42ab      	cmp	r3, r5
 8009be8:	dcf2      	bgt.n	8009bd0 <_printf_i+0x210>
 8009bea:	e7eb      	b.n	8009bc4 <_printf_i+0x204>
 8009bec:	2500      	movs	r5, #0
 8009bee:	f104 0619 	add.w	r6, r4, #25
 8009bf2:	e7f5      	b.n	8009be0 <_printf_i+0x220>
 8009bf4:	0800c994 	.word	0x0800c994
 8009bf8:	0800c9a5 	.word	0x0800c9a5

08009bfc <std>:
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	b510      	push	{r4, lr}
 8009c00:	4604      	mov	r4, r0
 8009c02:	e9c0 3300 	strd	r3, r3, [r0]
 8009c06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c0a:	6083      	str	r3, [r0, #8]
 8009c0c:	8181      	strh	r1, [r0, #12]
 8009c0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c10:	81c2      	strh	r2, [r0, #14]
 8009c12:	6183      	str	r3, [r0, #24]
 8009c14:	4619      	mov	r1, r3
 8009c16:	2208      	movs	r2, #8
 8009c18:	305c      	adds	r0, #92	@ 0x5c
 8009c1a:	f000 f92a 	bl	8009e72 <memset>
 8009c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c54 <std+0x58>)
 8009c20:	6224      	str	r4, [r4, #32]
 8009c22:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c24:	4b0c      	ldr	r3, [pc, #48]	@ (8009c58 <std+0x5c>)
 8009c26:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c28:	4b0c      	ldr	r3, [pc, #48]	@ (8009c5c <std+0x60>)
 8009c2a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c60 <std+0x64>)
 8009c2e:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c30:	4b0c      	ldr	r3, [pc, #48]	@ (8009c64 <std+0x68>)
 8009c32:	429c      	cmp	r4, r3
 8009c34:	d006      	beq.n	8009c44 <std+0x48>
 8009c36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c3a:	4294      	cmp	r4, r2
 8009c3c:	d002      	beq.n	8009c44 <std+0x48>
 8009c3e:	33d0      	adds	r3, #208	@ 0xd0
 8009c40:	429c      	cmp	r4, r3
 8009c42:	d105      	bne.n	8009c50 <std+0x54>
 8009c44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c4c:	f000 b9a0 	b.w	8009f90 <__retarget_lock_init_recursive>
 8009c50:	bd10      	pop	{r4, pc}
 8009c52:	bf00      	nop
 8009c54:	08009ded 	.word	0x08009ded
 8009c58:	08009e0f 	.word	0x08009e0f
 8009c5c:	08009e47 	.word	0x08009e47
 8009c60:	08009e6b 	.word	0x08009e6b
 8009c64:	20000bcc 	.word	0x20000bcc

08009c68 <stdio_exit_handler>:
 8009c68:	4a02      	ldr	r2, [pc, #8]	@ (8009c74 <stdio_exit_handler+0xc>)
 8009c6a:	4903      	ldr	r1, [pc, #12]	@ (8009c78 <stdio_exit_handler+0x10>)
 8009c6c:	4803      	ldr	r0, [pc, #12]	@ (8009c7c <stdio_exit_handler+0x14>)
 8009c6e:	f000 b869 	b.w	8009d44 <_fwalk_sglue>
 8009c72:	bf00      	nop
 8009c74:	20000010 	.word	0x20000010
 8009c78:	0800c235 	.word	0x0800c235
 8009c7c:	2000018c 	.word	0x2000018c

08009c80 <cleanup_stdio>:
 8009c80:	6841      	ldr	r1, [r0, #4]
 8009c82:	4b0c      	ldr	r3, [pc, #48]	@ (8009cb4 <cleanup_stdio+0x34>)
 8009c84:	b510      	push	{r4, lr}
 8009c86:	4299      	cmp	r1, r3
 8009c88:	4604      	mov	r4, r0
 8009c8a:	d001      	beq.n	8009c90 <cleanup_stdio+0x10>
 8009c8c:	f002 fad2 	bl	800c234 <_fflush_r>
 8009c90:	68a1      	ldr	r1, [r4, #8]
 8009c92:	4b09      	ldr	r3, [pc, #36]	@ (8009cb8 <cleanup_stdio+0x38>)
 8009c94:	4299      	cmp	r1, r3
 8009c96:	d002      	beq.n	8009c9e <cleanup_stdio+0x1e>
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f002 facb 	bl	800c234 <_fflush_r>
 8009c9e:	68e1      	ldr	r1, [r4, #12]
 8009ca0:	4b06      	ldr	r3, [pc, #24]	@ (8009cbc <cleanup_stdio+0x3c>)
 8009ca2:	4299      	cmp	r1, r3
 8009ca4:	d004      	beq.n	8009cb0 <cleanup_stdio+0x30>
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cac:	f002 bac2 	b.w	800c234 <_fflush_r>
 8009cb0:	bd10      	pop	{r4, pc}
 8009cb2:	bf00      	nop
 8009cb4:	20000bcc 	.word	0x20000bcc
 8009cb8:	20000c34 	.word	0x20000c34
 8009cbc:	20000c9c 	.word	0x20000c9c

08009cc0 <global_stdio_init.part.0>:
 8009cc0:	b510      	push	{r4, lr}
 8009cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf0 <global_stdio_init.part.0+0x30>)
 8009cc4:	4c0b      	ldr	r4, [pc, #44]	@ (8009cf4 <global_stdio_init.part.0+0x34>)
 8009cc6:	4a0c      	ldr	r2, [pc, #48]	@ (8009cf8 <global_stdio_init.part.0+0x38>)
 8009cc8:	4620      	mov	r0, r4
 8009cca:	601a      	str	r2, [r3, #0]
 8009ccc:	2104      	movs	r1, #4
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f7ff ff94 	bl	8009bfc <std>
 8009cd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009cd8:	2201      	movs	r2, #1
 8009cda:	2109      	movs	r1, #9
 8009cdc:	f7ff ff8e 	bl	8009bfc <std>
 8009ce0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009ce4:	2202      	movs	r2, #2
 8009ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cea:	2112      	movs	r1, #18
 8009cec:	f7ff bf86 	b.w	8009bfc <std>
 8009cf0:	20000d04 	.word	0x20000d04
 8009cf4:	20000bcc 	.word	0x20000bcc
 8009cf8:	08009c69 	.word	0x08009c69

08009cfc <__sfp_lock_acquire>:
 8009cfc:	4801      	ldr	r0, [pc, #4]	@ (8009d04 <__sfp_lock_acquire+0x8>)
 8009cfe:	f000 b948 	b.w	8009f92 <__retarget_lock_acquire_recursive>
 8009d02:	bf00      	nop
 8009d04:	20000d0d 	.word	0x20000d0d

08009d08 <__sfp_lock_release>:
 8009d08:	4801      	ldr	r0, [pc, #4]	@ (8009d10 <__sfp_lock_release+0x8>)
 8009d0a:	f000 b943 	b.w	8009f94 <__retarget_lock_release_recursive>
 8009d0e:	bf00      	nop
 8009d10:	20000d0d 	.word	0x20000d0d

08009d14 <__sinit>:
 8009d14:	b510      	push	{r4, lr}
 8009d16:	4604      	mov	r4, r0
 8009d18:	f7ff fff0 	bl	8009cfc <__sfp_lock_acquire>
 8009d1c:	6a23      	ldr	r3, [r4, #32]
 8009d1e:	b11b      	cbz	r3, 8009d28 <__sinit+0x14>
 8009d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d24:	f7ff bff0 	b.w	8009d08 <__sfp_lock_release>
 8009d28:	4b04      	ldr	r3, [pc, #16]	@ (8009d3c <__sinit+0x28>)
 8009d2a:	6223      	str	r3, [r4, #32]
 8009d2c:	4b04      	ldr	r3, [pc, #16]	@ (8009d40 <__sinit+0x2c>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d1f5      	bne.n	8009d20 <__sinit+0xc>
 8009d34:	f7ff ffc4 	bl	8009cc0 <global_stdio_init.part.0>
 8009d38:	e7f2      	b.n	8009d20 <__sinit+0xc>
 8009d3a:	bf00      	nop
 8009d3c:	08009c81 	.word	0x08009c81
 8009d40:	20000d04 	.word	0x20000d04

08009d44 <_fwalk_sglue>:
 8009d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d48:	4607      	mov	r7, r0
 8009d4a:	4688      	mov	r8, r1
 8009d4c:	4614      	mov	r4, r2
 8009d4e:	2600      	movs	r6, #0
 8009d50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d54:	f1b9 0901 	subs.w	r9, r9, #1
 8009d58:	d505      	bpl.n	8009d66 <_fwalk_sglue+0x22>
 8009d5a:	6824      	ldr	r4, [r4, #0]
 8009d5c:	2c00      	cmp	r4, #0
 8009d5e:	d1f7      	bne.n	8009d50 <_fwalk_sglue+0xc>
 8009d60:	4630      	mov	r0, r6
 8009d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d66:	89ab      	ldrh	r3, [r5, #12]
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d907      	bls.n	8009d7c <_fwalk_sglue+0x38>
 8009d6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d70:	3301      	adds	r3, #1
 8009d72:	d003      	beq.n	8009d7c <_fwalk_sglue+0x38>
 8009d74:	4629      	mov	r1, r5
 8009d76:	4638      	mov	r0, r7
 8009d78:	47c0      	blx	r8
 8009d7a:	4306      	orrs	r6, r0
 8009d7c:	3568      	adds	r5, #104	@ 0x68
 8009d7e:	e7e9      	b.n	8009d54 <_fwalk_sglue+0x10>

08009d80 <sniprintf>:
 8009d80:	b40c      	push	{r2, r3}
 8009d82:	b530      	push	{r4, r5, lr}
 8009d84:	4b18      	ldr	r3, [pc, #96]	@ (8009de8 <sniprintf+0x68>)
 8009d86:	1e0c      	subs	r4, r1, #0
 8009d88:	681d      	ldr	r5, [r3, #0]
 8009d8a:	b09d      	sub	sp, #116	@ 0x74
 8009d8c:	da08      	bge.n	8009da0 <sniprintf+0x20>
 8009d8e:	238b      	movs	r3, #139	@ 0x8b
 8009d90:	f04f 30ff 	mov.w	r0, #4294967295
 8009d94:	602b      	str	r3, [r5, #0]
 8009d96:	b01d      	add	sp, #116	@ 0x74
 8009d98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d9c:	b002      	add	sp, #8
 8009d9e:	4770      	bx	lr
 8009da0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009da4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009da8:	f04f 0300 	mov.w	r3, #0
 8009dac:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009dae:	bf0c      	ite	eq
 8009db0:	4623      	moveq	r3, r4
 8009db2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009db6:	9304      	str	r3, [sp, #16]
 8009db8:	9307      	str	r3, [sp, #28]
 8009dba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009dbe:	9002      	str	r0, [sp, #8]
 8009dc0:	9006      	str	r0, [sp, #24]
 8009dc2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	ab21      	add	r3, sp, #132	@ 0x84
 8009dca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009dcc:	a902      	add	r1, sp, #8
 8009dce:	9301      	str	r3, [sp, #4]
 8009dd0:	f002 f8b4 	bl	800bf3c <_svfiprintf_r>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	bfbc      	itt	lt
 8009dd8:	238b      	movlt	r3, #139	@ 0x8b
 8009dda:	602b      	strlt	r3, [r5, #0]
 8009ddc:	2c00      	cmp	r4, #0
 8009dde:	d0da      	beq.n	8009d96 <sniprintf+0x16>
 8009de0:	2200      	movs	r2, #0
 8009de2:	9b02      	ldr	r3, [sp, #8]
 8009de4:	701a      	strb	r2, [r3, #0]
 8009de6:	e7d6      	b.n	8009d96 <sniprintf+0x16>
 8009de8:	20000188 	.word	0x20000188

08009dec <__sread>:
 8009dec:	b510      	push	{r4, lr}
 8009dee:	460c      	mov	r4, r1
 8009df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df4:	f000 f87e 	bl	8009ef4 <_read_r>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	bfab      	itete	ge
 8009dfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8009e00:	181b      	addge	r3, r3, r0
 8009e02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e06:	bfac      	ite	ge
 8009e08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e0a:	81a3      	strhlt	r3, [r4, #12]
 8009e0c:	bd10      	pop	{r4, pc}

08009e0e <__swrite>:
 8009e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e12:	461f      	mov	r7, r3
 8009e14:	898b      	ldrh	r3, [r1, #12]
 8009e16:	4605      	mov	r5, r0
 8009e18:	05db      	lsls	r3, r3, #23
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	4616      	mov	r6, r2
 8009e1e:	d505      	bpl.n	8009e2c <__swrite+0x1e>
 8009e20:	2302      	movs	r3, #2
 8009e22:	2200      	movs	r2, #0
 8009e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e28:	f000 f852 	bl	8009ed0 <_lseek_r>
 8009e2c:	89a3      	ldrh	r3, [r4, #12]
 8009e2e:	4632      	mov	r2, r6
 8009e30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e34:	81a3      	strh	r3, [r4, #12]
 8009e36:	4628      	mov	r0, r5
 8009e38:	463b      	mov	r3, r7
 8009e3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e42:	f000 b869 	b.w	8009f18 <_write_r>

08009e46 <__sseek>:
 8009e46:	b510      	push	{r4, lr}
 8009e48:	460c      	mov	r4, r1
 8009e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4e:	f000 f83f 	bl	8009ed0 <_lseek_r>
 8009e52:	1c43      	adds	r3, r0, #1
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	bf15      	itete	ne
 8009e58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e62:	81a3      	strheq	r3, [r4, #12]
 8009e64:	bf18      	it	ne
 8009e66:	81a3      	strhne	r3, [r4, #12]
 8009e68:	bd10      	pop	{r4, pc}

08009e6a <__sclose>:
 8009e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e6e:	f000 b81f 	b.w	8009eb0 <_close_r>

08009e72 <memset>:
 8009e72:	4603      	mov	r3, r0
 8009e74:	4402      	add	r2, r0
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d100      	bne.n	8009e7c <memset+0xa>
 8009e7a:	4770      	bx	lr
 8009e7c:	f803 1b01 	strb.w	r1, [r3], #1
 8009e80:	e7f9      	b.n	8009e76 <memset+0x4>

08009e82 <strncmp>:
 8009e82:	b510      	push	{r4, lr}
 8009e84:	b16a      	cbz	r2, 8009ea2 <strncmp+0x20>
 8009e86:	3901      	subs	r1, #1
 8009e88:	1884      	adds	r4, r0, r2
 8009e8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e8e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d103      	bne.n	8009e9e <strncmp+0x1c>
 8009e96:	42a0      	cmp	r0, r4
 8009e98:	d001      	beq.n	8009e9e <strncmp+0x1c>
 8009e9a:	2a00      	cmp	r2, #0
 8009e9c:	d1f5      	bne.n	8009e8a <strncmp+0x8>
 8009e9e:	1ad0      	subs	r0, r2, r3
 8009ea0:	bd10      	pop	{r4, pc}
 8009ea2:	4610      	mov	r0, r2
 8009ea4:	e7fc      	b.n	8009ea0 <strncmp+0x1e>
	...

08009ea8 <_localeconv_r>:
 8009ea8:	4800      	ldr	r0, [pc, #0]	@ (8009eac <_localeconv_r+0x4>)
 8009eaa:	4770      	bx	lr
 8009eac:	2000010c 	.word	0x2000010c

08009eb0 <_close_r>:
 8009eb0:	b538      	push	{r3, r4, r5, lr}
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	4d05      	ldr	r5, [pc, #20]	@ (8009ecc <_close_r+0x1c>)
 8009eb6:	4604      	mov	r4, r0
 8009eb8:	4608      	mov	r0, r1
 8009eba:	602b      	str	r3, [r5, #0]
 8009ebc:	f7f8 ff3f 	bl	8002d3e <_close>
 8009ec0:	1c43      	adds	r3, r0, #1
 8009ec2:	d102      	bne.n	8009eca <_close_r+0x1a>
 8009ec4:	682b      	ldr	r3, [r5, #0]
 8009ec6:	b103      	cbz	r3, 8009eca <_close_r+0x1a>
 8009ec8:	6023      	str	r3, [r4, #0]
 8009eca:	bd38      	pop	{r3, r4, r5, pc}
 8009ecc:	20000d08 	.word	0x20000d08

08009ed0 <_lseek_r>:
 8009ed0:	b538      	push	{r3, r4, r5, lr}
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	4611      	mov	r1, r2
 8009ed8:	2200      	movs	r2, #0
 8009eda:	4d05      	ldr	r5, [pc, #20]	@ (8009ef0 <_lseek_r+0x20>)
 8009edc:	602a      	str	r2, [r5, #0]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	f7f8 ff51 	bl	8002d86 <_lseek>
 8009ee4:	1c43      	adds	r3, r0, #1
 8009ee6:	d102      	bne.n	8009eee <_lseek_r+0x1e>
 8009ee8:	682b      	ldr	r3, [r5, #0]
 8009eea:	b103      	cbz	r3, 8009eee <_lseek_r+0x1e>
 8009eec:	6023      	str	r3, [r4, #0]
 8009eee:	bd38      	pop	{r3, r4, r5, pc}
 8009ef0:	20000d08 	.word	0x20000d08

08009ef4 <_read_r>:
 8009ef4:	b538      	push	{r3, r4, r5, lr}
 8009ef6:	4604      	mov	r4, r0
 8009ef8:	4608      	mov	r0, r1
 8009efa:	4611      	mov	r1, r2
 8009efc:	2200      	movs	r2, #0
 8009efe:	4d05      	ldr	r5, [pc, #20]	@ (8009f14 <_read_r+0x20>)
 8009f00:	602a      	str	r2, [r5, #0]
 8009f02:	461a      	mov	r2, r3
 8009f04:	f7f8 fee2 	bl	8002ccc <_read>
 8009f08:	1c43      	adds	r3, r0, #1
 8009f0a:	d102      	bne.n	8009f12 <_read_r+0x1e>
 8009f0c:	682b      	ldr	r3, [r5, #0]
 8009f0e:	b103      	cbz	r3, 8009f12 <_read_r+0x1e>
 8009f10:	6023      	str	r3, [r4, #0]
 8009f12:	bd38      	pop	{r3, r4, r5, pc}
 8009f14:	20000d08 	.word	0x20000d08

08009f18 <_write_r>:
 8009f18:	b538      	push	{r3, r4, r5, lr}
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	4611      	mov	r1, r2
 8009f20:	2200      	movs	r2, #0
 8009f22:	4d05      	ldr	r5, [pc, #20]	@ (8009f38 <_write_r+0x20>)
 8009f24:	602a      	str	r2, [r5, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	f7f8 feed 	bl	8002d06 <_write>
 8009f2c:	1c43      	adds	r3, r0, #1
 8009f2e:	d102      	bne.n	8009f36 <_write_r+0x1e>
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	b103      	cbz	r3, 8009f36 <_write_r+0x1e>
 8009f34:	6023      	str	r3, [r4, #0]
 8009f36:	bd38      	pop	{r3, r4, r5, pc}
 8009f38:	20000d08 	.word	0x20000d08

08009f3c <__errno>:
 8009f3c:	4b01      	ldr	r3, [pc, #4]	@ (8009f44 <__errno+0x8>)
 8009f3e:	6818      	ldr	r0, [r3, #0]
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	20000188 	.word	0x20000188

08009f48 <__libc_init_array>:
 8009f48:	b570      	push	{r4, r5, r6, lr}
 8009f4a:	2600      	movs	r6, #0
 8009f4c:	4d0c      	ldr	r5, [pc, #48]	@ (8009f80 <__libc_init_array+0x38>)
 8009f4e:	4c0d      	ldr	r4, [pc, #52]	@ (8009f84 <__libc_init_array+0x3c>)
 8009f50:	1b64      	subs	r4, r4, r5
 8009f52:	10a4      	asrs	r4, r4, #2
 8009f54:	42a6      	cmp	r6, r4
 8009f56:	d109      	bne.n	8009f6c <__libc_init_array+0x24>
 8009f58:	f002 fcda 	bl	800c910 <_init>
 8009f5c:	2600      	movs	r6, #0
 8009f5e:	4d0a      	ldr	r5, [pc, #40]	@ (8009f88 <__libc_init_array+0x40>)
 8009f60:	4c0a      	ldr	r4, [pc, #40]	@ (8009f8c <__libc_init_array+0x44>)
 8009f62:	1b64      	subs	r4, r4, r5
 8009f64:	10a4      	asrs	r4, r4, #2
 8009f66:	42a6      	cmp	r6, r4
 8009f68:	d105      	bne.n	8009f76 <__libc_init_array+0x2e>
 8009f6a:	bd70      	pop	{r4, r5, r6, pc}
 8009f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f70:	4798      	blx	r3
 8009f72:	3601      	adds	r6, #1
 8009f74:	e7ee      	b.n	8009f54 <__libc_init_array+0xc>
 8009f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f7a:	4798      	blx	r3
 8009f7c:	3601      	adds	r6, #1
 8009f7e:	e7f2      	b.n	8009f66 <__libc_init_array+0x1e>
 8009f80:	0800cdb0 	.word	0x0800cdb0
 8009f84:	0800cdb0 	.word	0x0800cdb0
 8009f88:	0800cdb0 	.word	0x0800cdb0
 8009f8c:	0800cdb4 	.word	0x0800cdb4

08009f90 <__retarget_lock_init_recursive>:
 8009f90:	4770      	bx	lr

08009f92 <__retarget_lock_acquire_recursive>:
 8009f92:	4770      	bx	lr

08009f94 <__retarget_lock_release_recursive>:
 8009f94:	4770      	bx	lr

08009f96 <memchr>:
 8009f96:	4603      	mov	r3, r0
 8009f98:	b510      	push	{r4, lr}
 8009f9a:	b2c9      	uxtb	r1, r1
 8009f9c:	4402      	add	r2, r0
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	d101      	bne.n	8009fa8 <memchr+0x12>
 8009fa4:	2000      	movs	r0, #0
 8009fa6:	e003      	b.n	8009fb0 <memchr+0x1a>
 8009fa8:	7804      	ldrb	r4, [r0, #0]
 8009faa:	3301      	adds	r3, #1
 8009fac:	428c      	cmp	r4, r1
 8009fae:	d1f6      	bne.n	8009f9e <memchr+0x8>
 8009fb0:	bd10      	pop	{r4, pc}

08009fb2 <memcpy>:
 8009fb2:	440a      	add	r2, r1
 8009fb4:	4291      	cmp	r1, r2
 8009fb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fba:	d100      	bne.n	8009fbe <memcpy+0xc>
 8009fbc:	4770      	bx	lr
 8009fbe:	b510      	push	{r4, lr}
 8009fc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fc4:	4291      	cmp	r1, r2
 8009fc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fca:	d1f9      	bne.n	8009fc0 <memcpy+0xe>
 8009fcc:	bd10      	pop	{r4, pc}
	...

08009fd0 <nan>:
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	4901      	ldr	r1, [pc, #4]	@ (8009fd8 <nan+0x8>)
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	7ff80000 	.word	0x7ff80000

08009fdc <quorem>:
 8009fdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe0:	6903      	ldr	r3, [r0, #16]
 8009fe2:	690c      	ldr	r4, [r1, #16]
 8009fe4:	4607      	mov	r7, r0
 8009fe6:	42a3      	cmp	r3, r4
 8009fe8:	db7e      	blt.n	800a0e8 <quorem+0x10c>
 8009fea:	3c01      	subs	r4, #1
 8009fec:	00a3      	lsls	r3, r4, #2
 8009fee:	f100 0514 	add.w	r5, r0, #20
 8009ff2:	f101 0814 	add.w	r8, r1, #20
 8009ff6:	9300      	str	r3, [sp, #0]
 8009ff8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ffc:	9301      	str	r3, [sp, #4]
 8009ffe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a002:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a006:	3301      	adds	r3, #1
 800a008:	429a      	cmp	r2, r3
 800a00a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a00e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a012:	d32e      	bcc.n	800a072 <quorem+0x96>
 800a014:	f04f 0a00 	mov.w	sl, #0
 800a018:	46c4      	mov	ip, r8
 800a01a:	46ae      	mov	lr, r5
 800a01c:	46d3      	mov	fp, sl
 800a01e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a022:	b298      	uxth	r0, r3
 800a024:	fb06 a000 	mla	r0, r6, r0, sl
 800a028:	0c1b      	lsrs	r3, r3, #16
 800a02a:	0c02      	lsrs	r2, r0, #16
 800a02c:	fb06 2303 	mla	r3, r6, r3, r2
 800a030:	f8de 2000 	ldr.w	r2, [lr]
 800a034:	b280      	uxth	r0, r0
 800a036:	b292      	uxth	r2, r2
 800a038:	1a12      	subs	r2, r2, r0
 800a03a:	445a      	add	r2, fp
 800a03c:	f8de 0000 	ldr.w	r0, [lr]
 800a040:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a044:	b29b      	uxth	r3, r3
 800a046:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a04a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a04e:	b292      	uxth	r2, r2
 800a050:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a054:	45e1      	cmp	r9, ip
 800a056:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a05a:	f84e 2b04 	str.w	r2, [lr], #4
 800a05e:	d2de      	bcs.n	800a01e <quorem+0x42>
 800a060:	9b00      	ldr	r3, [sp, #0]
 800a062:	58eb      	ldr	r3, [r5, r3]
 800a064:	b92b      	cbnz	r3, 800a072 <quorem+0x96>
 800a066:	9b01      	ldr	r3, [sp, #4]
 800a068:	3b04      	subs	r3, #4
 800a06a:	429d      	cmp	r5, r3
 800a06c:	461a      	mov	r2, r3
 800a06e:	d32f      	bcc.n	800a0d0 <quorem+0xf4>
 800a070:	613c      	str	r4, [r7, #16]
 800a072:	4638      	mov	r0, r7
 800a074:	f001 fd16 	bl	800baa4 <__mcmp>
 800a078:	2800      	cmp	r0, #0
 800a07a:	db25      	blt.n	800a0c8 <quorem+0xec>
 800a07c:	4629      	mov	r1, r5
 800a07e:	2000      	movs	r0, #0
 800a080:	f858 2b04 	ldr.w	r2, [r8], #4
 800a084:	f8d1 c000 	ldr.w	ip, [r1]
 800a088:	fa1f fe82 	uxth.w	lr, r2
 800a08c:	fa1f f38c 	uxth.w	r3, ip
 800a090:	eba3 030e 	sub.w	r3, r3, lr
 800a094:	4403      	add	r3, r0
 800a096:	0c12      	lsrs	r2, r2, #16
 800a098:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a09c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0a6:	45c1      	cmp	r9, r8
 800a0a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a0ac:	f841 3b04 	str.w	r3, [r1], #4
 800a0b0:	d2e6      	bcs.n	800a080 <quorem+0xa4>
 800a0b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0ba:	b922      	cbnz	r2, 800a0c6 <quorem+0xea>
 800a0bc:	3b04      	subs	r3, #4
 800a0be:	429d      	cmp	r5, r3
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	d30b      	bcc.n	800a0dc <quorem+0x100>
 800a0c4:	613c      	str	r4, [r7, #16]
 800a0c6:	3601      	adds	r6, #1
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	b003      	add	sp, #12
 800a0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d0:	6812      	ldr	r2, [r2, #0]
 800a0d2:	3b04      	subs	r3, #4
 800a0d4:	2a00      	cmp	r2, #0
 800a0d6:	d1cb      	bne.n	800a070 <quorem+0x94>
 800a0d8:	3c01      	subs	r4, #1
 800a0da:	e7c6      	b.n	800a06a <quorem+0x8e>
 800a0dc:	6812      	ldr	r2, [r2, #0]
 800a0de:	3b04      	subs	r3, #4
 800a0e0:	2a00      	cmp	r2, #0
 800a0e2:	d1ef      	bne.n	800a0c4 <quorem+0xe8>
 800a0e4:	3c01      	subs	r4, #1
 800a0e6:	e7ea      	b.n	800a0be <quorem+0xe2>
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	e7ee      	b.n	800a0ca <quorem+0xee>
 800a0ec:	0000      	movs	r0, r0
	...

0800a0f0 <_dtoa_r>:
 800a0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0f4:	4614      	mov	r4, r2
 800a0f6:	461d      	mov	r5, r3
 800a0f8:	69c7      	ldr	r7, [r0, #28]
 800a0fa:	b097      	sub	sp, #92	@ 0x5c
 800a0fc:	4681      	mov	r9, r0
 800a0fe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a102:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a104:	b97f      	cbnz	r7, 800a126 <_dtoa_r+0x36>
 800a106:	2010      	movs	r0, #16
 800a108:	f001 f948 	bl	800b39c <malloc>
 800a10c:	4602      	mov	r2, r0
 800a10e:	f8c9 001c 	str.w	r0, [r9, #28]
 800a112:	b920      	cbnz	r0, 800a11e <_dtoa_r+0x2e>
 800a114:	21ef      	movs	r1, #239	@ 0xef
 800a116:	4bac      	ldr	r3, [pc, #688]	@ (800a3c8 <_dtoa_r+0x2d8>)
 800a118:	48ac      	ldr	r0, [pc, #688]	@ (800a3cc <_dtoa_r+0x2dc>)
 800a11a:	f002 f8dd 	bl	800c2d8 <__assert_func>
 800a11e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a122:	6007      	str	r7, [r0, #0]
 800a124:	60c7      	str	r7, [r0, #12]
 800a126:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a12a:	6819      	ldr	r1, [r3, #0]
 800a12c:	b159      	cbz	r1, 800a146 <_dtoa_r+0x56>
 800a12e:	685a      	ldr	r2, [r3, #4]
 800a130:	2301      	movs	r3, #1
 800a132:	4093      	lsls	r3, r2
 800a134:	604a      	str	r2, [r1, #4]
 800a136:	608b      	str	r3, [r1, #8]
 800a138:	4648      	mov	r0, r9
 800a13a:	f001 fa37 	bl	800b5ac <_Bfree>
 800a13e:	2200      	movs	r2, #0
 800a140:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	1e2b      	subs	r3, r5, #0
 800a148:	bfaf      	iteee	ge
 800a14a:	2300      	movge	r3, #0
 800a14c:	2201      	movlt	r2, #1
 800a14e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a152:	9307      	strlt	r3, [sp, #28]
 800a154:	bfa8      	it	ge
 800a156:	6033      	strge	r3, [r6, #0]
 800a158:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a15c:	4b9c      	ldr	r3, [pc, #624]	@ (800a3d0 <_dtoa_r+0x2e0>)
 800a15e:	bfb8      	it	lt
 800a160:	6032      	strlt	r2, [r6, #0]
 800a162:	ea33 0308 	bics.w	r3, r3, r8
 800a166:	d112      	bne.n	800a18e <_dtoa_r+0x9e>
 800a168:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a16c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a16e:	6013      	str	r3, [r2, #0]
 800a170:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a174:	4323      	orrs	r3, r4
 800a176:	f000 855e 	beq.w	800ac36 <_dtoa_r+0xb46>
 800a17a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a17c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a3d4 <_dtoa_r+0x2e4>
 800a180:	2b00      	cmp	r3, #0
 800a182:	f000 8560 	beq.w	800ac46 <_dtoa_r+0xb56>
 800a186:	f10a 0303 	add.w	r3, sl, #3
 800a18a:	f000 bd5a 	b.w	800ac42 <_dtoa_r+0xb52>
 800a18e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a192:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a19a:	2200      	movs	r2, #0
 800a19c:	2300      	movs	r3, #0
 800a19e:	f7f6 fc03 	bl	80009a8 <__aeabi_dcmpeq>
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	b158      	cbz	r0, 800a1be <_dtoa_r+0xce>
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a1aa:	6013      	str	r3, [r2, #0]
 800a1ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a1ae:	b113      	cbz	r3, 800a1b6 <_dtoa_r+0xc6>
 800a1b0:	4b89      	ldr	r3, [pc, #548]	@ (800a3d8 <_dtoa_r+0x2e8>)
 800a1b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a1b4:	6013      	str	r3, [r2, #0]
 800a1b6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800a3dc <_dtoa_r+0x2ec>
 800a1ba:	f000 bd44 	b.w	800ac46 <_dtoa_r+0xb56>
 800a1be:	ab14      	add	r3, sp, #80	@ 0x50
 800a1c0:	9301      	str	r3, [sp, #4]
 800a1c2:	ab15      	add	r3, sp, #84	@ 0x54
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	4648      	mov	r0, r9
 800a1c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a1cc:	f001 fd82 	bl	800bcd4 <__d2b>
 800a1d0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a1d4:	9003      	str	r0, [sp, #12]
 800a1d6:	2e00      	cmp	r6, #0
 800a1d8:	d078      	beq.n	800a2cc <_dtoa_r+0x1dc>
 800a1da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1e0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a1e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1e8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a1ec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a1f0:	9712      	str	r7, [sp, #72]	@ 0x48
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	4b7a      	ldr	r3, [pc, #488]	@ (800a3e0 <_dtoa_r+0x2f0>)
 800a1f8:	f7f5 ffb6 	bl	8000168 <__aeabi_dsub>
 800a1fc:	a36c      	add	r3, pc, #432	@ (adr r3, 800a3b0 <_dtoa_r+0x2c0>)
 800a1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a202:	f7f6 f969 	bl	80004d8 <__aeabi_dmul>
 800a206:	a36c      	add	r3, pc, #432	@ (adr r3, 800a3b8 <_dtoa_r+0x2c8>)
 800a208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20c:	f7f5 ffae 	bl	800016c <__adddf3>
 800a210:	4604      	mov	r4, r0
 800a212:	4630      	mov	r0, r6
 800a214:	460d      	mov	r5, r1
 800a216:	f7f6 f8f5 	bl	8000404 <__aeabi_i2d>
 800a21a:	a369      	add	r3, pc, #420	@ (adr r3, 800a3c0 <_dtoa_r+0x2d0>)
 800a21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a220:	f7f6 f95a 	bl	80004d8 <__aeabi_dmul>
 800a224:	4602      	mov	r2, r0
 800a226:	460b      	mov	r3, r1
 800a228:	4620      	mov	r0, r4
 800a22a:	4629      	mov	r1, r5
 800a22c:	f7f5 ff9e 	bl	800016c <__adddf3>
 800a230:	4604      	mov	r4, r0
 800a232:	460d      	mov	r5, r1
 800a234:	f7f6 fc00 	bl	8000a38 <__aeabi_d2iz>
 800a238:	2200      	movs	r2, #0
 800a23a:	4607      	mov	r7, r0
 800a23c:	2300      	movs	r3, #0
 800a23e:	4620      	mov	r0, r4
 800a240:	4629      	mov	r1, r5
 800a242:	f7f6 fbbb 	bl	80009bc <__aeabi_dcmplt>
 800a246:	b140      	cbz	r0, 800a25a <_dtoa_r+0x16a>
 800a248:	4638      	mov	r0, r7
 800a24a:	f7f6 f8db 	bl	8000404 <__aeabi_i2d>
 800a24e:	4622      	mov	r2, r4
 800a250:	462b      	mov	r3, r5
 800a252:	f7f6 fba9 	bl	80009a8 <__aeabi_dcmpeq>
 800a256:	b900      	cbnz	r0, 800a25a <_dtoa_r+0x16a>
 800a258:	3f01      	subs	r7, #1
 800a25a:	2f16      	cmp	r7, #22
 800a25c:	d854      	bhi.n	800a308 <_dtoa_r+0x218>
 800a25e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a262:	4b60      	ldr	r3, [pc, #384]	@ (800a3e4 <_dtoa_r+0x2f4>)
 800a264:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26c:	f7f6 fba6 	bl	80009bc <__aeabi_dcmplt>
 800a270:	2800      	cmp	r0, #0
 800a272:	d04b      	beq.n	800a30c <_dtoa_r+0x21c>
 800a274:	2300      	movs	r3, #0
 800a276:	3f01      	subs	r7, #1
 800a278:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a27a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a27c:	1b9b      	subs	r3, r3, r6
 800a27e:	1e5a      	subs	r2, r3, #1
 800a280:	bf49      	itett	mi
 800a282:	f1c3 0301 	rsbmi	r3, r3, #1
 800a286:	2300      	movpl	r3, #0
 800a288:	9304      	strmi	r3, [sp, #16]
 800a28a:	2300      	movmi	r3, #0
 800a28c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a28e:	bf54      	ite	pl
 800a290:	9304      	strpl	r3, [sp, #16]
 800a292:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a294:	2f00      	cmp	r7, #0
 800a296:	db3b      	blt.n	800a310 <_dtoa_r+0x220>
 800a298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a29a:	970e      	str	r7, [sp, #56]	@ 0x38
 800a29c:	443b      	add	r3, r7
 800a29e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a2a6:	2b09      	cmp	r3, #9
 800a2a8:	d865      	bhi.n	800a376 <_dtoa_r+0x286>
 800a2aa:	2b05      	cmp	r3, #5
 800a2ac:	bfc4      	itt	gt
 800a2ae:	3b04      	subgt	r3, #4
 800a2b0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a2b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a2b4:	bfc8      	it	gt
 800a2b6:	2400      	movgt	r4, #0
 800a2b8:	f1a3 0302 	sub.w	r3, r3, #2
 800a2bc:	bfd8      	it	le
 800a2be:	2401      	movle	r4, #1
 800a2c0:	2b03      	cmp	r3, #3
 800a2c2:	d864      	bhi.n	800a38e <_dtoa_r+0x29e>
 800a2c4:	e8df f003 	tbb	[pc, r3]
 800a2c8:	2c385553 	.word	0x2c385553
 800a2cc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a2d0:	441e      	add	r6, r3
 800a2d2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a2d6:	2b20      	cmp	r3, #32
 800a2d8:	bfc1      	itttt	gt
 800a2da:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a2de:	fa08 f803 	lslgt.w	r8, r8, r3
 800a2e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a2e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a2ea:	bfd6      	itet	le
 800a2ec:	f1c3 0320 	rsble	r3, r3, #32
 800a2f0:	ea48 0003 	orrgt.w	r0, r8, r3
 800a2f4:	fa04 f003 	lslle.w	r0, r4, r3
 800a2f8:	f7f6 f874 	bl	80003e4 <__aeabi_ui2d>
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a302:	3e01      	subs	r6, #1
 800a304:	9212      	str	r2, [sp, #72]	@ 0x48
 800a306:	e774      	b.n	800a1f2 <_dtoa_r+0x102>
 800a308:	2301      	movs	r3, #1
 800a30a:	e7b5      	b.n	800a278 <_dtoa_r+0x188>
 800a30c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a30e:	e7b4      	b.n	800a27a <_dtoa_r+0x18a>
 800a310:	9b04      	ldr	r3, [sp, #16]
 800a312:	1bdb      	subs	r3, r3, r7
 800a314:	9304      	str	r3, [sp, #16]
 800a316:	427b      	negs	r3, r7
 800a318:	930a      	str	r3, [sp, #40]	@ 0x28
 800a31a:	2300      	movs	r3, #0
 800a31c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a31e:	e7c1      	b.n	800a2a4 <_dtoa_r+0x1b4>
 800a320:	2301      	movs	r3, #1
 800a322:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a324:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a326:	eb07 0b03 	add.w	fp, r7, r3
 800a32a:	f10b 0301 	add.w	r3, fp, #1
 800a32e:	2b01      	cmp	r3, #1
 800a330:	9308      	str	r3, [sp, #32]
 800a332:	bfb8      	it	lt
 800a334:	2301      	movlt	r3, #1
 800a336:	e006      	b.n	800a346 <_dtoa_r+0x256>
 800a338:	2301      	movs	r3, #1
 800a33a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a33c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a33e:	2b00      	cmp	r3, #0
 800a340:	dd28      	ble.n	800a394 <_dtoa_r+0x2a4>
 800a342:	469b      	mov	fp, r3
 800a344:	9308      	str	r3, [sp, #32]
 800a346:	2100      	movs	r1, #0
 800a348:	2204      	movs	r2, #4
 800a34a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a34e:	f102 0514 	add.w	r5, r2, #20
 800a352:	429d      	cmp	r5, r3
 800a354:	d926      	bls.n	800a3a4 <_dtoa_r+0x2b4>
 800a356:	6041      	str	r1, [r0, #4]
 800a358:	4648      	mov	r0, r9
 800a35a:	f001 f8e7 	bl	800b52c <_Balloc>
 800a35e:	4682      	mov	sl, r0
 800a360:	2800      	cmp	r0, #0
 800a362:	d143      	bne.n	800a3ec <_dtoa_r+0x2fc>
 800a364:	4602      	mov	r2, r0
 800a366:	f240 11af 	movw	r1, #431	@ 0x1af
 800a36a:	4b1f      	ldr	r3, [pc, #124]	@ (800a3e8 <_dtoa_r+0x2f8>)
 800a36c:	e6d4      	b.n	800a118 <_dtoa_r+0x28>
 800a36e:	2300      	movs	r3, #0
 800a370:	e7e3      	b.n	800a33a <_dtoa_r+0x24a>
 800a372:	2300      	movs	r3, #0
 800a374:	e7d5      	b.n	800a322 <_dtoa_r+0x232>
 800a376:	2401      	movs	r4, #1
 800a378:	2300      	movs	r3, #0
 800a37a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a37c:	9320      	str	r3, [sp, #128]	@ 0x80
 800a37e:	f04f 3bff 	mov.w	fp, #4294967295
 800a382:	2200      	movs	r2, #0
 800a384:	2312      	movs	r3, #18
 800a386:	f8cd b020 	str.w	fp, [sp, #32]
 800a38a:	9221      	str	r2, [sp, #132]	@ 0x84
 800a38c:	e7db      	b.n	800a346 <_dtoa_r+0x256>
 800a38e:	2301      	movs	r3, #1
 800a390:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a392:	e7f4      	b.n	800a37e <_dtoa_r+0x28e>
 800a394:	f04f 0b01 	mov.w	fp, #1
 800a398:	465b      	mov	r3, fp
 800a39a:	f8cd b020 	str.w	fp, [sp, #32]
 800a39e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800a3a2:	e7d0      	b.n	800a346 <_dtoa_r+0x256>
 800a3a4:	3101      	adds	r1, #1
 800a3a6:	0052      	lsls	r2, r2, #1
 800a3a8:	e7d1      	b.n	800a34e <_dtoa_r+0x25e>
 800a3aa:	bf00      	nop
 800a3ac:	f3af 8000 	nop.w
 800a3b0:	636f4361 	.word	0x636f4361
 800a3b4:	3fd287a7 	.word	0x3fd287a7
 800a3b8:	8b60c8b3 	.word	0x8b60c8b3
 800a3bc:	3fc68a28 	.word	0x3fc68a28
 800a3c0:	509f79fb 	.word	0x509f79fb
 800a3c4:	3fd34413 	.word	0x3fd34413
 800a3c8:	0800c9cb 	.word	0x0800c9cb
 800a3cc:	0800c9e2 	.word	0x0800c9e2
 800a3d0:	7ff00000 	.word	0x7ff00000
 800a3d4:	0800c9c7 	.word	0x0800c9c7
 800a3d8:	0800c993 	.word	0x0800c993
 800a3dc:	0800c992 	.word	0x0800c992
 800a3e0:	3ff80000 	.word	0x3ff80000
 800a3e4:	0800cce0 	.word	0x0800cce0
 800a3e8:	0800ca3a 	.word	0x0800ca3a
 800a3ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a3f0:	6018      	str	r0, [r3, #0]
 800a3f2:	9b08      	ldr	r3, [sp, #32]
 800a3f4:	2b0e      	cmp	r3, #14
 800a3f6:	f200 80a1 	bhi.w	800a53c <_dtoa_r+0x44c>
 800a3fa:	2c00      	cmp	r4, #0
 800a3fc:	f000 809e 	beq.w	800a53c <_dtoa_r+0x44c>
 800a400:	2f00      	cmp	r7, #0
 800a402:	dd33      	ble.n	800a46c <_dtoa_r+0x37c>
 800a404:	4b9c      	ldr	r3, [pc, #624]	@ (800a678 <_dtoa_r+0x588>)
 800a406:	f007 020f 	and.w	r2, r7, #15
 800a40a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a40e:	05f8      	lsls	r0, r7, #23
 800a410:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a414:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800a418:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a41c:	d516      	bpl.n	800a44c <_dtoa_r+0x35c>
 800a41e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a422:	4b96      	ldr	r3, [pc, #600]	@ (800a67c <_dtoa_r+0x58c>)
 800a424:	2603      	movs	r6, #3
 800a426:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a42a:	f7f6 f97f 	bl	800072c <__aeabi_ddiv>
 800a42e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a432:	f004 040f 	and.w	r4, r4, #15
 800a436:	4d91      	ldr	r5, [pc, #580]	@ (800a67c <_dtoa_r+0x58c>)
 800a438:	b954      	cbnz	r4, 800a450 <_dtoa_r+0x360>
 800a43a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a43e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a442:	f7f6 f973 	bl	800072c <__aeabi_ddiv>
 800a446:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a44a:	e028      	b.n	800a49e <_dtoa_r+0x3ae>
 800a44c:	2602      	movs	r6, #2
 800a44e:	e7f2      	b.n	800a436 <_dtoa_r+0x346>
 800a450:	07e1      	lsls	r1, r4, #31
 800a452:	d508      	bpl.n	800a466 <_dtoa_r+0x376>
 800a454:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a458:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a45c:	f7f6 f83c 	bl	80004d8 <__aeabi_dmul>
 800a460:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a464:	3601      	adds	r6, #1
 800a466:	1064      	asrs	r4, r4, #1
 800a468:	3508      	adds	r5, #8
 800a46a:	e7e5      	b.n	800a438 <_dtoa_r+0x348>
 800a46c:	f000 80af 	beq.w	800a5ce <_dtoa_r+0x4de>
 800a470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a474:	427c      	negs	r4, r7
 800a476:	4b80      	ldr	r3, [pc, #512]	@ (800a678 <_dtoa_r+0x588>)
 800a478:	f004 020f 	and.w	r2, r4, #15
 800a47c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f7f6 f828 	bl	80004d8 <__aeabi_dmul>
 800a488:	2602      	movs	r6, #2
 800a48a:	2300      	movs	r3, #0
 800a48c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a490:	4d7a      	ldr	r5, [pc, #488]	@ (800a67c <_dtoa_r+0x58c>)
 800a492:	1124      	asrs	r4, r4, #4
 800a494:	2c00      	cmp	r4, #0
 800a496:	f040 808f 	bne.w	800a5b8 <_dtoa_r+0x4c8>
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d1d3      	bne.n	800a446 <_dtoa_r+0x356>
 800a49e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800a4a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	f000 8094 	beq.w	800a5d2 <_dtoa_r+0x4e2>
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	4629      	mov	r1, r5
 800a4b0:	4b73      	ldr	r3, [pc, #460]	@ (800a680 <_dtoa_r+0x590>)
 800a4b2:	f7f6 fa83 	bl	80009bc <__aeabi_dcmplt>
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	f000 808b 	beq.w	800a5d2 <_dtoa_r+0x4e2>
 800a4bc:	9b08      	ldr	r3, [sp, #32]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f000 8087 	beq.w	800a5d2 <_dtoa_r+0x4e2>
 800a4c4:	f1bb 0f00 	cmp.w	fp, #0
 800a4c8:	dd34      	ble.n	800a534 <_dtoa_r+0x444>
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	4629      	mov	r1, r5
 800a4d0:	4b6c      	ldr	r3, [pc, #432]	@ (800a684 <_dtoa_r+0x594>)
 800a4d2:	f7f6 f801 	bl	80004d8 <__aeabi_dmul>
 800a4d6:	465c      	mov	r4, fp
 800a4d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4dc:	f107 38ff 	add.w	r8, r7, #4294967295
 800a4e0:	3601      	adds	r6, #1
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	f7f5 ff8e 	bl	8000404 <__aeabi_i2d>
 800a4e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a4ec:	f7f5 fff4 	bl	80004d8 <__aeabi_dmul>
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	4b65      	ldr	r3, [pc, #404]	@ (800a688 <_dtoa_r+0x598>)
 800a4f4:	f7f5 fe3a 	bl	800016c <__adddf3>
 800a4f8:	4605      	mov	r5, r0
 800a4fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a4fe:	2c00      	cmp	r4, #0
 800a500:	d16a      	bne.n	800a5d8 <_dtoa_r+0x4e8>
 800a502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a506:	2200      	movs	r2, #0
 800a508:	4b60      	ldr	r3, [pc, #384]	@ (800a68c <_dtoa_r+0x59c>)
 800a50a:	f7f5 fe2d 	bl	8000168 <__aeabi_dsub>
 800a50e:	4602      	mov	r2, r0
 800a510:	460b      	mov	r3, r1
 800a512:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a516:	462a      	mov	r2, r5
 800a518:	4633      	mov	r3, r6
 800a51a:	f7f6 fa6d 	bl	80009f8 <__aeabi_dcmpgt>
 800a51e:	2800      	cmp	r0, #0
 800a520:	f040 8298 	bne.w	800aa54 <_dtoa_r+0x964>
 800a524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a528:	462a      	mov	r2, r5
 800a52a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a52e:	f7f6 fa45 	bl	80009bc <__aeabi_dcmplt>
 800a532:	bb38      	cbnz	r0, 800a584 <_dtoa_r+0x494>
 800a534:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a538:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a53c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a53e:	2b00      	cmp	r3, #0
 800a540:	f2c0 8157 	blt.w	800a7f2 <_dtoa_r+0x702>
 800a544:	2f0e      	cmp	r7, #14
 800a546:	f300 8154 	bgt.w	800a7f2 <_dtoa_r+0x702>
 800a54a:	4b4b      	ldr	r3, [pc, #300]	@ (800a678 <_dtoa_r+0x588>)
 800a54c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a550:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a554:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a558:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	f280 80e5 	bge.w	800a72a <_dtoa_r+0x63a>
 800a560:	9b08      	ldr	r3, [sp, #32]
 800a562:	2b00      	cmp	r3, #0
 800a564:	f300 80e1 	bgt.w	800a72a <_dtoa_r+0x63a>
 800a568:	d10c      	bne.n	800a584 <_dtoa_r+0x494>
 800a56a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a56e:	2200      	movs	r2, #0
 800a570:	4b46      	ldr	r3, [pc, #280]	@ (800a68c <_dtoa_r+0x59c>)
 800a572:	f7f5 ffb1 	bl	80004d8 <__aeabi_dmul>
 800a576:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a57a:	f7f6 fa33 	bl	80009e4 <__aeabi_dcmpge>
 800a57e:	2800      	cmp	r0, #0
 800a580:	f000 8266 	beq.w	800aa50 <_dtoa_r+0x960>
 800a584:	2400      	movs	r4, #0
 800a586:	4625      	mov	r5, r4
 800a588:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a58a:	4656      	mov	r6, sl
 800a58c:	ea6f 0803 	mvn.w	r8, r3
 800a590:	2700      	movs	r7, #0
 800a592:	4621      	mov	r1, r4
 800a594:	4648      	mov	r0, r9
 800a596:	f001 f809 	bl	800b5ac <_Bfree>
 800a59a:	2d00      	cmp	r5, #0
 800a59c:	f000 80bd 	beq.w	800a71a <_dtoa_r+0x62a>
 800a5a0:	b12f      	cbz	r7, 800a5ae <_dtoa_r+0x4be>
 800a5a2:	42af      	cmp	r7, r5
 800a5a4:	d003      	beq.n	800a5ae <_dtoa_r+0x4be>
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	4648      	mov	r0, r9
 800a5aa:	f000 ffff 	bl	800b5ac <_Bfree>
 800a5ae:	4629      	mov	r1, r5
 800a5b0:	4648      	mov	r0, r9
 800a5b2:	f000 fffb 	bl	800b5ac <_Bfree>
 800a5b6:	e0b0      	b.n	800a71a <_dtoa_r+0x62a>
 800a5b8:	07e2      	lsls	r2, r4, #31
 800a5ba:	d505      	bpl.n	800a5c8 <_dtoa_r+0x4d8>
 800a5bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5c0:	f7f5 ff8a 	bl	80004d8 <__aeabi_dmul>
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	3601      	adds	r6, #1
 800a5c8:	1064      	asrs	r4, r4, #1
 800a5ca:	3508      	adds	r5, #8
 800a5cc:	e762      	b.n	800a494 <_dtoa_r+0x3a4>
 800a5ce:	2602      	movs	r6, #2
 800a5d0:	e765      	b.n	800a49e <_dtoa_r+0x3ae>
 800a5d2:	46b8      	mov	r8, r7
 800a5d4:	9c08      	ldr	r4, [sp, #32]
 800a5d6:	e784      	b.n	800a4e2 <_dtoa_r+0x3f2>
 800a5d8:	4b27      	ldr	r3, [pc, #156]	@ (800a678 <_dtoa_r+0x588>)
 800a5da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a5e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a5e4:	4454      	add	r4, sl
 800a5e6:	2900      	cmp	r1, #0
 800a5e8:	d054      	beq.n	800a694 <_dtoa_r+0x5a4>
 800a5ea:	2000      	movs	r0, #0
 800a5ec:	4928      	ldr	r1, [pc, #160]	@ (800a690 <_dtoa_r+0x5a0>)
 800a5ee:	f7f6 f89d 	bl	800072c <__aeabi_ddiv>
 800a5f2:	4633      	mov	r3, r6
 800a5f4:	462a      	mov	r2, r5
 800a5f6:	f7f5 fdb7 	bl	8000168 <__aeabi_dsub>
 800a5fa:	4656      	mov	r6, sl
 800a5fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a604:	f7f6 fa18 	bl	8000a38 <__aeabi_d2iz>
 800a608:	4605      	mov	r5, r0
 800a60a:	f7f5 fefb 	bl	8000404 <__aeabi_i2d>
 800a60e:	4602      	mov	r2, r0
 800a610:	460b      	mov	r3, r1
 800a612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a616:	f7f5 fda7 	bl	8000168 <__aeabi_dsub>
 800a61a:	4602      	mov	r2, r0
 800a61c:	460b      	mov	r3, r1
 800a61e:	3530      	adds	r5, #48	@ 0x30
 800a620:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a624:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a628:	f806 5b01 	strb.w	r5, [r6], #1
 800a62c:	f7f6 f9c6 	bl	80009bc <__aeabi_dcmplt>
 800a630:	2800      	cmp	r0, #0
 800a632:	d172      	bne.n	800a71a <_dtoa_r+0x62a>
 800a634:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a638:	2000      	movs	r0, #0
 800a63a:	4911      	ldr	r1, [pc, #68]	@ (800a680 <_dtoa_r+0x590>)
 800a63c:	f7f5 fd94 	bl	8000168 <__aeabi_dsub>
 800a640:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a644:	f7f6 f9ba 	bl	80009bc <__aeabi_dcmplt>
 800a648:	2800      	cmp	r0, #0
 800a64a:	f040 80b4 	bne.w	800a7b6 <_dtoa_r+0x6c6>
 800a64e:	42a6      	cmp	r6, r4
 800a650:	f43f af70 	beq.w	800a534 <_dtoa_r+0x444>
 800a654:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a658:	2200      	movs	r2, #0
 800a65a:	4b0a      	ldr	r3, [pc, #40]	@ (800a684 <_dtoa_r+0x594>)
 800a65c:	f7f5 ff3c 	bl	80004d8 <__aeabi_dmul>
 800a660:	2200      	movs	r2, #0
 800a662:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a666:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a66a:	4b06      	ldr	r3, [pc, #24]	@ (800a684 <_dtoa_r+0x594>)
 800a66c:	f7f5 ff34 	bl	80004d8 <__aeabi_dmul>
 800a670:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a674:	e7c4      	b.n	800a600 <_dtoa_r+0x510>
 800a676:	bf00      	nop
 800a678:	0800cce0 	.word	0x0800cce0
 800a67c:	0800ccb8 	.word	0x0800ccb8
 800a680:	3ff00000 	.word	0x3ff00000
 800a684:	40240000 	.word	0x40240000
 800a688:	401c0000 	.word	0x401c0000
 800a68c:	40140000 	.word	0x40140000
 800a690:	3fe00000 	.word	0x3fe00000
 800a694:	4631      	mov	r1, r6
 800a696:	4628      	mov	r0, r5
 800a698:	f7f5 ff1e 	bl	80004d8 <__aeabi_dmul>
 800a69c:	4656      	mov	r6, sl
 800a69e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a6a2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a6a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6a8:	f7f6 f9c6 	bl	8000a38 <__aeabi_d2iz>
 800a6ac:	4605      	mov	r5, r0
 800a6ae:	f7f5 fea9 	bl	8000404 <__aeabi_i2d>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ba:	f7f5 fd55 	bl	8000168 <__aeabi_dsub>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	3530      	adds	r5, #48	@ 0x30
 800a6c4:	f806 5b01 	strb.w	r5, [r6], #1
 800a6c8:	42a6      	cmp	r6, r4
 800a6ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a6ce:	f04f 0200 	mov.w	r2, #0
 800a6d2:	d124      	bne.n	800a71e <_dtoa_r+0x62e>
 800a6d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a6d8:	4bae      	ldr	r3, [pc, #696]	@ (800a994 <_dtoa_r+0x8a4>)
 800a6da:	f7f5 fd47 	bl	800016c <__adddf3>
 800a6de:	4602      	mov	r2, r0
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6e6:	f7f6 f987 	bl	80009f8 <__aeabi_dcmpgt>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d163      	bne.n	800a7b6 <_dtoa_r+0x6c6>
 800a6ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a6f2:	2000      	movs	r0, #0
 800a6f4:	49a7      	ldr	r1, [pc, #668]	@ (800a994 <_dtoa_r+0x8a4>)
 800a6f6:	f7f5 fd37 	bl	8000168 <__aeabi_dsub>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a702:	f7f6 f95b 	bl	80009bc <__aeabi_dcmplt>
 800a706:	2800      	cmp	r0, #0
 800a708:	f43f af14 	beq.w	800a534 <_dtoa_r+0x444>
 800a70c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a70e:	1e73      	subs	r3, r6, #1
 800a710:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a712:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a716:	2b30      	cmp	r3, #48	@ 0x30
 800a718:	d0f8      	beq.n	800a70c <_dtoa_r+0x61c>
 800a71a:	4647      	mov	r7, r8
 800a71c:	e03b      	b.n	800a796 <_dtoa_r+0x6a6>
 800a71e:	4b9e      	ldr	r3, [pc, #632]	@ (800a998 <_dtoa_r+0x8a8>)
 800a720:	f7f5 feda 	bl	80004d8 <__aeabi_dmul>
 800a724:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a728:	e7bc      	b.n	800a6a4 <_dtoa_r+0x5b4>
 800a72a:	4656      	mov	r6, sl
 800a72c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800a730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a734:	4620      	mov	r0, r4
 800a736:	4629      	mov	r1, r5
 800a738:	f7f5 fff8 	bl	800072c <__aeabi_ddiv>
 800a73c:	f7f6 f97c 	bl	8000a38 <__aeabi_d2iz>
 800a740:	4680      	mov	r8, r0
 800a742:	f7f5 fe5f 	bl	8000404 <__aeabi_i2d>
 800a746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a74a:	f7f5 fec5 	bl	80004d8 <__aeabi_dmul>
 800a74e:	4602      	mov	r2, r0
 800a750:	460b      	mov	r3, r1
 800a752:	4620      	mov	r0, r4
 800a754:	4629      	mov	r1, r5
 800a756:	f7f5 fd07 	bl	8000168 <__aeabi_dsub>
 800a75a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a75e:	9d08      	ldr	r5, [sp, #32]
 800a760:	f806 4b01 	strb.w	r4, [r6], #1
 800a764:	eba6 040a 	sub.w	r4, r6, sl
 800a768:	42a5      	cmp	r5, r4
 800a76a:	4602      	mov	r2, r0
 800a76c:	460b      	mov	r3, r1
 800a76e:	d133      	bne.n	800a7d8 <_dtoa_r+0x6e8>
 800a770:	f7f5 fcfc 	bl	800016c <__adddf3>
 800a774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a778:	4604      	mov	r4, r0
 800a77a:	460d      	mov	r5, r1
 800a77c:	f7f6 f93c 	bl	80009f8 <__aeabi_dcmpgt>
 800a780:	b9c0      	cbnz	r0, 800a7b4 <_dtoa_r+0x6c4>
 800a782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a786:	4620      	mov	r0, r4
 800a788:	4629      	mov	r1, r5
 800a78a:	f7f6 f90d 	bl	80009a8 <__aeabi_dcmpeq>
 800a78e:	b110      	cbz	r0, 800a796 <_dtoa_r+0x6a6>
 800a790:	f018 0f01 	tst.w	r8, #1
 800a794:	d10e      	bne.n	800a7b4 <_dtoa_r+0x6c4>
 800a796:	4648      	mov	r0, r9
 800a798:	9903      	ldr	r1, [sp, #12]
 800a79a:	f000 ff07 	bl	800b5ac <_Bfree>
 800a79e:	2300      	movs	r3, #0
 800a7a0:	7033      	strb	r3, [r6, #0]
 800a7a2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a7a4:	3701      	adds	r7, #1
 800a7a6:	601f      	str	r7, [r3, #0]
 800a7a8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	f000 824b 	beq.w	800ac46 <_dtoa_r+0xb56>
 800a7b0:	601e      	str	r6, [r3, #0]
 800a7b2:	e248      	b.n	800ac46 <_dtoa_r+0xb56>
 800a7b4:	46b8      	mov	r8, r7
 800a7b6:	4633      	mov	r3, r6
 800a7b8:	461e      	mov	r6, r3
 800a7ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7be:	2a39      	cmp	r2, #57	@ 0x39
 800a7c0:	d106      	bne.n	800a7d0 <_dtoa_r+0x6e0>
 800a7c2:	459a      	cmp	sl, r3
 800a7c4:	d1f8      	bne.n	800a7b8 <_dtoa_r+0x6c8>
 800a7c6:	2230      	movs	r2, #48	@ 0x30
 800a7c8:	f108 0801 	add.w	r8, r8, #1
 800a7cc:	f88a 2000 	strb.w	r2, [sl]
 800a7d0:	781a      	ldrb	r2, [r3, #0]
 800a7d2:	3201      	adds	r2, #1
 800a7d4:	701a      	strb	r2, [r3, #0]
 800a7d6:	e7a0      	b.n	800a71a <_dtoa_r+0x62a>
 800a7d8:	2200      	movs	r2, #0
 800a7da:	4b6f      	ldr	r3, [pc, #444]	@ (800a998 <_dtoa_r+0x8a8>)
 800a7dc:	f7f5 fe7c 	bl	80004d8 <__aeabi_dmul>
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	460d      	mov	r5, r1
 800a7e8:	f7f6 f8de 	bl	80009a8 <__aeabi_dcmpeq>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	d09f      	beq.n	800a730 <_dtoa_r+0x640>
 800a7f0:	e7d1      	b.n	800a796 <_dtoa_r+0x6a6>
 800a7f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a7f4:	2a00      	cmp	r2, #0
 800a7f6:	f000 80ea 	beq.w	800a9ce <_dtoa_r+0x8de>
 800a7fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a7fc:	2a01      	cmp	r2, #1
 800a7fe:	f300 80cd 	bgt.w	800a99c <_dtoa_r+0x8ac>
 800a802:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a804:	2a00      	cmp	r2, #0
 800a806:	f000 80c1 	beq.w	800a98c <_dtoa_r+0x89c>
 800a80a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a80e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a810:	9e04      	ldr	r6, [sp, #16]
 800a812:	9a04      	ldr	r2, [sp, #16]
 800a814:	2101      	movs	r1, #1
 800a816:	441a      	add	r2, r3
 800a818:	9204      	str	r2, [sp, #16]
 800a81a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a81c:	4648      	mov	r0, r9
 800a81e:	441a      	add	r2, r3
 800a820:	9209      	str	r2, [sp, #36]	@ 0x24
 800a822:	f000 ffc1 	bl	800b7a8 <__i2b>
 800a826:	4605      	mov	r5, r0
 800a828:	b166      	cbz	r6, 800a844 <_dtoa_r+0x754>
 800a82a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	dd09      	ble.n	800a844 <_dtoa_r+0x754>
 800a830:	42b3      	cmp	r3, r6
 800a832:	bfa8      	it	ge
 800a834:	4633      	movge	r3, r6
 800a836:	9a04      	ldr	r2, [sp, #16]
 800a838:	1af6      	subs	r6, r6, r3
 800a83a:	1ad2      	subs	r2, r2, r3
 800a83c:	9204      	str	r2, [sp, #16]
 800a83e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	9309      	str	r3, [sp, #36]	@ 0x24
 800a844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a846:	b30b      	cbz	r3, 800a88c <_dtoa_r+0x79c>
 800a848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f000 80c6 	beq.w	800a9dc <_dtoa_r+0x8ec>
 800a850:	2c00      	cmp	r4, #0
 800a852:	f000 80c0 	beq.w	800a9d6 <_dtoa_r+0x8e6>
 800a856:	4629      	mov	r1, r5
 800a858:	4622      	mov	r2, r4
 800a85a:	4648      	mov	r0, r9
 800a85c:	f001 f85c 	bl	800b918 <__pow5mult>
 800a860:	9a03      	ldr	r2, [sp, #12]
 800a862:	4601      	mov	r1, r0
 800a864:	4605      	mov	r5, r0
 800a866:	4648      	mov	r0, r9
 800a868:	f000 ffb4 	bl	800b7d4 <__multiply>
 800a86c:	9903      	ldr	r1, [sp, #12]
 800a86e:	4680      	mov	r8, r0
 800a870:	4648      	mov	r0, r9
 800a872:	f000 fe9b 	bl	800b5ac <_Bfree>
 800a876:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a878:	1b1b      	subs	r3, r3, r4
 800a87a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a87c:	f000 80b1 	beq.w	800a9e2 <_dtoa_r+0x8f2>
 800a880:	4641      	mov	r1, r8
 800a882:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a884:	4648      	mov	r0, r9
 800a886:	f001 f847 	bl	800b918 <__pow5mult>
 800a88a:	9003      	str	r0, [sp, #12]
 800a88c:	2101      	movs	r1, #1
 800a88e:	4648      	mov	r0, r9
 800a890:	f000 ff8a 	bl	800b7a8 <__i2b>
 800a894:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a896:	4604      	mov	r4, r0
 800a898:	2b00      	cmp	r3, #0
 800a89a:	f000 81d8 	beq.w	800ac4e <_dtoa_r+0xb5e>
 800a89e:	461a      	mov	r2, r3
 800a8a0:	4601      	mov	r1, r0
 800a8a2:	4648      	mov	r0, r9
 800a8a4:	f001 f838 	bl	800b918 <__pow5mult>
 800a8a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a8aa:	4604      	mov	r4, r0
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	f300 809f 	bgt.w	800a9f0 <_dtoa_r+0x900>
 800a8b2:	9b06      	ldr	r3, [sp, #24]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	f040 8097 	bne.w	800a9e8 <_dtoa_r+0x8f8>
 800a8ba:	9b07      	ldr	r3, [sp, #28]
 800a8bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f040 8093 	bne.w	800a9ec <_dtoa_r+0x8fc>
 800a8c6:	9b07      	ldr	r3, [sp, #28]
 800a8c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8cc:	0d1b      	lsrs	r3, r3, #20
 800a8ce:	051b      	lsls	r3, r3, #20
 800a8d0:	b133      	cbz	r3, 800a8e0 <_dtoa_r+0x7f0>
 800a8d2:	9b04      	ldr	r3, [sp, #16]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	9304      	str	r3, [sp, #16]
 800a8d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8da:	3301      	adds	r3, #1
 800a8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8de:	2301      	movs	r3, #1
 800a8e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f000 81b8 	beq.w	800ac5a <_dtoa_r+0xb6a>
 800a8ea:	6923      	ldr	r3, [r4, #16]
 800a8ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a8f0:	6918      	ldr	r0, [r3, #16]
 800a8f2:	f000 ff0d 	bl	800b710 <__hi0bits>
 800a8f6:	f1c0 0020 	rsb	r0, r0, #32
 800a8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8fc:	4418      	add	r0, r3
 800a8fe:	f010 001f 	ands.w	r0, r0, #31
 800a902:	f000 8082 	beq.w	800aa0a <_dtoa_r+0x91a>
 800a906:	f1c0 0320 	rsb	r3, r0, #32
 800a90a:	2b04      	cmp	r3, #4
 800a90c:	dd73      	ble.n	800a9f6 <_dtoa_r+0x906>
 800a90e:	9b04      	ldr	r3, [sp, #16]
 800a910:	f1c0 001c 	rsb	r0, r0, #28
 800a914:	4403      	add	r3, r0
 800a916:	9304      	str	r3, [sp, #16]
 800a918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a91a:	4406      	add	r6, r0
 800a91c:	4403      	add	r3, r0
 800a91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a920:	9b04      	ldr	r3, [sp, #16]
 800a922:	2b00      	cmp	r3, #0
 800a924:	dd05      	ble.n	800a932 <_dtoa_r+0x842>
 800a926:	461a      	mov	r2, r3
 800a928:	4648      	mov	r0, r9
 800a92a:	9903      	ldr	r1, [sp, #12]
 800a92c:	f001 f84e 	bl	800b9cc <__lshift>
 800a930:	9003      	str	r0, [sp, #12]
 800a932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a934:	2b00      	cmp	r3, #0
 800a936:	dd05      	ble.n	800a944 <_dtoa_r+0x854>
 800a938:	4621      	mov	r1, r4
 800a93a:	461a      	mov	r2, r3
 800a93c:	4648      	mov	r0, r9
 800a93e:	f001 f845 	bl	800b9cc <__lshift>
 800a942:	4604      	mov	r4, r0
 800a944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a946:	2b00      	cmp	r3, #0
 800a948:	d061      	beq.n	800aa0e <_dtoa_r+0x91e>
 800a94a:	4621      	mov	r1, r4
 800a94c:	9803      	ldr	r0, [sp, #12]
 800a94e:	f001 f8a9 	bl	800baa4 <__mcmp>
 800a952:	2800      	cmp	r0, #0
 800a954:	da5b      	bge.n	800aa0e <_dtoa_r+0x91e>
 800a956:	2300      	movs	r3, #0
 800a958:	220a      	movs	r2, #10
 800a95a:	4648      	mov	r0, r9
 800a95c:	9903      	ldr	r1, [sp, #12]
 800a95e:	f000 fe47 	bl	800b5f0 <__multadd>
 800a962:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a964:	f107 38ff 	add.w	r8, r7, #4294967295
 800a968:	9003      	str	r0, [sp, #12]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f000 8177 	beq.w	800ac5e <_dtoa_r+0xb6e>
 800a970:	4629      	mov	r1, r5
 800a972:	2300      	movs	r3, #0
 800a974:	220a      	movs	r2, #10
 800a976:	4648      	mov	r0, r9
 800a978:	f000 fe3a 	bl	800b5f0 <__multadd>
 800a97c:	f1bb 0f00 	cmp.w	fp, #0
 800a980:	4605      	mov	r5, r0
 800a982:	dc6f      	bgt.n	800aa64 <_dtoa_r+0x974>
 800a984:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a986:	2b02      	cmp	r3, #2
 800a988:	dc49      	bgt.n	800aa1e <_dtoa_r+0x92e>
 800a98a:	e06b      	b.n	800aa64 <_dtoa_r+0x974>
 800a98c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a98e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a992:	e73c      	b.n	800a80e <_dtoa_r+0x71e>
 800a994:	3fe00000 	.word	0x3fe00000
 800a998:	40240000 	.word	0x40240000
 800a99c:	9b08      	ldr	r3, [sp, #32]
 800a99e:	1e5c      	subs	r4, r3, #1
 800a9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9a2:	42a3      	cmp	r3, r4
 800a9a4:	db09      	blt.n	800a9ba <_dtoa_r+0x8ca>
 800a9a6:	1b1c      	subs	r4, r3, r4
 800a9a8:	9b08      	ldr	r3, [sp, #32]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f6bf af30 	bge.w	800a810 <_dtoa_r+0x720>
 800a9b0:	9b04      	ldr	r3, [sp, #16]
 800a9b2:	9a08      	ldr	r2, [sp, #32]
 800a9b4:	1a9e      	subs	r6, r3, r2
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	e72b      	b.n	800a812 <_dtoa_r+0x722>
 800a9ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9be:	1ae3      	subs	r3, r4, r3
 800a9c0:	441a      	add	r2, r3
 800a9c2:	940a      	str	r4, [sp, #40]	@ 0x28
 800a9c4:	9e04      	ldr	r6, [sp, #16]
 800a9c6:	2400      	movs	r4, #0
 800a9c8:	9b08      	ldr	r3, [sp, #32]
 800a9ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800a9cc:	e721      	b.n	800a812 <_dtoa_r+0x722>
 800a9ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a9d0:	9e04      	ldr	r6, [sp, #16]
 800a9d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a9d4:	e728      	b.n	800a828 <_dtoa_r+0x738>
 800a9d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a9da:	e751      	b.n	800a880 <_dtoa_r+0x790>
 800a9dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9de:	9903      	ldr	r1, [sp, #12]
 800a9e0:	e750      	b.n	800a884 <_dtoa_r+0x794>
 800a9e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9e6:	e751      	b.n	800a88c <_dtoa_r+0x79c>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	e779      	b.n	800a8e0 <_dtoa_r+0x7f0>
 800a9ec:	9b06      	ldr	r3, [sp, #24]
 800a9ee:	e777      	b.n	800a8e0 <_dtoa_r+0x7f0>
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9f4:	e779      	b.n	800a8ea <_dtoa_r+0x7fa>
 800a9f6:	d093      	beq.n	800a920 <_dtoa_r+0x830>
 800a9f8:	9a04      	ldr	r2, [sp, #16]
 800a9fa:	331c      	adds	r3, #28
 800a9fc:	441a      	add	r2, r3
 800a9fe:	9204      	str	r2, [sp, #16]
 800aa00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa02:	441e      	add	r6, r3
 800aa04:	441a      	add	r2, r3
 800aa06:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa08:	e78a      	b.n	800a920 <_dtoa_r+0x830>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	e7f4      	b.n	800a9f8 <_dtoa_r+0x908>
 800aa0e:	9b08      	ldr	r3, [sp, #32]
 800aa10:	46b8      	mov	r8, r7
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	dc20      	bgt.n	800aa58 <_dtoa_r+0x968>
 800aa16:	469b      	mov	fp, r3
 800aa18:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aa1a:	2b02      	cmp	r3, #2
 800aa1c:	dd1e      	ble.n	800aa5c <_dtoa_r+0x96c>
 800aa1e:	f1bb 0f00 	cmp.w	fp, #0
 800aa22:	f47f adb1 	bne.w	800a588 <_dtoa_r+0x498>
 800aa26:	4621      	mov	r1, r4
 800aa28:	465b      	mov	r3, fp
 800aa2a:	2205      	movs	r2, #5
 800aa2c:	4648      	mov	r0, r9
 800aa2e:	f000 fddf 	bl	800b5f0 <__multadd>
 800aa32:	4601      	mov	r1, r0
 800aa34:	4604      	mov	r4, r0
 800aa36:	9803      	ldr	r0, [sp, #12]
 800aa38:	f001 f834 	bl	800baa4 <__mcmp>
 800aa3c:	2800      	cmp	r0, #0
 800aa3e:	f77f ada3 	ble.w	800a588 <_dtoa_r+0x498>
 800aa42:	4656      	mov	r6, sl
 800aa44:	2331      	movs	r3, #49	@ 0x31
 800aa46:	f108 0801 	add.w	r8, r8, #1
 800aa4a:	f806 3b01 	strb.w	r3, [r6], #1
 800aa4e:	e59f      	b.n	800a590 <_dtoa_r+0x4a0>
 800aa50:	46b8      	mov	r8, r7
 800aa52:	9c08      	ldr	r4, [sp, #32]
 800aa54:	4625      	mov	r5, r4
 800aa56:	e7f4      	b.n	800aa42 <_dtoa_r+0x952>
 800aa58:	f8dd b020 	ldr.w	fp, [sp, #32]
 800aa5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f000 8101 	beq.w	800ac66 <_dtoa_r+0xb76>
 800aa64:	2e00      	cmp	r6, #0
 800aa66:	dd05      	ble.n	800aa74 <_dtoa_r+0x984>
 800aa68:	4629      	mov	r1, r5
 800aa6a:	4632      	mov	r2, r6
 800aa6c:	4648      	mov	r0, r9
 800aa6e:	f000 ffad 	bl	800b9cc <__lshift>
 800aa72:	4605      	mov	r5, r0
 800aa74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d05c      	beq.n	800ab34 <_dtoa_r+0xa44>
 800aa7a:	4648      	mov	r0, r9
 800aa7c:	6869      	ldr	r1, [r5, #4]
 800aa7e:	f000 fd55 	bl	800b52c <_Balloc>
 800aa82:	4606      	mov	r6, r0
 800aa84:	b928      	cbnz	r0, 800aa92 <_dtoa_r+0x9a2>
 800aa86:	4602      	mov	r2, r0
 800aa88:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aa8c:	4b80      	ldr	r3, [pc, #512]	@ (800ac90 <_dtoa_r+0xba0>)
 800aa8e:	f7ff bb43 	b.w	800a118 <_dtoa_r+0x28>
 800aa92:	692a      	ldr	r2, [r5, #16]
 800aa94:	f105 010c 	add.w	r1, r5, #12
 800aa98:	3202      	adds	r2, #2
 800aa9a:	0092      	lsls	r2, r2, #2
 800aa9c:	300c      	adds	r0, #12
 800aa9e:	f7ff fa88 	bl	8009fb2 <memcpy>
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	4631      	mov	r1, r6
 800aaa6:	4648      	mov	r0, r9
 800aaa8:	f000 ff90 	bl	800b9cc <__lshift>
 800aaac:	462f      	mov	r7, r5
 800aaae:	4605      	mov	r5, r0
 800aab0:	f10a 0301 	add.w	r3, sl, #1
 800aab4:	9304      	str	r3, [sp, #16]
 800aab6:	eb0a 030b 	add.w	r3, sl, fp
 800aaba:	930a      	str	r3, [sp, #40]	@ 0x28
 800aabc:	9b06      	ldr	r3, [sp, #24]
 800aabe:	f003 0301 	and.w	r3, r3, #1
 800aac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aac4:	9b04      	ldr	r3, [sp, #16]
 800aac6:	4621      	mov	r1, r4
 800aac8:	9803      	ldr	r0, [sp, #12]
 800aaca:	f103 3bff 	add.w	fp, r3, #4294967295
 800aace:	f7ff fa85 	bl	8009fdc <quorem>
 800aad2:	4603      	mov	r3, r0
 800aad4:	4639      	mov	r1, r7
 800aad6:	3330      	adds	r3, #48	@ 0x30
 800aad8:	9006      	str	r0, [sp, #24]
 800aada:	9803      	ldr	r0, [sp, #12]
 800aadc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aade:	f000 ffe1 	bl	800baa4 <__mcmp>
 800aae2:	462a      	mov	r2, r5
 800aae4:	9008      	str	r0, [sp, #32]
 800aae6:	4621      	mov	r1, r4
 800aae8:	4648      	mov	r0, r9
 800aaea:	f000 fff7 	bl	800badc <__mdiff>
 800aaee:	68c2      	ldr	r2, [r0, #12]
 800aaf0:	4606      	mov	r6, r0
 800aaf2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aaf4:	bb02      	cbnz	r2, 800ab38 <_dtoa_r+0xa48>
 800aaf6:	4601      	mov	r1, r0
 800aaf8:	9803      	ldr	r0, [sp, #12]
 800aafa:	f000 ffd3 	bl	800baa4 <__mcmp>
 800aafe:	4602      	mov	r2, r0
 800ab00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab02:	4631      	mov	r1, r6
 800ab04:	4648      	mov	r0, r9
 800ab06:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800ab0a:	f000 fd4f 	bl	800b5ac <_Bfree>
 800ab0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ab10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ab12:	9e04      	ldr	r6, [sp, #16]
 800ab14:	ea42 0103 	orr.w	r1, r2, r3
 800ab18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab1a:	4319      	orrs	r1, r3
 800ab1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab1e:	d10d      	bne.n	800ab3c <_dtoa_r+0xa4c>
 800ab20:	2b39      	cmp	r3, #57	@ 0x39
 800ab22:	d027      	beq.n	800ab74 <_dtoa_r+0xa84>
 800ab24:	9a08      	ldr	r2, [sp, #32]
 800ab26:	2a00      	cmp	r2, #0
 800ab28:	dd01      	ble.n	800ab2e <_dtoa_r+0xa3e>
 800ab2a:	9b06      	ldr	r3, [sp, #24]
 800ab2c:	3331      	adds	r3, #49	@ 0x31
 800ab2e:	f88b 3000 	strb.w	r3, [fp]
 800ab32:	e52e      	b.n	800a592 <_dtoa_r+0x4a2>
 800ab34:	4628      	mov	r0, r5
 800ab36:	e7b9      	b.n	800aaac <_dtoa_r+0x9bc>
 800ab38:	2201      	movs	r2, #1
 800ab3a:	e7e2      	b.n	800ab02 <_dtoa_r+0xa12>
 800ab3c:	9908      	ldr	r1, [sp, #32]
 800ab3e:	2900      	cmp	r1, #0
 800ab40:	db04      	blt.n	800ab4c <_dtoa_r+0xa5c>
 800ab42:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800ab44:	4301      	orrs	r1, r0
 800ab46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab48:	4301      	orrs	r1, r0
 800ab4a:	d120      	bne.n	800ab8e <_dtoa_r+0xa9e>
 800ab4c:	2a00      	cmp	r2, #0
 800ab4e:	ddee      	ble.n	800ab2e <_dtoa_r+0xa3e>
 800ab50:	2201      	movs	r2, #1
 800ab52:	9903      	ldr	r1, [sp, #12]
 800ab54:	4648      	mov	r0, r9
 800ab56:	9304      	str	r3, [sp, #16]
 800ab58:	f000 ff38 	bl	800b9cc <__lshift>
 800ab5c:	4621      	mov	r1, r4
 800ab5e:	9003      	str	r0, [sp, #12]
 800ab60:	f000 ffa0 	bl	800baa4 <__mcmp>
 800ab64:	2800      	cmp	r0, #0
 800ab66:	9b04      	ldr	r3, [sp, #16]
 800ab68:	dc02      	bgt.n	800ab70 <_dtoa_r+0xa80>
 800ab6a:	d1e0      	bne.n	800ab2e <_dtoa_r+0xa3e>
 800ab6c:	07da      	lsls	r2, r3, #31
 800ab6e:	d5de      	bpl.n	800ab2e <_dtoa_r+0xa3e>
 800ab70:	2b39      	cmp	r3, #57	@ 0x39
 800ab72:	d1da      	bne.n	800ab2a <_dtoa_r+0xa3a>
 800ab74:	2339      	movs	r3, #57	@ 0x39
 800ab76:	f88b 3000 	strb.w	r3, [fp]
 800ab7a:	4633      	mov	r3, r6
 800ab7c:	461e      	mov	r6, r3
 800ab7e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ab82:	3b01      	subs	r3, #1
 800ab84:	2a39      	cmp	r2, #57	@ 0x39
 800ab86:	d04e      	beq.n	800ac26 <_dtoa_r+0xb36>
 800ab88:	3201      	adds	r2, #1
 800ab8a:	701a      	strb	r2, [r3, #0]
 800ab8c:	e501      	b.n	800a592 <_dtoa_r+0x4a2>
 800ab8e:	2a00      	cmp	r2, #0
 800ab90:	dd03      	ble.n	800ab9a <_dtoa_r+0xaaa>
 800ab92:	2b39      	cmp	r3, #57	@ 0x39
 800ab94:	d0ee      	beq.n	800ab74 <_dtoa_r+0xa84>
 800ab96:	3301      	adds	r3, #1
 800ab98:	e7c9      	b.n	800ab2e <_dtoa_r+0xa3e>
 800ab9a:	9a04      	ldr	r2, [sp, #16]
 800ab9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aba2:	428a      	cmp	r2, r1
 800aba4:	d028      	beq.n	800abf8 <_dtoa_r+0xb08>
 800aba6:	2300      	movs	r3, #0
 800aba8:	220a      	movs	r2, #10
 800abaa:	9903      	ldr	r1, [sp, #12]
 800abac:	4648      	mov	r0, r9
 800abae:	f000 fd1f 	bl	800b5f0 <__multadd>
 800abb2:	42af      	cmp	r7, r5
 800abb4:	9003      	str	r0, [sp, #12]
 800abb6:	f04f 0300 	mov.w	r3, #0
 800abba:	f04f 020a 	mov.w	r2, #10
 800abbe:	4639      	mov	r1, r7
 800abc0:	4648      	mov	r0, r9
 800abc2:	d107      	bne.n	800abd4 <_dtoa_r+0xae4>
 800abc4:	f000 fd14 	bl	800b5f0 <__multadd>
 800abc8:	4607      	mov	r7, r0
 800abca:	4605      	mov	r5, r0
 800abcc:	9b04      	ldr	r3, [sp, #16]
 800abce:	3301      	adds	r3, #1
 800abd0:	9304      	str	r3, [sp, #16]
 800abd2:	e777      	b.n	800aac4 <_dtoa_r+0x9d4>
 800abd4:	f000 fd0c 	bl	800b5f0 <__multadd>
 800abd8:	4629      	mov	r1, r5
 800abda:	4607      	mov	r7, r0
 800abdc:	2300      	movs	r3, #0
 800abde:	220a      	movs	r2, #10
 800abe0:	4648      	mov	r0, r9
 800abe2:	f000 fd05 	bl	800b5f0 <__multadd>
 800abe6:	4605      	mov	r5, r0
 800abe8:	e7f0      	b.n	800abcc <_dtoa_r+0xadc>
 800abea:	f1bb 0f00 	cmp.w	fp, #0
 800abee:	bfcc      	ite	gt
 800abf0:	465e      	movgt	r6, fp
 800abf2:	2601      	movle	r6, #1
 800abf4:	2700      	movs	r7, #0
 800abf6:	4456      	add	r6, sl
 800abf8:	2201      	movs	r2, #1
 800abfa:	9903      	ldr	r1, [sp, #12]
 800abfc:	4648      	mov	r0, r9
 800abfe:	9304      	str	r3, [sp, #16]
 800ac00:	f000 fee4 	bl	800b9cc <__lshift>
 800ac04:	4621      	mov	r1, r4
 800ac06:	9003      	str	r0, [sp, #12]
 800ac08:	f000 ff4c 	bl	800baa4 <__mcmp>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	dcb4      	bgt.n	800ab7a <_dtoa_r+0xa8a>
 800ac10:	d102      	bne.n	800ac18 <_dtoa_r+0xb28>
 800ac12:	9b04      	ldr	r3, [sp, #16]
 800ac14:	07db      	lsls	r3, r3, #31
 800ac16:	d4b0      	bmi.n	800ab7a <_dtoa_r+0xa8a>
 800ac18:	4633      	mov	r3, r6
 800ac1a:	461e      	mov	r6, r3
 800ac1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac20:	2a30      	cmp	r2, #48	@ 0x30
 800ac22:	d0fa      	beq.n	800ac1a <_dtoa_r+0xb2a>
 800ac24:	e4b5      	b.n	800a592 <_dtoa_r+0x4a2>
 800ac26:	459a      	cmp	sl, r3
 800ac28:	d1a8      	bne.n	800ab7c <_dtoa_r+0xa8c>
 800ac2a:	2331      	movs	r3, #49	@ 0x31
 800ac2c:	f108 0801 	add.w	r8, r8, #1
 800ac30:	f88a 3000 	strb.w	r3, [sl]
 800ac34:	e4ad      	b.n	800a592 <_dtoa_r+0x4a2>
 800ac36:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ac38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ac94 <_dtoa_r+0xba4>
 800ac3c:	b11b      	cbz	r3, 800ac46 <_dtoa_r+0xb56>
 800ac3e:	f10a 0308 	add.w	r3, sl, #8
 800ac42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ac44:	6013      	str	r3, [r2, #0]
 800ac46:	4650      	mov	r0, sl
 800ac48:	b017      	add	sp, #92	@ 0x5c
 800ac4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac4e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ac50:	2b01      	cmp	r3, #1
 800ac52:	f77f ae2e 	ble.w	800a8b2 <_dtoa_r+0x7c2>
 800ac56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac58:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac5a:	2001      	movs	r0, #1
 800ac5c:	e64d      	b.n	800a8fa <_dtoa_r+0x80a>
 800ac5e:	f1bb 0f00 	cmp.w	fp, #0
 800ac62:	f77f aed9 	ble.w	800aa18 <_dtoa_r+0x928>
 800ac66:	4656      	mov	r6, sl
 800ac68:	4621      	mov	r1, r4
 800ac6a:	9803      	ldr	r0, [sp, #12]
 800ac6c:	f7ff f9b6 	bl	8009fdc <quorem>
 800ac70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ac74:	f806 3b01 	strb.w	r3, [r6], #1
 800ac78:	eba6 020a 	sub.w	r2, r6, sl
 800ac7c:	4593      	cmp	fp, r2
 800ac7e:	ddb4      	ble.n	800abea <_dtoa_r+0xafa>
 800ac80:	2300      	movs	r3, #0
 800ac82:	220a      	movs	r2, #10
 800ac84:	4648      	mov	r0, r9
 800ac86:	9903      	ldr	r1, [sp, #12]
 800ac88:	f000 fcb2 	bl	800b5f0 <__multadd>
 800ac8c:	9003      	str	r0, [sp, #12]
 800ac8e:	e7eb      	b.n	800ac68 <_dtoa_r+0xb78>
 800ac90:	0800ca3a 	.word	0x0800ca3a
 800ac94:	0800c9be 	.word	0x0800c9be

0800ac98 <_free_r>:
 800ac98:	b538      	push	{r3, r4, r5, lr}
 800ac9a:	4605      	mov	r5, r0
 800ac9c:	2900      	cmp	r1, #0
 800ac9e:	d040      	beq.n	800ad22 <_free_r+0x8a>
 800aca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aca4:	1f0c      	subs	r4, r1, #4
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	bfb8      	it	lt
 800acaa:	18e4      	addlt	r4, r4, r3
 800acac:	f000 fc32 	bl	800b514 <__malloc_lock>
 800acb0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad24 <_free_r+0x8c>)
 800acb2:	6813      	ldr	r3, [r2, #0]
 800acb4:	b933      	cbnz	r3, 800acc4 <_free_r+0x2c>
 800acb6:	6063      	str	r3, [r4, #4]
 800acb8:	6014      	str	r4, [r2, #0]
 800acba:	4628      	mov	r0, r5
 800acbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acc0:	f000 bc2e 	b.w	800b520 <__malloc_unlock>
 800acc4:	42a3      	cmp	r3, r4
 800acc6:	d908      	bls.n	800acda <_free_r+0x42>
 800acc8:	6820      	ldr	r0, [r4, #0]
 800acca:	1821      	adds	r1, r4, r0
 800accc:	428b      	cmp	r3, r1
 800acce:	bf01      	itttt	eq
 800acd0:	6819      	ldreq	r1, [r3, #0]
 800acd2:	685b      	ldreq	r3, [r3, #4]
 800acd4:	1809      	addeq	r1, r1, r0
 800acd6:	6021      	streq	r1, [r4, #0]
 800acd8:	e7ed      	b.n	800acb6 <_free_r+0x1e>
 800acda:	461a      	mov	r2, r3
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	b10b      	cbz	r3, 800ace4 <_free_r+0x4c>
 800ace0:	42a3      	cmp	r3, r4
 800ace2:	d9fa      	bls.n	800acda <_free_r+0x42>
 800ace4:	6811      	ldr	r1, [r2, #0]
 800ace6:	1850      	adds	r0, r2, r1
 800ace8:	42a0      	cmp	r0, r4
 800acea:	d10b      	bne.n	800ad04 <_free_r+0x6c>
 800acec:	6820      	ldr	r0, [r4, #0]
 800acee:	4401      	add	r1, r0
 800acf0:	1850      	adds	r0, r2, r1
 800acf2:	4283      	cmp	r3, r0
 800acf4:	6011      	str	r1, [r2, #0]
 800acf6:	d1e0      	bne.n	800acba <_free_r+0x22>
 800acf8:	6818      	ldr	r0, [r3, #0]
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	4408      	add	r0, r1
 800acfe:	6010      	str	r0, [r2, #0]
 800ad00:	6053      	str	r3, [r2, #4]
 800ad02:	e7da      	b.n	800acba <_free_r+0x22>
 800ad04:	d902      	bls.n	800ad0c <_free_r+0x74>
 800ad06:	230c      	movs	r3, #12
 800ad08:	602b      	str	r3, [r5, #0]
 800ad0a:	e7d6      	b.n	800acba <_free_r+0x22>
 800ad0c:	6820      	ldr	r0, [r4, #0]
 800ad0e:	1821      	adds	r1, r4, r0
 800ad10:	428b      	cmp	r3, r1
 800ad12:	bf01      	itttt	eq
 800ad14:	6819      	ldreq	r1, [r3, #0]
 800ad16:	685b      	ldreq	r3, [r3, #4]
 800ad18:	1809      	addeq	r1, r1, r0
 800ad1a:	6021      	streq	r1, [r4, #0]
 800ad1c:	6063      	str	r3, [r4, #4]
 800ad1e:	6054      	str	r4, [r2, #4]
 800ad20:	e7cb      	b.n	800acba <_free_r+0x22>
 800ad22:	bd38      	pop	{r3, r4, r5, pc}
 800ad24:	20000d14 	.word	0x20000d14

0800ad28 <rshift>:
 800ad28:	6903      	ldr	r3, [r0, #16]
 800ad2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad2e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ad32:	f100 0414 	add.w	r4, r0, #20
 800ad36:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ad3a:	dd46      	ble.n	800adca <rshift+0xa2>
 800ad3c:	f011 011f 	ands.w	r1, r1, #31
 800ad40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ad44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ad48:	d10c      	bne.n	800ad64 <rshift+0x3c>
 800ad4a:	4629      	mov	r1, r5
 800ad4c:	f100 0710 	add.w	r7, r0, #16
 800ad50:	42b1      	cmp	r1, r6
 800ad52:	d335      	bcc.n	800adc0 <rshift+0x98>
 800ad54:	1a9b      	subs	r3, r3, r2
 800ad56:	009b      	lsls	r3, r3, #2
 800ad58:	1eea      	subs	r2, r5, #3
 800ad5a:	4296      	cmp	r6, r2
 800ad5c:	bf38      	it	cc
 800ad5e:	2300      	movcc	r3, #0
 800ad60:	4423      	add	r3, r4
 800ad62:	e015      	b.n	800ad90 <rshift+0x68>
 800ad64:	46a1      	mov	r9, r4
 800ad66:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ad6a:	f1c1 0820 	rsb	r8, r1, #32
 800ad6e:	40cf      	lsrs	r7, r1
 800ad70:	f105 0e04 	add.w	lr, r5, #4
 800ad74:	4576      	cmp	r6, lr
 800ad76:	46f4      	mov	ip, lr
 800ad78:	d816      	bhi.n	800ada8 <rshift+0x80>
 800ad7a:	1a9a      	subs	r2, r3, r2
 800ad7c:	0092      	lsls	r2, r2, #2
 800ad7e:	3a04      	subs	r2, #4
 800ad80:	3501      	adds	r5, #1
 800ad82:	42ae      	cmp	r6, r5
 800ad84:	bf38      	it	cc
 800ad86:	2200      	movcc	r2, #0
 800ad88:	18a3      	adds	r3, r4, r2
 800ad8a:	50a7      	str	r7, [r4, r2]
 800ad8c:	b107      	cbz	r7, 800ad90 <rshift+0x68>
 800ad8e:	3304      	adds	r3, #4
 800ad90:	42a3      	cmp	r3, r4
 800ad92:	eba3 0204 	sub.w	r2, r3, r4
 800ad96:	bf08      	it	eq
 800ad98:	2300      	moveq	r3, #0
 800ad9a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ad9e:	6102      	str	r2, [r0, #16]
 800ada0:	bf08      	it	eq
 800ada2:	6143      	streq	r3, [r0, #20]
 800ada4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ada8:	f8dc c000 	ldr.w	ip, [ip]
 800adac:	fa0c fc08 	lsl.w	ip, ip, r8
 800adb0:	ea4c 0707 	orr.w	r7, ip, r7
 800adb4:	f849 7b04 	str.w	r7, [r9], #4
 800adb8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800adbc:	40cf      	lsrs	r7, r1
 800adbe:	e7d9      	b.n	800ad74 <rshift+0x4c>
 800adc0:	f851 cb04 	ldr.w	ip, [r1], #4
 800adc4:	f847 cf04 	str.w	ip, [r7, #4]!
 800adc8:	e7c2      	b.n	800ad50 <rshift+0x28>
 800adca:	4623      	mov	r3, r4
 800adcc:	e7e0      	b.n	800ad90 <rshift+0x68>

0800adce <__hexdig_fun>:
 800adce:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800add2:	2b09      	cmp	r3, #9
 800add4:	d802      	bhi.n	800addc <__hexdig_fun+0xe>
 800add6:	3820      	subs	r0, #32
 800add8:	b2c0      	uxtb	r0, r0
 800adda:	4770      	bx	lr
 800addc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ade0:	2b05      	cmp	r3, #5
 800ade2:	d801      	bhi.n	800ade8 <__hexdig_fun+0x1a>
 800ade4:	3847      	subs	r0, #71	@ 0x47
 800ade6:	e7f7      	b.n	800add8 <__hexdig_fun+0xa>
 800ade8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800adec:	2b05      	cmp	r3, #5
 800adee:	d801      	bhi.n	800adf4 <__hexdig_fun+0x26>
 800adf0:	3827      	subs	r0, #39	@ 0x27
 800adf2:	e7f1      	b.n	800add8 <__hexdig_fun+0xa>
 800adf4:	2000      	movs	r0, #0
 800adf6:	4770      	bx	lr

0800adf8 <__gethex>:
 800adf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adfc:	468a      	mov	sl, r1
 800adfe:	4690      	mov	r8, r2
 800ae00:	b085      	sub	sp, #20
 800ae02:	9302      	str	r3, [sp, #8]
 800ae04:	680b      	ldr	r3, [r1, #0]
 800ae06:	9001      	str	r0, [sp, #4]
 800ae08:	1c9c      	adds	r4, r3, #2
 800ae0a:	46a1      	mov	r9, r4
 800ae0c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ae10:	2830      	cmp	r0, #48	@ 0x30
 800ae12:	d0fa      	beq.n	800ae0a <__gethex+0x12>
 800ae14:	eba9 0303 	sub.w	r3, r9, r3
 800ae18:	f1a3 0b02 	sub.w	fp, r3, #2
 800ae1c:	f7ff ffd7 	bl	800adce <__hexdig_fun>
 800ae20:	4605      	mov	r5, r0
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d168      	bne.n	800aef8 <__gethex+0x100>
 800ae26:	2201      	movs	r2, #1
 800ae28:	4648      	mov	r0, r9
 800ae2a:	499f      	ldr	r1, [pc, #636]	@ (800b0a8 <__gethex+0x2b0>)
 800ae2c:	f7ff f829 	bl	8009e82 <strncmp>
 800ae30:	4607      	mov	r7, r0
 800ae32:	2800      	cmp	r0, #0
 800ae34:	d167      	bne.n	800af06 <__gethex+0x10e>
 800ae36:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ae3a:	4626      	mov	r6, r4
 800ae3c:	f7ff ffc7 	bl	800adce <__hexdig_fun>
 800ae40:	2800      	cmp	r0, #0
 800ae42:	d062      	beq.n	800af0a <__gethex+0x112>
 800ae44:	4623      	mov	r3, r4
 800ae46:	7818      	ldrb	r0, [r3, #0]
 800ae48:	4699      	mov	r9, r3
 800ae4a:	2830      	cmp	r0, #48	@ 0x30
 800ae4c:	f103 0301 	add.w	r3, r3, #1
 800ae50:	d0f9      	beq.n	800ae46 <__gethex+0x4e>
 800ae52:	f7ff ffbc 	bl	800adce <__hexdig_fun>
 800ae56:	fab0 f580 	clz	r5, r0
 800ae5a:	f04f 0b01 	mov.w	fp, #1
 800ae5e:	096d      	lsrs	r5, r5, #5
 800ae60:	464a      	mov	r2, r9
 800ae62:	4616      	mov	r6, r2
 800ae64:	7830      	ldrb	r0, [r6, #0]
 800ae66:	3201      	adds	r2, #1
 800ae68:	f7ff ffb1 	bl	800adce <__hexdig_fun>
 800ae6c:	2800      	cmp	r0, #0
 800ae6e:	d1f8      	bne.n	800ae62 <__gethex+0x6a>
 800ae70:	2201      	movs	r2, #1
 800ae72:	4630      	mov	r0, r6
 800ae74:	498c      	ldr	r1, [pc, #560]	@ (800b0a8 <__gethex+0x2b0>)
 800ae76:	f7ff f804 	bl	8009e82 <strncmp>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	d13f      	bne.n	800aefe <__gethex+0x106>
 800ae7e:	b944      	cbnz	r4, 800ae92 <__gethex+0x9a>
 800ae80:	1c74      	adds	r4, r6, #1
 800ae82:	4622      	mov	r2, r4
 800ae84:	4616      	mov	r6, r2
 800ae86:	7830      	ldrb	r0, [r6, #0]
 800ae88:	3201      	adds	r2, #1
 800ae8a:	f7ff ffa0 	bl	800adce <__hexdig_fun>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	d1f8      	bne.n	800ae84 <__gethex+0x8c>
 800ae92:	1ba4      	subs	r4, r4, r6
 800ae94:	00a7      	lsls	r7, r4, #2
 800ae96:	7833      	ldrb	r3, [r6, #0]
 800ae98:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ae9c:	2b50      	cmp	r3, #80	@ 0x50
 800ae9e:	d13e      	bne.n	800af1e <__gethex+0x126>
 800aea0:	7873      	ldrb	r3, [r6, #1]
 800aea2:	2b2b      	cmp	r3, #43	@ 0x2b
 800aea4:	d033      	beq.n	800af0e <__gethex+0x116>
 800aea6:	2b2d      	cmp	r3, #45	@ 0x2d
 800aea8:	d034      	beq.n	800af14 <__gethex+0x11c>
 800aeaa:	2400      	movs	r4, #0
 800aeac:	1c71      	adds	r1, r6, #1
 800aeae:	7808      	ldrb	r0, [r1, #0]
 800aeb0:	f7ff ff8d 	bl	800adce <__hexdig_fun>
 800aeb4:	1e43      	subs	r3, r0, #1
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	2b18      	cmp	r3, #24
 800aeba:	d830      	bhi.n	800af1e <__gethex+0x126>
 800aebc:	f1a0 0210 	sub.w	r2, r0, #16
 800aec0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aec4:	f7ff ff83 	bl	800adce <__hexdig_fun>
 800aec8:	f100 3cff 	add.w	ip, r0, #4294967295
 800aecc:	fa5f fc8c 	uxtb.w	ip, ip
 800aed0:	f1bc 0f18 	cmp.w	ip, #24
 800aed4:	f04f 030a 	mov.w	r3, #10
 800aed8:	d91e      	bls.n	800af18 <__gethex+0x120>
 800aeda:	b104      	cbz	r4, 800aede <__gethex+0xe6>
 800aedc:	4252      	negs	r2, r2
 800aede:	4417      	add	r7, r2
 800aee0:	f8ca 1000 	str.w	r1, [sl]
 800aee4:	b1ed      	cbz	r5, 800af22 <__gethex+0x12a>
 800aee6:	f1bb 0f00 	cmp.w	fp, #0
 800aeea:	bf0c      	ite	eq
 800aeec:	2506      	moveq	r5, #6
 800aeee:	2500      	movne	r5, #0
 800aef0:	4628      	mov	r0, r5
 800aef2:	b005      	add	sp, #20
 800aef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aef8:	2500      	movs	r5, #0
 800aefa:	462c      	mov	r4, r5
 800aefc:	e7b0      	b.n	800ae60 <__gethex+0x68>
 800aefe:	2c00      	cmp	r4, #0
 800af00:	d1c7      	bne.n	800ae92 <__gethex+0x9a>
 800af02:	4627      	mov	r7, r4
 800af04:	e7c7      	b.n	800ae96 <__gethex+0x9e>
 800af06:	464e      	mov	r6, r9
 800af08:	462f      	mov	r7, r5
 800af0a:	2501      	movs	r5, #1
 800af0c:	e7c3      	b.n	800ae96 <__gethex+0x9e>
 800af0e:	2400      	movs	r4, #0
 800af10:	1cb1      	adds	r1, r6, #2
 800af12:	e7cc      	b.n	800aeae <__gethex+0xb6>
 800af14:	2401      	movs	r4, #1
 800af16:	e7fb      	b.n	800af10 <__gethex+0x118>
 800af18:	fb03 0002 	mla	r0, r3, r2, r0
 800af1c:	e7ce      	b.n	800aebc <__gethex+0xc4>
 800af1e:	4631      	mov	r1, r6
 800af20:	e7de      	b.n	800aee0 <__gethex+0xe8>
 800af22:	4629      	mov	r1, r5
 800af24:	eba6 0309 	sub.w	r3, r6, r9
 800af28:	3b01      	subs	r3, #1
 800af2a:	2b07      	cmp	r3, #7
 800af2c:	dc0a      	bgt.n	800af44 <__gethex+0x14c>
 800af2e:	9801      	ldr	r0, [sp, #4]
 800af30:	f000 fafc 	bl	800b52c <_Balloc>
 800af34:	4604      	mov	r4, r0
 800af36:	b940      	cbnz	r0, 800af4a <__gethex+0x152>
 800af38:	4602      	mov	r2, r0
 800af3a:	21e4      	movs	r1, #228	@ 0xe4
 800af3c:	4b5b      	ldr	r3, [pc, #364]	@ (800b0ac <__gethex+0x2b4>)
 800af3e:	485c      	ldr	r0, [pc, #368]	@ (800b0b0 <__gethex+0x2b8>)
 800af40:	f001 f9ca 	bl	800c2d8 <__assert_func>
 800af44:	3101      	adds	r1, #1
 800af46:	105b      	asrs	r3, r3, #1
 800af48:	e7ef      	b.n	800af2a <__gethex+0x132>
 800af4a:	2300      	movs	r3, #0
 800af4c:	f100 0a14 	add.w	sl, r0, #20
 800af50:	4655      	mov	r5, sl
 800af52:	469b      	mov	fp, r3
 800af54:	45b1      	cmp	r9, r6
 800af56:	d337      	bcc.n	800afc8 <__gethex+0x1d0>
 800af58:	f845 bb04 	str.w	fp, [r5], #4
 800af5c:	eba5 050a 	sub.w	r5, r5, sl
 800af60:	10ad      	asrs	r5, r5, #2
 800af62:	6125      	str	r5, [r4, #16]
 800af64:	4658      	mov	r0, fp
 800af66:	f000 fbd3 	bl	800b710 <__hi0bits>
 800af6a:	016d      	lsls	r5, r5, #5
 800af6c:	f8d8 6000 	ldr.w	r6, [r8]
 800af70:	1a2d      	subs	r5, r5, r0
 800af72:	42b5      	cmp	r5, r6
 800af74:	dd54      	ble.n	800b020 <__gethex+0x228>
 800af76:	1bad      	subs	r5, r5, r6
 800af78:	4629      	mov	r1, r5
 800af7a:	4620      	mov	r0, r4
 800af7c:	f000 ff55 	bl	800be2a <__any_on>
 800af80:	4681      	mov	r9, r0
 800af82:	b178      	cbz	r0, 800afa4 <__gethex+0x1ac>
 800af84:	f04f 0901 	mov.w	r9, #1
 800af88:	1e6b      	subs	r3, r5, #1
 800af8a:	1159      	asrs	r1, r3, #5
 800af8c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800af90:	f003 021f 	and.w	r2, r3, #31
 800af94:	fa09 f202 	lsl.w	r2, r9, r2
 800af98:	420a      	tst	r2, r1
 800af9a:	d003      	beq.n	800afa4 <__gethex+0x1ac>
 800af9c:	454b      	cmp	r3, r9
 800af9e:	dc36      	bgt.n	800b00e <__gethex+0x216>
 800afa0:	f04f 0902 	mov.w	r9, #2
 800afa4:	4629      	mov	r1, r5
 800afa6:	4620      	mov	r0, r4
 800afa8:	f7ff febe 	bl	800ad28 <rshift>
 800afac:	442f      	add	r7, r5
 800afae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800afb2:	42bb      	cmp	r3, r7
 800afb4:	da42      	bge.n	800b03c <__gethex+0x244>
 800afb6:	4621      	mov	r1, r4
 800afb8:	9801      	ldr	r0, [sp, #4]
 800afba:	f000 faf7 	bl	800b5ac <_Bfree>
 800afbe:	2300      	movs	r3, #0
 800afc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800afc2:	25a3      	movs	r5, #163	@ 0xa3
 800afc4:	6013      	str	r3, [r2, #0]
 800afc6:	e793      	b.n	800aef0 <__gethex+0xf8>
 800afc8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800afcc:	2a2e      	cmp	r2, #46	@ 0x2e
 800afce:	d012      	beq.n	800aff6 <__gethex+0x1fe>
 800afd0:	2b20      	cmp	r3, #32
 800afd2:	d104      	bne.n	800afde <__gethex+0x1e6>
 800afd4:	f845 bb04 	str.w	fp, [r5], #4
 800afd8:	f04f 0b00 	mov.w	fp, #0
 800afdc:	465b      	mov	r3, fp
 800afde:	7830      	ldrb	r0, [r6, #0]
 800afe0:	9303      	str	r3, [sp, #12]
 800afe2:	f7ff fef4 	bl	800adce <__hexdig_fun>
 800afe6:	9b03      	ldr	r3, [sp, #12]
 800afe8:	f000 000f 	and.w	r0, r0, #15
 800afec:	4098      	lsls	r0, r3
 800afee:	ea4b 0b00 	orr.w	fp, fp, r0
 800aff2:	3304      	adds	r3, #4
 800aff4:	e7ae      	b.n	800af54 <__gethex+0x15c>
 800aff6:	45b1      	cmp	r9, r6
 800aff8:	d8ea      	bhi.n	800afd0 <__gethex+0x1d8>
 800affa:	2201      	movs	r2, #1
 800affc:	4630      	mov	r0, r6
 800affe:	492a      	ldr	r1, [pc, #168]	@ (800b0a8 <__gethex+0x2b0>)
 800b000:	9303      	str	r3, [sp, #12]
 800b002:	f7fe ff3e 	bl	8009e82 <strncmp>
 800b006:	9b03      	ldr	r3, [sp, #12]
 800b008:	2800      	cmp	r0, #0
 800b00a:	d1e1      	bne.n	800afd0 <__gethex+0x1d8>
 800b00c:	e7a2      	b.n	800af54 <__gethex+0x15c>
 800b00e:	4620      	mov	r0, r4
 800b010:	1ea9      	subs	r1, r5, #2
 800b012:	f000 ff0a 	bl	800be2a <__any_on>
 800b016:	2800      	cmp	r0, #0
 800b018:	d0c2      	beq.n	800afa0 <__gethex+0x1a8>
 800b01a:	f04f 0903 	mov.w	r9, #3
 800b01e:	e7c1      	b.n	800afa4 <__gethex+0x1ac>
 800b020:	da09      	bge.n	800b036 <__gethex+0x23e>
 800b022:	1b75      	subs	r5, r6, r5
 800b024:	4621      	mov	r1, r4
 800b026:	462a      	mov	r2, r5
 800b028:	9801      	ldr	r0, [sp, #4]
 800b02a:	f000 fccf 	bl	800b9cc <__lshift>
 800b02e:	4604      	mov	r4, r0
 800b030:	1b7f      	subs	r7, r7, r5
 800b032:	f100 0a14 	add.w	sl, r0, #20
 800b036:	f04f 0900 	mov.w	r9, #0
 800b03a:	e7b8      	b.n	800afae <__gethex+0x1b6>
 800b03c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b040:	42bd      	cmp	r5, r7
 800b042:	dd6f      	ble.n	800b124 <__gethex+0x32c>
 800b044:	1bed      	subs	r5, r5, r7
 800b046:	42ae      	cmp	r6, r5
 800b048:	dc34      	bgt.n	800b0b4 <__gethex+0x2bc>
 800b04a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d022      	beq.n	800b098 <__gethex+0x2a0>
 800b052:	2b03      	cmp	r3, #3
 800b054:	d024      	beq.n	800b0a0 <__gethex+0x2a8>
 800b056:	2b01      	cmp	r3, #1
 800b058:	d115      	bne.n	800b086 <__gethex+0x28e>
 800b05a:	42ae      	cmp	r6, r5
 800b05c:	d113      	bne.n	800b086 <__gethex+0x28e>
 800b05e:	2e01      	cmp	r6, #1
 800b060:	d10b      	bne.n	800b07a <__gethex+0x282>
 800b062:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b066:	9a02      	ldr	r2, [sp, #8]
 800b068:	2562      	movs	r5, #98	@ 0x62
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	2301      	movs	r3, #1
 800b06e:	6123      	str	r3, [r4, #16]
 800b070:	f8ca 3000 	str.w	r3, [sl]
 800b074:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b076:	601c      	str	r4, [r3, #0]
 800b078:	e73a      	b.n	800aef0 <__gethex+0xf8>
 800b07a:	4620      	mov	r0, r4
 800b07c:	1e71      	subs	r1, r6, #1
 800b07e:	f000 fed4 	bl	800be2a <__any_on>
 800b082:	2800      	cmp	r0, #0
 800b084:	d1ed      	bne.n	800b062 <__gethex+0x26a>
 800b086:	4621      	mov	r1, r4
 800b088:	9801      	ldr	r0, [sp, #4]
 800b08a:	f000 fa8f 	bl	800b5ac <_Bfree>
 800b08e:	2300      	movs	r3, #0
 800b090:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b092:	2550      	movs	r5, #80	@ 0x50
 800b094:	6013      	str	r3, [r2, #0]
 800b096:	e72b      	b.n	800aef0 <__gethex+0xf8>
 800b098:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1f3      	bne.n	800b086 <__gethex+0x28e>
 800b09e:	e7e0      	b.n	800b062 <__gethex+0x26a>
 800b0a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1dd      	bne.n	800b062 <__gethex+0x26a>
 800b0a6:	e7ee      	b.n	800b086 <__gethex+0x28e>
 800b0a8:	0800c980 	.word	0x0800c980
 800b0ac:	0800ca3a 	.word	0x0800ca3a
 800b0b0:	0800ca4b 	.word	0x0800ca4b
 800b0b4:	1e6f      	subs	r7, r5, #1
 800b0b6:	f1b9 0f00 	cmp.w	r9, #0
 800b0ba:	d130      	bne.n	800b11e <__gethex+0x326>
 800b0bc:	b127      	cbz	r7, 800b0c8 <__gethex+0x2d0>
 800b0be:	4639      	mov	r1, r7
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f000 feb2 	bl	800be2a <__any_on>
 800b0c6:	4681      	mov	r9, r0
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	4629      	mov	r1, r5
 800b0cc:	1b76      	subs	r6, r6, r5
 800b0ce:	2502      	movs	r5, #2
 800b0d0:	117a      	asrs	r2, r7, #5
 800b0d2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b0d6:	f007 071f 	and.w	r7, r7, #31
 800b0da:	40bb      	lsls	r3, r7
 800b0dc:	4213      	tst	r3, r2
 800b0de:	4620      	mov	r0, r4
 800b0e0:	bf18      	it	ne
 800b0e2:	f049 0902 	orrne.w	r9, r9, #2
 800b0e6:	f7ff fe1f 	bl	800ad28 <rshift>
 800b0ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b0ee:	f1b9 0f00 	cmp.w	r9, #0
 800b0f2:	d047      	beq.n	800b184 <__gethex+0x38c>
 800b0f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b0f8:	2b02      	cmp	r3, #2
 800b0fa:	d015      	beq.n	800b128 <__gethex+0x330>
 800b0fc:	2b03      	cmp	r3, #3
 800b0fe:	d017      	beq.n	800b130 <__gethex+0x338>
 800b100:	2b01      	cmp	r3, #1
 800b102:	d109      	bne.n	800b118 <__gethex+0x320>
 800b104:	f019 0f02 	tst.w	r9, #2
 800b108:	d006      	beq.n	800b118 <__gethex+0x320>
 800b10a:	f8da 3000 	ldr.w	r3, [sl]
 800b10e:	ea49 0903 	orr.w	r9, r9, r3
 800b112:	f019 0f01 	tst.w	r9, #1
 800b116:	d10e      	bne.n	800b136 <__gethex+0x33e>
 800b118:	f045 0510 	orr.w	r5, r5, #16
 800b11c:	e032      	b.n	800b184 <__gethex+0x38c>
 800b11e:	f04f 0901 	mov.w	r9, #1
 800b122:	e7d1      	b.n	800b0c8 <__gethex+0x2d0>
 800b124:	2501      	movs	r5, #1
 800b126:	e7e2      	b.n	800b0ee <__gethex+0x2f6>
 800b128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b12a:	f1c3 0301 	rsb	r3, r3, #1
 800b12e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b132:	2b00      	cmp	r3, #0
 800b134:	d0f0      	beq.n	800b118 <__gethex+0x320>
 800b136:	f04f 0c00 	mov.w	ip, #0
 800b13a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b13e:	f104 0314 	add.w	r3, r4, #20
 800b142:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b146:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b14a:	4618      	mov	r0, r3
 800b14c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b150:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b154:	d01b      	beq.n	800b18e <__gethex+0x396>
 800b156:	3201      	adds	r2, #1
 800b158:	6002      	str	r2, [r0, #0]
 800b15a:	2d02      	cmp	r5, #2
 800b15c:	f104 0314 	add.w	r3, r4, #20
 800b160:	d13c      	bne.n	800b1dc <__gethex+0x3e4>
 800b162:	f8d8 2000 	ldr.w	r2, [r8]
 800b166:	3a01      	subs	r2, #1
 800b168:	42b2      	cmp	r2, r6
 800b16a:	d109      	bne.n	800b180 <__gethex+0x388>
 800b16c:	2201      	movs	r2, #1
 800b16e:	1171      	asrs	r1, r6, #5
 800b170:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b174:	f006 061f 	and.w	r6, r6, #31
 800b178:	fa02 f606 	lsl.w	r6, r2, r6
 800b17c:	421e      	tst	r6, r3
 800b17e:	d13a      	bne.n	800b1f6 <__gethex+0x3fe>
 800b180:	f045 0520 	orr.w	r5, r5, #32
 800b184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b186:	601c      	str	r4, [r3, #0]
 800b188:	9b02      	ldr	r3, [sp, #8]
 800b18a:	601f      	str	r7, [r3, #0]
 800b18c:	e6b0      	b.n	800aef0 <__gethex+0xf8>
 800b18e:	4299      	cmp	r1, r3
 800b190:	f843 cc04 	str.w	ip, [r3, #-4]
 800b194:	d8d9      	bhi.n	800b14a <__gethex+0x352>
 800b196:	68a3      	ldr	r3, [r4, #8]
 800b198:	459b      	cmp	fp, r3
 800b19a:	db17      	blt.n	800b1cc <__gethex+0x3d4>
 800b19c:	6861      	ldr	r1, [r4, #4]
 800b19e:	9801      	ldr	r0, [sp, #4]
 800b1a0:	3101      	adds	r1, #1
 800b1a2:	f000 f9c3 	bl	800b52c <_Balloc>
 800b1a6:	4681      	mov	r9, r0
 800b1a8:	b918      	cbnz	r0, 800b1b2 <__gethex+0x3ba>
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	2184      	movs	r1, #132	@ 0x84
 800b1ae:	4b19      	ldr	r3, [pc, #100]	@ (800b214 <__gethex+0x41c>)
 800b1b0:	e6c5      	b.n	800af3e <__gethex+0x146>
 800b1b2:	6922      	ldr	r2, [r4, #16]
 800b1b4:	f104 010c 	add.w	r1, r4, #12
 800b1b8:	3202      	adds	r2, #2
 800b1ba:	0092      	lsls	r2, r2, #2
 800b1bc:	300c      	adds	r0, #12
 800b1be:	f7fe fef8 	bl	8009fb2 <memcpy>
 800b1c2:	4621      	mov	r1, r4
 800b1c4:	9801      	ldr	r0, [sp, #4]
 800b1c6:	f000 f9f1 	bl	800b5ac <_Bfree>
 800b1ca:	464c      	mov	r4, r9
 800b1cc:	6923      	ldr	r3, [r4, #16]
 800b1ce:	1c5a      	adds	r2, r3, #1
 800b1d0:	6122      	str	r2, [r4, #16]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b1d8:	615a      	str	r2, [r3, #20]
 800b1da:	e7be      	b.n	800b15a <__gethex+0x362>
 800b1dc:	6922      	ldr	r2, [r4, #16]
 800b1de:	455a      	cmp	r2, fp
 800b1e0:	dd0b      	ble.n	800b1fa <__gethex+0x402>
 800b1e2:	2101      	movs	r1, #1
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f7ff fd9f 	bl	800ad28 <rshift>
 800b1ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b1ee:	3701      	adds	r7, #1
 800b1f0:	42bb      	cmp	r3, r7
 800b1f2:	f6ff aee0 	blt.w	800afb6 <__gethex+0x1be>
 800b1f6:	2501      	movs	r5, #1
 800b1f8:	e7c2      	b.n	800b180 <__gethex+0x388>
 800b1fa:	f016 061f 	ands.w	r6, r6, #31
 800b1fe:	d0fa      	beq.n	800b1f6 <__gethex+0x3fe>
 800b200:	4453      	add	r3, sl
 800b202:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b206:	f000 fa83 	bl	800b710 <__hi0bits>
 800b20a:	f1c6 0620 	rsb	r6, r6, #32
 800b20e:	42b0      	cmp	r0, r6
 800b210:	dbe7      	blt.n	800b1e2 <__gethex+0x3ea>
 800b212:	e7f0      	b.n	800b1f6 <__gethex+0x3fe>
 800b214:	0800ca3a 	.word	0x0800ca3a

0800b218 <L_shift>:
 800b218:	f1c2 0208 	rsb	r2, r2, #8
 800b21c:	0092      	lsls	r2, r2, #2
 800b21e:	b570      	push	{r4, r5, r6, lr}
 800b220:	f1c2 0620 	rsb	r6, r2, #32
 800b224:	6843      	ldr	r3, [r0, #4]
 800b226:	6804      	ldr	r4, [r0, #0]
 800b228:	fa03 f506 	lsl.w	r5, r3, r6
 800b22c:	432c      	orrs	r4, r5
 800b22e:	40d3      	lsrs	r3, r2
 800b230:	6004      	str	r4, [r0, #0]
 800b232:	f840 3f04 	str.w	r3, [r0, #4]!
 800b236:	4288      	cmp	r0, r1
 800b238:	d3f4      	bcc.n	800b224 <L_shift+0xc>
 800b23a:	bd70      	pop	{r4, r5, r6, pc}

0800b23c <__match>:
 800b23c:	b530      	push	{r4, r5, lr}
 800b23e:	6803      	ldr	r3, [r0, #0]
 800b240:	3301      	adds	r3, #1
 800b242:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b246:	b914      	cbnz	r4, 800b24e <__match+0x12>
 800b248:	6003      	str	r3, [r0, #0]
 800b24a:	2001      	movs	r0, #1
 800b24c:	bd30      	pop	{r4, r5, pc}
 800b24e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b252:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b256:	2d19      	cmp	r5, #25
 800b258:	bf98      	it	ls
 800b25a:	3220      	addls	r2, #32
 800b25c:	42a2      	cmp	r2, r4
 800b25e:	d0f0      	beq.n	800b242 <__match+0x6>
 800b260:	2000      	movs	r0, #0
 800b262:	e7f3      	b.n	800b24c <__match+0x10>

0800b264 <__hexnan>:
 800b264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b268:	2500      	movs	r5, #0
 800b26a:	680b      	ldr	r3, [r1, #0]
 800b26c:	4682      	mov	sl, r0
 800b26e:	115e      	asrs	r6, r3, #5
 800b270:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b274:	f013 031f 	ands.w	r3, r3, #31
 800b278:	bf18      	it	ne
 800b27a:	3604      	addne	r6, #4
 800b27c:	1f37      	subs	r7, r6, #4
 800b27e:	4690      	mov	r8, r2
 800b280:	46b9      	mov	r9, r7
 800b282:	463c      	mov	r4, r7
 800b284:	46ab      	mov	fp, r5
 800b286:	b087      	sub	sp, #28
 800b288:	6801      	ldr	r1, [r0, #0]
 800b28a:	9301      	str	r3, [sp, #4]
 800b28c:	f846 5c04 	str.w	r5, [r6, #-4]
 800b290:	9502      	str	r5, [sp, #8]
 800b292:	784a      	ldrb	r2, [r1, #1]
 800b294:	1c4b      	adds	r3, r1, #1
 800b296:	9303      	str	r3, [sp, #12]
 800b298:	b342      	cbz	r2, 800b2ec <__hexnan+0x88>
 800b29a:	4610      	mov	r0, r2
 800b29c:	9105      	str	r1, [sp, #20]
 800b29e:	9204      	str	r2, [sp, #16]
 800b2a0:	f7ff fd95 	bl	800adce <__hexdig_fun>
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	d151      	bne.n	800b34c <__hexnan+0xe8>
 800b2a8:	9a04      	ldr	r2, [sp, #16]
 800b2aa:	9905      	ldr	r1, [sp, #20]
 800b2ac:	2a20      	cmp	r2, #32
 800b2ae:	d818      	bhi.n	800b2e2 <__hexnan+0x7e>
 800b2b0:	9b02      	ldr	r3, [sp, #8]
 800b2b2:	459b      	cmp	fp, r3
 800b2b4:	dd13      	ble.n	800b2de <__hexnan+0x7a>
 800b2b6:	454c      	cmp	r4, r9
 800b2b8:	d206      	bcs.n	800b2c8 <__hexnan+0x64>
 800b2ba:	2d07      	cmp	r5, #7
 800b2bc:	dc04      	bgt.n	800b2c8 <__hexnan+0x64>
 800b2be:	462a      	mov	r2, r5
 800b2c0:	4649      	mov	r1, r9
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	f7ff ffa8 	bl	800b218 <L_shift>
 800b2c8:	4544      	cmp	r4, r8
 800b2ca:	d952      	bls.n	800b372 <__hexnan+0x10e>
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	f1a4 0904 	sub.w	r9, r4, #4
 800b2d2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b2d6:	461d      	mov	r5, r3
 800b2d8:	464c      	mov	r4, r9
 800b2da:	f8cd b008 	str.w	fp, [sp, #8]
 800b2de:	9903      	ldr	r1, [sp, #12]
 800b2e0:	e7d7      	b.n	800b292 <__hexnan+0x2e>
 800b2e2:	2a29      	cmp	r2, #41	@ 0x29
 800b2e4:	d157      	bne.n	800b396 <__hexnan+0x132>
 800b2e6:	3102      	adds	r1, #2
 800b2e8:	f8ca 1000 	str.w	r1, [sl]
 800b2ec:	f1bb 0f00 	cmp.w	fp, #0
 800b2f0:	d051      	beq.n	800b396 <__hexnan+0x132>
 800b2f2:	454c      	cmp	r4, r9
 800b2f4:	d206      	bcs.n	800b304 <__hexnan+0xa0>
 800b2f6:	2d07      	cmp	r5, #7
 800b2f8:	dc04      	bgt.n	800b304 <__hexnan+0xa0>
 800b2fa:	462a      	mov	r2, r5
 800b2fc:	4649      	mov	r1, r9
 800b2fe:	4620      	mov	r0, r4
 800b300:	f7ff ff8a 	bl	800b218 <L_shift>
 800b304:	4544      	cmp	r4, r8
 800b306:	d936      	bls.n	800b376 <__hexnan+0x112>
 800b308:	4623      	mov	r3, r4
 800b30a:	f1a8 0204 	sub.w	r2, r8, #4
 800b30e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b312:	429f      	cmp	r7, r3
 800b314:	f842 1f04 	str.w	r1, [r2, #4]!
 800b318:	d2f9      	bcs.n	800b30e <__hexnan+0xaa>
 800b31a:	1b3b      	subs	r3, r7, r4
 800b31c:	f023 0303 	bic.w	r3, r3, #3
 800b320:	3304      	adds	r3, #4
 800b322:	3401      	adds	r4, #1
 800b324:	3e03      	subs	r6, #3
 800b326:	42b4      	cmp	r4, r6
 800b328:	bf88      	it	hi
 800b32a:	2304      	movhi	r3, #4
 800b32c:	2200      	movs	r2, #0
 800b32e:	4443      	add	r3, r8
 800b330:	f843 2b04 	str.w	r2, [r3], #4
 800b334:	429f      	cmp	r7, r3
 800b336:	d2fb      	bcs.n	800b330 <__hexnan+0xcc>
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	b91b      	cbnz	r3, 800b344 <__hexnan+0xe0>
 800b33c:	4547      	cmp	r7, r8
 800b33e:	d128      	bne.n	800b392 <__hexnan+0x12e>
 800b340:	2301      	movs	r3, #1
 800b342:	603b      	str	r3, [r7, #0]
 800b344:	2005      	movs	r0, #5
 800b346:	b007      	add	sp, #28
 800b348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34c:	3501      	adds	r5, #1
 800b34e:	2d08      	cmp	r5, #8
 800b350:	f10b 0b01 	add.w	fp, fp, #1
 800b354:	dd06      	ble.n	800b364 <__hexnan+0x100>
 800b356:	4544      	cmp	r4, r8
 800b358:	d9c1      	bls.n	800b2de <__hexnan+0x7a>
 800b35a:	2300      	movs	r3, #0
 800b35c:	2501      	movs	r5, #1
 800b35e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b362:	3c04      	subs	r4, #4
 800b364:	6822      	ldr	r2, [r4, #0]
 800b366:	f000 000f 	and.w	r0, r0, #15
 800b36a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b36e:	6020      	str	r0, [r4, #0]
 800b370:	e7b5      	b.n	800b2de <__hexnan+0x7a>
 800b372:	2508      	movs	r5, #8
 800b374:	e7b3      	b.n	800b2de <__hexnan+0x7a>
 800b376:	9b01      	ldr	r3, [sp, #4]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d0dd      	beq.n	800b338 <__hexnan+0xd4>
 800b37c:	f04f 32ff 	mov.w	r2, #4294967295
 800b380:	f1c3 0320 	rsb	r3, r3, #32
 800b384:	40da      	lsrs	r2, r3
 800b386:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b38a:	4013      	ands	r3, r2
 800b38c:	f846 3c04 	str.w	r3, [r6, #-4]
 800b390:	e7d2      	b.n	800b338 <__hexnan+0xd4>
 800b392:	3f04      	subs	r7, #4
 800b394:	e7d0      	b.n	800b338 <__hexnan+0xd4>
 800b396:	2004      	movs	r0, #4
 800b398:	e7d5      	b.n	800b346 <__hexnan+0xe2>
	...

0800b39c <malloc>:
 800b39c:	4b02      	ldr	r3, [pc, #8]	@ (800b3a8 <malloc+0xc>)
 800b39e:	4601      	mov	r1, r0
 800b3a0:	6818      	ldr	r0, [r3, #0]
 800b3a2:	f000 b825 	b.w	800b3f0 <_malloc_r>
 800b3a6:	bf00      	nop
 800b3a8:	20000188 	.word	0x20000188

0800b3ac <sbrk_aligned>:
 800b3ac:	b570      	push	{r4, r5, r6, lr}
 800b3ae:	4e0f      	ldr	r6, [pc, #60]	@ (800b3ec <sbrk_aligned+0x40>)
 800b3b0:	460c      	mov	r4, r1
 800b3b2:	6831      	ldr	r1, [r6, #0]
 800b3b4:	4605      	mov	r5, r0
 800b3b6:	b911      	cbnz	r1, 800b3be <sbrk_aligned+0x12>
 800b3b8:	f000 ff7e 	bl	800c2b8 <_sbrk_r>
 800b3bc:	6030      	str	r0, [r6, #0]
 800b3be:	4621      	mov	r1, r4
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	f000 ff79 	bl	800c2b8 <_sbrk_r>
 800b3c6:	1c43      	adds	r3, r0, #1
 800b3c8:	d103      	bne.n	800b3d2 <sbrk_aligned+0x26>
 800b3ca:	f04f 34ff 	mov.w	r4, #4294967295
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	bd70      	pop	{r4, r5, r6, pc}
 800b3d2:	1cc4      	adds	r4, r0, #3
 800b3d4:	f024 0403 	bic.w	r4, r4, #3
 800b3d8:	42a0      	cmp	r0, r4
 800b3da:	d0f8      	beq.n	800b3ce <sbrk_aligned+0x22>
 800b3dc:	1a21      	subs	r1, r4, r0
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f000 ff6a 	bl	800c2b8 <_sbrk_r>
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d1f2      	bne.n	800b3ce <sbrk_aligned+0x22>
 800b3e8:	e7ef      	b.n	800b3ca <sbrk_aligned+0x1e>
 800b3ea:	bf00      	nop
 800b3ec:	20000d10 	.word	0x20000d10

0800b3f0 <_malloc_r>:
 800b3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3f4:	1ccd      	adds	r5, r1, #3
 800b3f6:	f025 0503 	bic.w	r5, r5, #3
 800b3fa:	3508      	adds	r5, #8
 800b3fc:	2d0c      	cmp	r5, #12
 800b3fe:	bf38      	it	cc
 800b400:	250c      	movcc	r5, #12
 800b402:	2d00      	cmp	r5, #0
 800b404:	4606      	mov	r6, r0
 800b406:	db01      	blt.n	800b40c <_malloc_r+0x1c>
 800b408:	42a9      	cmp	r1, r5
 800b40a:	d904      	bls.n	800b416 <_malloc_r+0x26>
 800b40c:	230c      	movs	r3, #12
 800b40e:	6033      	str	r3, [r6, #0]
 800b410:	2000      	movs	r0, #0
 800b412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b416:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b4ec <_malloc_r+0xfc>
 800b41a:	f000 f87b 	bl	800b514 <__malloc_lock>
 800b41e:	f8d8 3000 	ldr.w	r3, [r8]
 800b422:	461c      	mov	r4, r3
 800b424:	bb44      	cbnz	r4, 800b478 <_malloc_r+0x88>
 800b426:	4629      	mov	r1, r5
 800b428:	4630      	mov	r0, r6
 800b42a:	f7ff ffbf 	bl	800b3ac <sbrk_aligned>
 800b42e:	1c43      	adds	r3, r0, #1
 800b430:	4604      	mov	r4, r0
 800b432:	d158      	bne.n	800b4e6 <_malloc_r+0xf6>
 800b434:	f8d8 4000 	ldr.w	r4, [r8]
 800b438:	4627      	mov	r7, r4
 800b43a:	2f00      	cmp	r7, #0
 800b43c:	d143      	bne.n	800b4c6 <_malloc_r+0xd6>
 800b43e:	2c00      	cmp	r4, #0
 800b440:	d04b      	beq.n	800b4da <_malloc_r+0xea>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	4639      	mov	r1, r7
 800b446:	4630      	mov	r0, r6
 800b448:	eb04 0903 	add.w	r9, r4, r3
 800b44c:	f000 ff34 	bl	800c2b8 <_sbrk_r>
 800b450:	4581      	cmp	r9, r0
 800b452:	d142      	bne.n	800b4da <_malloc_r+0xea>
 800b454:	6821      	ldr	r1, [r4, #0]
 800b456:	4630      	mov	r0, r6
 800b458:	1a6d      	subs	r5, r5, r1
 800b45a:	4629      	mov	r1, r5
 800b45c:	f7ff ffa6 	bl	800b3ac <sbrk_aligned>
 800b460:	3001      	adds	r0, #1
 800b462:	d03a      	beq.n	800b4da <_malloc_r+0xea>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	442b      	add	r3, r5
 800b468:	6023      	str	r3, [r4, #0]
 800b46a:	f8d8 3000 	ldr.w	r3, [r8]
 800b46e:	685a      	ldr	r2, [r3, #4]
 800b470:	bb62      	cbnz	r2, 800b4cc <_malloc_r+0xdc>
 800b472:	f8c8 7000 	str.w	r7, [r8]
 800b476:	e00f      	b.n	800b498 <_malloc_r+0xa8>
 800b478:	6822      	ldr	r2, [r4, #0]
 800b47a:	1b52      	subs	r2, r2, r5
 800b47c:	d420      	bmi.n	800b4c0 <_malloc_r+0xd0>
 800b47e:	2a0b      	cmp	r2, #11
 800b480:	d917      	bls.n	800b4b2 <_malloc_r+0xc2>
 800b482:	1961      	adds	r1, r4, r5
 800b484:	42a3      	cmp	r3, r4
 800b486:	6025      	str	r5, [r4, #0]
 800b488:	bf18      	it	ne
 800b48a:	6059      	strne	r1, [r3, #4]
 800b48c:	6863      	ldr	r3, [r4, #4]
 800b48e:	bf08      	it	eq
 800b490:	f8c8 1000 	streq.w	r1, [r8]
 800b494:	5162      	str	r2, [r4, r5]
 800b496:	604b      	str	r3, [r1, #4]
 800b498:	4630      	mov	r0, r6
 800b49a:	f000 f841 	bl	800b520 <__malloc_unlock>
 800b49e:	f104 000b 	add.w	r0, r4, #11
 800b4a2:	1d23      	adds	r3, r4, #4
 800b4a4:	f020 0007 	bic.w	r0, r0, #7
 800b4a8:	1ac2      	subs	r2, r0, r3
 800b4aa:	bf1c      	itt	ne
 800b4ac:	1a1b      	subne	r3, r3, r0
 800b4ae:	50a3      	strne	r3, [r4, r2]
 800b4b0:	e7af      	b.n	800b412 <_malloc_r+0x22>
 800b4b2:	6862      	ldr	r2, [r4, #4]
 800b4b4:	42a3      	cmp	r3, r4
 800b4b6:	bf0c      	ite	eq
 800b4b8:	f8c8 2000 	streq.w	r2, [r8]
 800b4bc:	605a      	strne	r2, [r3, #4]
 800b4be:	e7eb      	b.n	800b498 <_malloc_r+0xa8>
 800b4c0:	4623      	mov	r3, r4
 800b4c2:	6864      	ldr	r4, [r4, #4]
 800b4c4:	e7ae      	b.n	800b424 <_malloc_r+0x34>
 800b4c6:	463c      	mov	r4, r7
 800b4c8:	687f      	ldr	r7, [r7, #4]
 800b4ca:	e7b6      	b.n	800b43a <_malloc_r+0x4a>
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	42a3      	cmp	r3, r4
 800b4d2:	d1fb      	bne.n	800b4cc <_malloc_r+0xdc>
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	6053      	str	r3, [r2, #4]
 800b4d8:	e7de      	b.n	800b498 <_malloc_r+0xa8>
 800b4da:	230c      	movs	r3, #12
 800b4dc:	4630      	mov	r0, r6
 800b4de:	6033      	str	r3, [r6, #0]
 800b4e0:	f000 f81e 	bl	800b520 <__malloc_unlock>
 800b4e4:	e794      	b.n	800b410 <_malloc_r+0x20>
 800b4e6:	6005      	str	r5, [r0, #0]
 800b4e8:	e7d6      	b.n	800b498 <_malloc_r+0xa8>
 800b4ea:	bf00      	nop
 800b4ec:	20000d14 	.word	0x20000d14

0800b4f0 <__ascii_mbtowc>:
 800b4f0:	b082      	sub	sp, #8
 800b4f2:	b901      	cbnz	r1, 800b4f6 <__ascii_mbtowc+0x6>
 800b4f4:	a901      	add	r1, sp, #4
 800b4f6:	b142      	cbz	r2, 800b50a <__ascii_mbtowc+0x1a>
 800b4f8:	b14b      	cbz	r3, 800b50e <__ascii_mbtowc+0x1e>
 800b4fa:	7813      	ldrb	r3, [r2, #0]
 800b4fc:	600b      	str	r3, [r1, #0]
 800b4fe:	7812      	ldrb	r2, [r2, #0]
 800b500:	1e10      	subs	r0, r2, #0
 800b502:	bf18      	it	ne
 800b504:	2001      	movne	r0, #1
 800b506:	b002      	add	sp, #8
 800b508:	4770      	bx	lr
 800b50a:	4610      	mov	r0, r2
 800b50c:	e7fb      	b.n	800b506 <__ascii_mbtowc+0x16>
 800b50e:	f06f 0001 	mvn.w	r0, #1
 800b512:	e7f8      	b.n	800b506 <__ascii_mbtowc+0x16>

0800b514 <__malloc_lock>:
 800b514:	4801      	ldr	r0, [pc, #4]	@ (800b51c <__malloc_lock+0x8>)
 800b516:	f7fe bd3c 	b.w	8009f92 <__retarget_lock_acquire_recursive>
 800b51a:	bf00      	nop
 800b51c:	20000d0c 	.word	0x20000d0c

0800b520 <__malloc_unlock>:
 800b520:	4801      	ldr	r0, [pc, #4]	@ (800b528 <__malloc_unlock+0x8>)
 800b522:	f7fe bd37 	b.w	8009f94 <__retarget_lock_release_recursive>
 800b526:	bf00      	nop
 800b528:	20000d0c 	.word	0x20000d0c

0800b52c <_Balloc>:
 800b52c:	b570      	push	{r4, r5, r6, lr}
 800b52e:	69c6      	ldr	r6, [r0, #28]
 800b530:	4604      	mov	r4, r0
 800b532:	460d      	mov	r5, r1
 800b534:	b976      	cbnz	r6, 800b554 <_Balloc+0x28>
 800b536:	2010      	movs	r0, #16
 800b538:	f7ff ff30 	bl	800b39c <malloc>
 800b53c:	4602      	mov	r2, r0
 800b53e:	61e0      	str	r0, [r4, #28]
 800b540:	b920      	cbnz	r0, 800b54c <_Balloc+0x20>
 800b542:	216b      	movs	r1, #107	@ 0x6b
 800b544:	4b17      	ldr	r3, [pc, #92]	@ (800b5a4 <_Balloc+0x78>)
 800b546:	4818      	ldr	r0, [pc, #96]	@ (800b5a8 <_Balloc+0x7c>)
 800b548:	f000 fec6 	bl	800c2d8 <__assert_func>
 800b54c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b550:	6006      	str	r6, [r0, #0]
 800b552:	60c6      	str	r6, [r0, #12]
 800b554:	69e6      	ldr	r6, [r4, #28]
 800b556:	68f3      	ldr	r3, [r6, #12]
 800b558:	b183      	cbz	r3, 800b57c <_Balloc+0x50>
 800b55a:	69e3      	ldr	r3, [r4, #28]
 800b55c:	68db      	ldr	r3, [r3, #12]
 800b55e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b562:	b9b8      	cbnz	r0, 800b594 <_Balloc+0x68>
 800b564:	2101      	movs	r1, #1
 800b566:	fa01 f605 	lsl.w	r6, r1, r5
 800b56a:	1d72      	adds	r2, r6, #5
 800b56c:	4620      	mov	r0, r4
 800b56e:	0092      	lsls	r2, r2, #2
 800b570:	f000 fed0 	bl	800c314 <_calloc_r>
 800b574:	b160      	cbz	r0, 800b590 <_Balloc+0x64>
 800b576:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b57a:	e00e      	b.n	800b59a <_Balloc+0x6e>
 800b57c:	2221      	movs	r2, #33	@ 0x21
 800b57e:	2104      	movs	r1, #4
 800b580:	4620      	mov	r0, r4
 800b582:	f000 fec7 	bl	800c314 <_calloc_r>
 800b586:	69e3      	ldr	r3, [r4, #28]
 800b588:	60f0      	str	r0, [r6, #12]
 800b58a:	68db      	ldr	r3, [r3, #12]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d1e4      	bne.n	800b55a <_Balloc+0x2e>
 800b590:	2000      	movs	r0, #0
 800b592:	bd70      	pop	{r4, r5, r6, pc}
 800b594:	6802      	ldr	r2, [r0, #0]
 800b596:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b59a:	2300      	movs	r3, #0
 800b59c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5a0:	e7f7      	b.n	800b592 <_Balloc+0x66>
 800b5a2:	bf00      	nop
 800b5a4:	0800c9cb 	.word	0x0800c9cb
 800b5a8:	0800caab 	.word	0x0800caab

0800b5ac <_Bfree>:
 800b5ac:	b570      	push	{r4, r5, r6, lr}
 800b5ae:	69c6      	ldr	r6, [r0, #28]
 800b5b0:	4605      	mov	r5, r0
 800b5b2:	460c      	mov	r4, r1
 800b5b4:	b976      	cbnz	r6, 800b5d4 <_Bfree+0x28>
 800b5b6:	2010      	movs	r0, #16
 800b5b8:	f7ff fef0 	bl	800b39c <malloc>
 800b5bc:	4602      	mov	r2, r0
 800b5be:	61e8      	str	r0, [r5, #28]
 800b5c0:	b920      	cbnz	r0, 800b5cc <_Bfree+0x20>
 800b5c2:	218f      	movs	r1, #143	@ 0x8f
 800b5c4:	4b08      	ldr	r3, [pc, #32]	@ (800b5e8 <_Bfree+0x3c>)
 800b5c6:	4809      	ldr	r0, [pc, #36]	@ (800b5ec <_Bfree+0x40>)
 800b5c8:	f000 fe86 	bl	800c2d8 <__assert_func>
 800b5cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5d0:	6006      	str	r6, [r0, #0]
 800b5d2:	60c6      	str	r6, [r0, #12]
 800b5d4:	b13c      	cbz	r4, 800b5e6 <_Bfree+0x3a>
 800b5d6:	69eb      	ldr	r3, [r5, #28]
 800b5d8:	6862      	ldr	r2, [r4, #4]
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b5e0:	6021      	str	r1, [r4, #0]
 800b5e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b5e6:	bd70      	pop	{r4, r5, r6, pc}
 800b5e8:	0800c9cb 	.word	0x0800c9cb
 800b5ec:	0800caab 	.word	0x0800caab

0800b5f0 <__multadd>:
 800b5f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f4:	4607      	mov	r7, r0
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	461e      	mov	r6, r3
 800b5fa:	2000      	movs	r0, #0
 800b5fc:	690d      	ldr	r5, [r1, #16]
 800b5fe:	f101 0c14 	add.w	ip, r1, #20
 800b602:	f8dc 3000 	ldr.w	r3, [ip]
 800b606:	3001      	adds	r0, #1
 800b608:	b299      	uxth	r1, r3
 800b60a:	fb02 6101 	mla	r1, r2, r1, r6
 800b60e:	0c1e      	lsrs	r6, r3, #16
 800b610:	0c0b      	lsrs	r3, r1, #16
 800b612:	fb02 3306 	mla	r3, r2, r6, r3
 800b616:	b289      	uxth	r1, r1
 800b618:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b61c:	4285      	cmp	r5, r0
 800b61e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b622:	f84c 1b04 	str.w	r1, [ip], #4
 800b626:	dcec      	bgt.n	800b602 <__multadd+0x12>
 800b628:	b30e      	cbz	r6, 800b66e <__multadd+0x7e>
 800b62a:	68a3      	ldr	r3, [r4, #8]
 800b62c:	42ab      	cmp	r3, r5
 800b62e:	dc19      	bgt.n	800b664 <__multadd+0x74>
 800b630:	6861      	ldr	r1, [r4, #4]
 800b632:	4638      	mov	r0, r7
 800b634:	3101      	adds	r1, #1
 800b636:	f7ff ff79 	bl	800b52c <_Balloc>
 800b63a:	4680      	mov	r8, r0
 800b63c:	b928      	cbnz	r0, 800b64a <__multadd+0x5a>
 800b63e:	4602      	mov	r2, r0
 800b640:	21ba      	movs	r1, #186	@ 0xba
 800b642:	4b0c      	ldr	r3, [pc, #48]	@ (800b674 <__multadd+0x84>)
 800b644:	480c      	ldr	r0, [pc, #48]	@ (800b678 <__multadd+0x88>)
 800b646:	f000 fe47 	bl	800c2d8 <__assert_func>
 800b64a:	6922      	ldr	r2, [r4, #16]
 800b64c:	f104 010c 	add.w	r1, r4, #12
 800b650:	3202      	adds	r2, #2
 800b652:	0092      	lsls	r2, r2, #2
 800b654:	300c      	adds	r0, #12
 800b656:	f7fe fcac 	bl	8009fb2 <memcpy>
 800b65a:	4621      	mov	r1, r4
 800b65c:	4638      	mov	r0, r7
 800b65e:	f7ff ffa5 	bl	800b5ac <_Bfree>
 800b662:	4644      	mov	r4, r8
 800b664:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b668:	3501      	adds	r5, #1
 800b66a:	615e      	str	r6, [r3, #20]
 800b66c:	6125      	str	r5, [r4, #16]
 800b66e:	4620      	mov	r0, r4
 800b670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b674:	0800ca3a 	.word	0x0800ca3a
 800b678:	0800caab 	.word	0x0800caab

0800b67c <__s2b>:
 800b67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b680:	4615      	mov	r5, r2
 800b682:	2209      	movs	r2, #9
 800b684:	461f      	mov	r7, r3
 800b686:	3308      	adds	r3, #8
 800b688:	460c      	mov	r4, r1
 800b68a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b68e:	4606      	mov	r6, r0
 800b690:	2201      	movs	r2, #1
 800b692:	2100      	movs	r1, #0
 800b694:	429a      	cmp	r2, r3
 800b696:	db09      	blt.n	800b6ac <__s2b+0x30>
 800b698:	4630      	mov	r0, r6
 800b69a:	f7ff ff47 	bl	800b52c <_Balloc>
 800b69e:	b940      	cbnz	r0, 800b6b2 <__s2b+0x36>
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	21d3      	movs	r1, #211	@ 0xd3
 800b6a4:	4b18      	ldr	r3, [pc, #96]	@ (800b708 <__s2b+0x8c>)
 800b6a6:	4819      	ldr	r0, [pc, #100]	@ (800b70c <__s2b+0x90>)
 800b6a8:	f000 fe16 	bl	800c2d8 <__assert_func>
 800b6ac:	0052      	lsls	r2, r2, #1
 800b6ae:	3101      	adds	r1, #1
 800b6b0:	e7f0      	b.n	800b694 <__s2b+0x18>
 800b6b2:	9b08      	ldr	r3, [sp, #32]
 800b6b4:	2d09      	cmp	r5, #9
 800b6b6:	6143      	str	r3, [r0, #20]
 800b6b8:	f04f 0301 	mov.w	r3, #1
 800b6bc:	6103      	str	r3, [r0, #16]
 800b6be:	dd16      	ble.n	800b6ee <__s2b+0x72>
 800b6c0:	f104 0909 	add.w	r9, r4, #9
 800b6c4:	46c8      	mov	r8, r9
 800b6c6:	442c      	add	r4, r5
 800b6c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b6cc:	4601      	mov	r1, r0
 800b6ce:	220a      	movs	r2, #10
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	3b30      	subs	r3, #48	@ 0x30
 800b6d4:	f7ff ff8c 	bl	800b5f0 <__multadd>
 800b6d8:	45a0      	cmp	r8, r4
 800b6da:	d1f5      	bne.n	800b6c8 <__s2b+0x4c>
 800b6dc:	f1a5 0408 	sub.w	r4, r5, #8
 800b6e0:	444c      	add	r4, r9
 800b6e2:	1b2d      	subs	r5, r5, r4
 800b6e4:	1963      	adds	r3, r4, r5
 800b6e6:	42bb      	cmp	r3, r7
 800b6e8:	db04      	blt.n	800b6f4 <__s2b+0x78>
 800b6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6ee:	2509      	movs	r5, #9
 800b6f0:	340a      	adds	r4, #10
 800b6f2:	e7f6      	b.n	800b6e2 <__s2b+0x66>
 800b6f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b6f8:	4601      	mov	r1, r0
 800b6fa:	220a      	movs	r2, #10
 800b6fc:	4630      	mov	r0, r6
 800b6fe:	3b30      	subs	r3, #48	@ 0x30
 800b700:	f7ff ff76 	bl	800b5f0 <__multadd>
 800b704:	e7ee      	b.n	800b6e4 <__s2b+0x68>
 800b706:	bf00      	nop
 800b708:	0800ca3a 	.word	0x0800ca3a
 800b70c:	0800caab 	.word	0x0800caab

0800b710 <__hi0bits>:
 800b710:	4603      	mov	r3, r0
 800b712:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b716:	bf3a      	itte	cc
 800b718:	0403      	lslcc	r3, r0, #16
 800b71a:	2010      	movcc	r0, #16
 800b71c:	2000      	movcs	r0, #0
 800b71e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b722:	bf3c      	itt	cc
 800b724:	021b      	lslcc	r3, r3, #8
 800b726:	3008      	addcc	r0, #8
 800b728:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b72c:	bf3c      	itt	cc
 800b72e:	011b      	lslcc	r3, r3, #4
 800b730:	3004      	addcc	r0, #4
 800b732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b736:	bf3c      	itt	cc
 800b738:	009b      	lslcc	r3, r3, #2
 800b73a:	3002      	addcc	r0, #2
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	db05      	blt.n	800b74c <__hi0bits+0x3c>
 800b740:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b744:	f100 0001 	add.w	r0, r0, #1
 800b748:	bf08      	it	eq
 800b74a:	2020      	moveq	r0, #32
 800b74c:	4770      	bx	lr

0800b74e <__lo0bits>:
 800b74e:	6803      	ldr	r3, [r0, #0]
 800b750:	4602      	mov	r2, r0
 800b752:	f013 0007 	ands.w	r0, r3, #7
 800b756:	d00b      	beq.n	800b770 <__lo0bits+0x22>
 800b758:	07d9      	lsls	r1, r3, #31
 800b75a:	d421      	bmi.n	800b7a0 <__lo0bits+0x52>
 800b75c:	0798      	lsls	r0, r3, #30
 800b75e:	bf49      	itett	mi
 800b760:	085b      	lsrmi	r3, r3, #1
 800b762:	089b      	lsrpl	r3, r3, #2
 800b764:	2001      	movmi	r0, #1
 800b766:	6013      	strmi	r3, [r2, #0]
 800b768:	bf5c      	itt	pl
 800b76a:	2002      	movpl	r0, #2
 800b76c:	6013      	strpl	r3, [r2, #0]
 800b76e:	4770      	bx	lr
 800b770:	b299      	uxth	r1, r3
 800b772:	b909      	cbnz	r1, 800b778 <__lo0bits+0x2a>
 800b774:	2010      	movs	r0, #16
 800b776:	0c1b      	lsrs	r3, r3, #16
 800b778:	b2d9      	uxtb	r1, r3
 800b77a:	b909      	cbnz	r1, 800b780 <__lo0bits+0x32>
 800b77c:	3008      	adds	r0, #8
 800b77e:	0a1b      	lsrs	r3, r3, #8
 800b780:	0719      	lsls	r1, r3, #28
 800b782:	bf04      	itt	eq
 800b784:	091b      	lsreq	r3, r3, #4
 800b786:	3004      	addeq	r0, #4
 800b788:	0799      	lsls	r1, r3, #30
 800b78a:	bf04      	itt	eq
 800b78c:	089b      	lsreq	r3, r3, #2
 800b78e:	3002      	addeq	r0, #2
 800b790:	07d9      	lsls	r1, r3, #31
 800b792:	d403      	bmi.n	800b79c <__lo0bits+0x4e>
 800b794:	085b      	lsrs	r3, r3, #1
 800b796:	f100 0001 	add.w	r0, r0, #1
 800b79a:	d003      	beq.n	800b7a4 <__lo0bits+0x56>
 800b79c:	6013      	str	r3, [r2, #0]
 800b79e:	4770      	bx	lr
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	4770      	bx	lr
 800b7a4:	2020      	movs	r0, #32
 800b7a6:	4770      	bx	lr

0800b7a8 <__i2b>:
 800b7a8:	b510      	push	{r4, lr}
 800b7aa:	460c      	mov	r4, r1
 800b7ac:	2101      	movs	r1, #1
 800b7ae:	f7ff febd 	bl	800b52c <_Balloc>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	b928      	cbnz	r0, 800b7c2 <__i2b+0x1a>
 800b7b6:	f240 1145 	movw	r1, #325	@ 0x145
 800b7ba:	4b04      	ldr	r3, [pc, #16]	@ (800b7cc <__i2b+0x24>)
 800b7bc:	4804      	ldr	r0, [pc, #16]	@ (800b7d0 <__i2b+0x28>)
 800b7be:	f000 fd8b 	bl	800c2d8 <__assert_func>
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	6144      	str	r4, [r0, #20]
 800b7c6:	6103      	str	r3, [r0, #16]
 800b7c8:	bd10      	pop	{r4, pc}
 800b7ca:	bf00      	nop
 800b7cc:	0800ca3a 	.word	0x0800ca3a
 800b7d0:	0800caab 	.word	0x0800caab

0800b7d4 <__multiply>:
 800b7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d8:	4617      	mov	r7, r2
 800b7da:	690a      	ldr	r2, [r1, #16]
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	4689      	mov	r9, r1
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	bfa2      	ittt	ge
 800b7e4:	463b      	movge	r3, r7
 800b7e6:	460f      	movge	r7, r1
 800b7e8:	4699      	movge	r9, r3
 800b7ea:	693d      	ldr	r5, [r7, #16]
 800b7ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	6879      	ldr	r1, [r7, #4]
 800b7f4:	eb05 060a 	add.w	r6, r5, sl
 800b7f8:	42b3      	cmp	r3, r6
 800b7fa:	b085      	sub	sp, #20
 800b7fc:	bfb8      	it	lt
 800b7fe:	3101      	addlt	r1, #1
 800b800:	f7ff fe94 	bl	800b52c <_Balloc>
 800b804:	b930      	cbnz	r0, 800b814 <__multiply+0x40>
 800b806:	4602      	mov	r2, r0
 800b808:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b80c:	4b40      	ldr	r3, [pc, #256]	@ (800b910 <__multiply+0x13c>)
 800b80e:	4841      	ldr	r0, [pc, #260]	@ (800b914 <__multiply+0x140>)
 800b810:	f000 fd62 	bl	800c2d8 <__assert_func>
 800b814:	f100 0414 	add.w	r4, r0, #20
 800b818:	4623      	mov	r3, r4
 800b81a:	2200      	movs	r2, #0
 800b81c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b820:	4573      	cmp	r3, lr
 800b822:	d320      	bcc.n	800b866 <__multiply+0x92>
 800b824:	f107 0814 	add.w	r8, r7, #20
 800b828:	f109 0114 	add.w	r1, r9, #20
 800b82c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b830:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b834:	9302      	str	r3, [sp, #8]
 800b836:	1beb      	subs	r3, r5, r7
 800b838:	3b15      	subs	r3, #21
 800b83a:	f023 0303 	bic.w	r3, r3, #3
 800b83e:	3304      	adds	r3, #4
 800b840:	3715      	adds	r7, #21
 800b842:	42bd      	cmp	r5, r7
 800b844:	bf38      	it	cc
 800b846:	2304      	movcc	r3, #4
 800b848:	9301      	str	r3, [sp, #4]
 800b84a:	9b02      	ldr	r3, [sp, #8]
 800b84c:	9103      	str	r1, [sp, #12]
 800b84e:	428b      	cmp	r3, r1
 800b850:	d80c      	bhi.n	800b86c <__multiply+0x98>
 800b852:	2e00      	cmp	r6, #0
 800b854:	dd03      	ble.n	800b85e <__multiply+0x8a>
 800b856:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d055      	beq.n	800b90a <__multiply+0x136>
 800b85e:	6106      	str	r6, [r0, #16]
 800b860:	b005      	add	sp, #20
 800b862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b866:	f843 2b04 	str.w	r2, [r3], #4
 800b86a:	e7d9      	b.n	800b820 <__multiply+0x4c>
 800b86c:	f8b1 a000 	ldrh.w	sl, [r1]
 800b870:	f1ba 0f00 	cmp.w	sl, #0
 800b874:	d01f      	beq.n	800b8b6 <__multiply+0xe2>
 800b876:	46c4      	mov	ip, r8
 800b878:	46a1      	mov	r9, r4
 800b87a:	2700      	movs	r7, #0
 800b87c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b880:	f8d9 3000 	ldr.w	r3, [r9]
 800b884:	fa1f fb82 	uxth.w	fp, r2
 800b888:	b29b      	uxth	r3, r3
 800b88a:	fb0a 330b 	mla	r3, sl, fp, r3
 800b88e:	443b      	add	r3, r7
 800b890:	f8d9 7000 	ldr.w	r7, [r9]
 800b894:	0c12      	lsrs	r2, r2, #16
 800b896:	0c3f      	lsrs	r7, r7, #16
 800b898:	fb0a 7202 	mla	r2, sl, r2, r7
 800b89c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8a6:	4565      	cmp	r5, ip
 800b8a8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b8ac:	f849 3b04 	str.w	r3, [r9], #4
 800b8b0:	d8e4      	bhi.n	800b87c <__multiply+0xa8>
 800b8b2:	9b01      	ldr	r3, [sp, #4]
 800b8b4:	50e7      	str	r7, [r4, r3]
 800b8b6:	9b03      	ldr	r3, [sp, #12]
 800b8b8:	3104      	adds	r1, #4
 800b8ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b8be:	f1b9 0f00 	cmp.w	r9, #0
 800b8c2:	d020      	beq.n	800b906 <__multiply+0x132>
 800b8c4:	4647      	mov	r7, r8
 800b8c6:	46a4      	mov	ip, r4
 800b8c8:	f04f 0a00 	mov.w	sl, #0
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	f8b7 b000 	ldrh.w	fp, [r7]
 800b8d2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b8d6:	b29b      	uxth	r3, r3
 800b8d8:	fb09 220b 	mla	r2, r9, fp, r2
 800b8dc:	4452      	add	r2, sl
 800b8de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8e2:	f84c 3b04 	str.w	r3, [ip], #4
 800b8e6:	f857 3b04 	ldr.w	r3, [r7], #4
 800b8ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8ee:	f8bc 3000 	ldrh.w	r3, [ip]
 800b8f2:	42bd      	cmp	r5, r7
 800b8f4:	fb09 330a 	mla	r3, r9, sl, r3
 800b8f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b8fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b900:	d8e5      	bhi.n	800b8ce <__multiply+0xfa>
 800b902:	9a01      	ldr	r2, [sp, #4]
 800b904:	50a3      	str	r3, [r4, r2]
 800b906:	3404      	adds	r4, #4
 800b908:	e79f      	b.n	800b84a <__multiply+0x76>
 800b90a:	3e01      	subs	r6, #1
 800b90c:	e7a1      	b.n	800b852 <__multiply+0x7e>
 800b90e:	bf00      	nop
 800b910:	0800ca3a 	.word	0x0800ca3a
 800b914:	0800caab 	.word	0x0800caab

0800b918 <__pow5mult>:
 800b918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b91c:	4615      	mov	r5, r2
 800b91e:	f012 0203 	ands.w	r2, r2, #3
 800b922:	4607      	mov	r7, r0
 800b924:	460e      	mov	r6, r1
 800b926:	d007      	beq.n	800b938 <__pow5mult+0x20>
 800b928:	4c25      	ldr	r4, [pc, #148]	@ (800b9c0 <__pow5mult+0xa8>)
 800b92a:	3a01      	subs	r2, #1
 800b92c:	2300      	movs	r3, #0
 800b92e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b932:	f7ff fe5d 	bl	800b5f0 <__multadd>
 800b936:	4606      	mov	r6, r0
 800b938:	10ad      	asrs	r5, r5, #2
 800b93a:	d03d      	beq.n	800b9b8 <__pow5mult+0xa0>
 800b93c:	69fc      	ldr	r4, [r7, #28]
 800b93e:	b97c      	cbnz	r4, 800b960 <__pow5mult+0x48>
 800b940:	2010      	movs	r0, #16
 800b942:	f7ff fd2b 	bl	800b39c <malloc>
 800b946:	4602      	mov	r2, r0
 800b948:	61f8      	str	r0, [r7, #28]
 800b94a:	b928      	cbnz	r0, 800b958 <__pow5mult+0x40>
 800b94c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b950:	4b1c      	ldr	r3, [pc, #112]	@ (800b9c4 <__pow5mult+0xac>)
 800b952:	481d      	ldr	r0, [pc, #116]	@ (800b9c8 <__pow5mult+0xb0>)
 800b954:	f000 fcc0 	bl	800c2d8 <__assert_func>
 800b958:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b95c:	6004      	str	r4, [r0, #0]
 800b95e:	60c4      	str	r4, [r0, #12]
 800b960:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b964:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b968:	b94c      	cbnz	r4, 800b97e <__pow5mult+0x66>
 800b96a:	f240 2171 	movw	r1, #625	@ 0x271
 800b96e:	4638      	mov	r0, r7
 800b970:	f7ff ff1a 	bl	800b7a8 <__i2b>
 800b974:	2300      	movs	r3, #0
 800b976:	4604      	mov	r4, r0
 800b978:	f8c8 0008 	str.w	r0, [r8, #8]
 800b97c:	6003      	str	r3, [r0, #0]
 800b97e:	f04f 0900 	mov.w	r9, #0
 800b982:	07eb      	lsls	r3, r5, #31
 800b984:	d50a      	bpl.n	800b99c <__pow5mult+0x84>
 800b986:	4631      	mov	r1, r6
 800b988:	4622      	mov	r2, r4
 800b98a:	4638      	mov	r0, r7
 800b98c:	f7ff ff22 	bl	800b7d4 <__multiply>
 800b990:	4680      	mov	r8, r0
 800b992:	4631      	mov	r1, r6
 800b994:	4638      	mov	r0, r7
 800b996:	f7ff fe09 	bl	800b5ac <_Bfree>
 800b99a:	4646      	mov	r6, r8
 800b99c:	106d      	asrs	r5, r5, #1
 800b99e:	d00b      	beq.n	800b9b8 <__pow5mult+0xa0>
 800b9a0:	6820      	ldr	r0, [r4, #0]
 800b9a2:	b938      	cbnz	r0, 800b9b4 <__pow5mult+0x9c>
 800b9a4:	4622      	mov	r2, r4
 800b9a6:	4621      	mov	r1, r4
 800b9a8:	4638      	mov	r0, r7
 800b9aa:	f7ff ff13 	bl	800b7d4 <__multiply>
 800b9ae:	6020      	str	r0, [r4, #0]
 800b9b0:	f8c0 9000 	str.w	r9, [r0]
 800b9b4:	4604      	mov	r4, r0
 800b9b6:	e7e4      	b.n	800b982 <__pow5mult+0x6a>
 800b9b8:	4630      	mov	r0, r6
 800b9ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9be:	bf00      	nop
 800b9c0:	0800ccac 	.word	0x0800ccac
 800b9c4:	0800c9cb 	.word	0x0800c9cb
 800b9c8:	0800caab 	.word	0x0800caab

0800b9cc <__lshift>:
 800b9cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d0:	460c      	mov	r4, r1
 800b9d2:	4607      	mov	r7, r0
 800b9d4:	4691      	mov	r9, r2
 800b9d6:	6923      	ldr	r3, [r4, #16]
 800b9d8:	6849      	ldr	r1, [r1, #4]
 800b9da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b9de:	68a3      	ldr	r3, [r4, #8]
 800b9e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b9e4:	f108 0601 	add.w	r6, r8, #1
 800b9e8:	42b3      	cmp	r3, r6
 800b9ea:	db0b      	blt.n	800ba04 <__lshift+0x38>
 800b9ec:	4638      	mov	r0, r7
 800b9ee:	f7ff fd9d 	bl	800b52c <_Balloc>
 800b9f2:	4605      	mov	r5, r0
 800b9f4:	b948      	cbnz	r0, 800ba0a <__lshift+0x3e>
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b9fc:	4b27      	ldr	r3, [pc, #156]	@ (800ba9c <__lshift+0xd0>)
 800b9fe:	4828      	ldr	r0, [pc, #160]	@ (800baa0 <__lshift+0xd4>)
 800ba00:	f000 fc6a 	bl	800c2d8 <__assert_func>
 800ba04:	3101      	adds	r1, #1
 800ba06:	005b      	lsls	r3, r3, #1
 800ba08:	e7ee      	b.n	800b9e8 <__lshift+0x1c>
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	f100 0114 	add.w	r1, r0, #20
 800ba10:	f100 0210 	add.w	r2, r0, #16
 800ba14:	4618      	mov	r0, r3
 800ba16:	4553      	cmp	r3, sl
 800ba18:	db33      	blt.n	800ba82 <__lshift+0xb6>
 800ba1a:	6920      	ldr	r0, [r4, #16]
 800ba1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba20:	f104 0314 	add.w	r3, r4, #20
 800ba24:	f019 091f 	ands.w	r9, r9, #31
 800ba28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba30:	d02b      	beq.n	800ba8a <__lshift+0xbe>
 800ba32:	468a      	mov	sl, r1
 800ba34:	2200      	movs	r2, #0
 800ba36:	f1c9 0e20 	rsb	lr, r9, #32
 800ba3a:	6818      	ldr	r0, [r3, #0]
 800ba3c:	fa00 f009 	lsl.w	r0, r0, r9
 800ba40:	4310      	orrs	r0, r2
 800ba42:	f84a 0b04 	str.w	r0, [sl], #4
 800ba46:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba4a:	459c      	cmp	ip, r3
 800ba4c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba50:	d8f3      	bhi.n	800ba3a <__lshift+0x6e>
 800ba52:	ebac 0304 	sub.w	r3, ip, r4
 800ba56:	3b15      	subs	r3, #21
 800ba58:	f023 0303 	bic.w	r3, r3, #3
 800ba5c:	3304      	adds	r3, #4
 800ba5e:	f104 0015 	add.w	r0, r4, #21
 800ba62:	4560      	cmp	r0, ip
 800ba64:	bf88      	it	hi
 800ba66:	2304      	movhi	r3, #4
 800ba68:	50ca      	str	r2, [r1, r3]
 800ba6a:	b10a      	cbz	r2, 800ba70 <__lshift+0xa4>
 800ba6c:	f108 0602 	add.w	r6, r8, #2
 800ba70:	3e01      	subs	r6, #1
 800ba72:	4638      	mov	r0, r7
 800ba74:	4621      	mov	r1, r4
 800ba76:	612e      	str	r6, [r5, #16]
 800ba78:	f7ff fd98 	bl	800b5ac <_Bfree>
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba82:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba86:	3301      	adds	r3, #1
 800ba88:	e7c5      	b.n	800ba16 <__lshift+0x4a>
 800ba8a:	3904      	subs	r1, #4
 800ba8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba90:	459c      	cmp	ip, r3
 800ba92:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba96:	d8f9      	bhi.n	800ba8c <__lshift+0xc0>
 800ba98:	e7ea      	b.n	800ba70 <__lshift+0xa4>
 800ba9a:	bf00      	nop
 800ba9c:	0800ca3a 	.word	0x0800ca3a
 800baa0:	0800caab 	.word	0x0800caab

0800baa4 <__mcmp>:
 800baa4:	4603      	mov	r3, r0
 800baa6:	690a      	ldr	r2, [r1, #16]
 800baa8:	6900      	ldr	r0, [r0, #16]
 800baaa:	b530      	push	{r4, r5, lr}
 800baac:	1a80      	subs	r0, r0, r2
 800baae:	d10e      	bne.n	800bace <__mcmp+0x2a>
 800bab0:	3314      	adds	r3, #20
 800bab2:	3114      	adds	r1, #20
 800bab4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bab8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800babc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bac0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bac4:	4295      	cmp	r5, r2
 800bac6:	d003      	beq.n	800bad0 <__mcmp+0x2c>
 800bac8:	d205      	bcs.n	800bad6 <__mcmp+0x32>
 800baca:	f04f 30ff 	mov.w	r0, #4294967295
 800bace:	bd30      	pop	{r4, r5, pc}
 800bad0:	42a3      	cmp	r3, r4
 800bad2:	d3f3      	bcc.n	800babc <__mcmp+0x18>
 800bad4:	e7fb      	b.n	800bace <__mcmp+0x2a>
 800bad6:	2001      	movs	r0, #1
 800bad8:	e7f9      	b.n	800bace <__mcmp+0x2a>
	...

0800badc <__mdiff>:
 800badc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae0:	4689      	mov	r9, r1
 800bae2:	4606      	mov	r6, r0
 800bae4:	4611      	mov	r1, r2
 800bae6:	4648      	mov	r0, r9
 800bae8:	4614      	mov	r4, r2
 800baea:	f7ff ffdb 	bl	800baa4 <__mcmp>
 800baee:	1e05      	subs	r5, r0, #0
 800baf0:	d112      	bne.n	800bb18 <__mdiff+0x3c>
 800baf2:	4629      	mov	r1, r5
 800baf4:	4630      	mov	r0, r6
 800baf6:	f7ff fd19 	bl	800b52c <_Balloc>
 800bafa:	4602      	mov	r2, r0
 800bafc:	b928      	cbnz	r0, 800bb0a <__mdiff+0x2e>
 800bafe:	f240 2137 	movw	r1, #567	@ 0x237
 800bb02:	4b3e      	ldr	r3, [pc, #248]	@ (800bbfc <__mdiff+0x120>)
 800bb04:	483e      	ldr	r0, [pc, #248]	@ (800bc00 <__mdiff+0x124>)
 800bb06:	f000 fbe7 	bl	800c2d8 <__assert_func>
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb10:	4610      	mov	r0, r2
 800bb12:	b003      	add	sp, #12
 800bb14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb18:	bfbc      	itt	lt
 800bb1a:	464b      	movlt	r3, r9
 800bb1c:	46a1      	movlt	r9, r4
 800bb1e:	4630      	mov	r0, r6
 800bb20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb24:	bfba      	itte	lt
 800bb26:	461c      	movlt	r4, r3
 800bb28:	2501      	movlt	r5, #1
 800bb2a:	2500      	movge	r5, #0
 800bb2c:	f7ff fcfe 	bl	800b52c <_Balloc>
 800bb30:	4602      	mov	r2, r0
 800bb32:	b918      	cbnz	r0, 800bb3c <__mdiff+0x60>
 800bb34:	f240 2145 	movw	r1, #581	@ 0x245
 800bb38:	4b30      	ldr	r3, [pc, #192]	@ (800bbfc <__mdiff+0x120>)
 800bb3a:	e7e3      	b.n	800bb04 <__mdiff+0x28>
 800bb3c:	f100 0b14 	add.w	fp, r0, #20
 800bb40:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bb44:	f109 0310 	add.w	r3, r9, #16
 800bb48:	60c5      	str	r5, [r0, #12]
 800bb4a:	f04f 0c00 	mov.w	ip, #0
 800bb4e:	f109 0514 	add.w	r5, r9, #20
 800bb52:	46d9      	mov	r9, fp
 800bb54:	6926      	ldr	r6, [r4, #16]
 800bb56:	f104 0e14 	add.w	lr, r4, #20
 800bb5a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bb5e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bb62:	9301      	str	r3, [sp, #4]
 800bb64:	9b01      	ldr	r3, [sp, #4]
 800bb66:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bb6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bb6e:	b281      	uxth	r1, r0
 800bb70:	9301      	str	r3, [sp, #4]
 800bb72:	fa1f f38a 	uxth.w	r3, sl
 800bb76:	1a5b      	subs	r3, r3, r1
 800bb78:	0c00      	lsrs	r0, r0, #16
 800bb7a:	4463      	add	r3, ip
 800bb7c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bb80:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bb84:	b29b      	uxth	r3, r3
 800bb86:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bb8a:	4576      	cmp	r6, lr
 800bb8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb90:	f849 3b04 	str.w	r3, [r9], #4
 800bb94:	d8e6      	bhi.n	800bb64 <__mdiff+0x88>
 800bb96:	1b33      	subs	r3, r6, r4
 800bb98:	3b15      	subs	r3, #21
 800bb9a:	f023 0303 	bic.w	r3, r3, #3
 800bb9e:	3415      	adds	r4, #21
 800bba0:	3304      	adds	r3, #4
 800bba2:	42a6      	cmp	r6, r4
 800bba4:	bf38      	it	cc
 800bba6:	2304      	movcc	r3, #4
 800bba8:	441d      	add	r5, r3
 800bbaa:	445b      	add	r3, fp
 800bbac:	461e      	mov	r6, r3
 800bbae:	462c      	mov	r4, r5
 800bbb0:	4544      	cmp	r4, r8
 800bbb2:	d30e      	bcc.n	800bbd2 <__mdiff+0xf6>
 800bbb4:	f108 0103 	add.w	r1, r8, #3
 800bbb8:	1b49      	subs	r1, r1, r5
 800bbba:	f021 0103 	bic.w	r1, r1, #3
 800bbbe:	3d03      	subs	r5, #3
 800bbc0:	45a8      	cmp	r8, r5
 800bbc2:	bf38      	it	cc
 800bbc4:	2100      	movcc	r1, #0
 800bbc6:	440b      	add	r3, r1
 800bbc8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbcc:	b199      	cbz	r1, 800bbf6 <__mdiff+0x11a>
 800bbce:	6117      	str	r7, [r2, #16]
 800bbd0:	e79e      	b.n	800bb10 <__mdiff+0x34>
 800bbd2:	46e6      	mov	lr, ip
 800bbd4:	f854 1b04 	ldr.w	r1, [r4], #4
 800bbd8:	fa1f fc81 	uxth.w	ip, r1
 800bbdc:	44f4      	add	ip, lr
 800bbde:	0c08      	lsrs	r0, r1, #16
 800bbe0:	4471      	add	r1, lr
 800bbe2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bbe6:	b289      	uxth	r1, r1
 800bbe8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bbec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbf0:	f846 1b04 	str.w	r1, [r6], #4
 800bbf4:	e7dc      	b.n	800bbb0 <__mdiff+0xd4>
 800bbf6:	3f01      	subs	r7, #1
 800bbf8:	e7e6      	b.n	800bbc8 <__mdiff+0xec>
 800bbfa:	bf00      	nop
 800bbfc:	0800ca3a 	.word	0x0800ca3a
 800bc00:	0800caab 	.word	0x0800caab

0800bc04 <__ulp>:
 800bc04:	4b0e      	ldr	r3, [pc, #56]	@ (800bc40 <__ulp+0x3c>)
 800bc06:	400b      	ands	r3, r1
 800bc08:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	dc08      	bgt.n	800bc22 <__ulp+0x1e>
 800bc10:	425b      	negs	r3, r3
 800bc12:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bc16:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bc1a:	da04      	bge.n	800bc26 <__ulp+0x22>
 800bc1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bc20:	4113      	asrs	r3, r2
 800bc22:	2200      	movs	r2, #0
 800bc24:	e008      	b.n	800bc38 <__ulp+0x34>
 800bc26:	f1a2 0314 	sub.w	r3, r2, #20
 800bc2a:	2b1e      	cmp	r3, #30
 800bc2c:	bfd6      	itet	le
 800bc2e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bc32:	2201      	movgt	r2, #1
 800bc34:	40da      	lsrle	r2, r3
 800bc36:	2300      	movs	r3, #0
 800bc38:	4619      	mov	r1, r3
 800bc3a:	4610      	mov	r0, r2
 800bc3c:	4770      	bx	lr
 800bc3e:	bf00      	nop
 800bc40:	7ff00000 	.word	0x7ff00000

0800bc44 <__b2d>:
 800bc44:	6902      	ldr	r2, [r0, #16]
 800bc46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc48:	f100 0614 	add.w	r6, r0, #20
 800bc4c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bc50:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800bc54:	4f1e      	ldr	r7, [pc, #120]	@ (800bcd0 <__b2d+0x8c>)
 800bc56:	4620      	mov	r0, r4
 800bc58:	f7ff fd5a 	bl	800b710 <__hi0bits>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	f1c0 0020 	rsb	r0, r0, #32
 800bc62:	2b0a      	cmp	r3, #10
 800bc64:	f1a2 0504 	sub.w	r5, r2, #4
 800bc68:	6008      	str	r0, [r1, #0]
 800bc6a:	dc12      	bgt.n	800bc92 <__b2d+0x4e>
 800bc6c:	42ae      	cmp	r6, r5
 800bc6e:	bf2c      	ite	cs
 800bc70:	2200      	movcs	r2, #0
 800bc72:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bc76:	f1c3 0c0b 	rsb	ip, r3, #11
 800bc7a:	3315      	adds	r3, #21
 800bc7c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800bc80:	fa04 f303 	lsl.w	r3, r4, r3
 800bc84:	fa22 f20c 	lsr.w	r2, r2, ip
 800bc88:	ea4e 0107 	orr.w	r1, lr, r7
 800bc8c:	431a      	orrs	r2, r3
 800bc8e:	4610      	mov	r0, r2
 800bc90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc92:	42ae      	cmp	r6, r5
 800bc94:	bf36      	itet	cc
 800bc96:	f1a2 0508 	subcc.w	r5, r2, #8
 800bc9a:	2200      	movcs	r2, #0
 800bc9c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bca0:	3b0b      	subs	r3, #11
 800bca2:	d012      	beq.n	800bcca <__b2d+0x86>
 800bca4:	f1c3 0720 	rsb	r7, r3, #32
 800bca8:	fa22 f107 	lsr.w	r1, r2, r7
 800bcac:	409c      	lsls	r4, r3
 800bcae:	430c      	orrs	r4, r1
 800bcb0:	42b5      	cmp	r5, r6
 800bcb2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800bcb6:	bf94      	ite	ls
 800bcb8:	2400      	movls	r4, #0
 800bcba:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800bcbe:	409a      	lsls	r2, r3
 800bcc0:	40fc      	lsrs	r4, r7
 800bcc2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bcc6:	4322      	orrs	r2, r4
 800bcc8:	e7e1      	b.n	800bc8e <__b2d+0x4a>
 800bcca:	ea44 0107 	orr.w	r1, r4, r7
 800bcce:	e7de      	b.n	800bc8e <__b2d+0x4a>
 800bcd0:	3ff00000 	.word	0x3ff00000

0800bcd4 <__d2b>:
 800bcd4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bcd8:	2101      	movs	r1, #1
 800bcda:	4690      	mov	r8, r2
 800bcdc:	4699      	mov	r9, r3
 800bcde:	9e08      	ldr	r6, [sp, #32]
 800bce0:	f7ff fc24 	bl	800b52c <_Balloc>
 800bce4:	4604      	mov	r4, r0
 800bce6:	b930      	cbnz	r0, 800bcf6 <__d2b+0x22>
 800bce8:	4602      	mov	r2, r0
 800bcea:	f240 310f 	movw	r1, #783	@ 0x30f
 800bcee:	4b23      	ldr	r3, [pc, #140]	@ (800bd7c <__d2b+0xa8>)
 800bcf0:	4823      	ldr	r0, [pc, #140]	@ (800bd80 <__d2b+0xac>)
 800bcf2:	f000 faf1 	bl	800c2d8 <__assert_func>
 800bcf6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bcfa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bcfe:	b10d      	cbz	r5, 800bd04 <__d2b+0x30>
 800bd00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd04:	9301      	str	r3, [sp, #4]
 800bd06:	f1b8 0300 	subs.w	r3, r8, #0
 800bd0a:	d024      	beq.n	800bd56 <__d2b+0x82>
 800bd0c:	4668      	mov	r0, sp
 800bd0e:	9300      	str	r3, [sp, #0]
 800bd10:	f7ff fd1d 	bl	800b74e <__lo0bits>
 800bd14:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd18:	b1d8      	cbz	r0, 800bd52 <__d2b+0x7e>
 800bd1a:	f1c0 0320 	rsb	r3, r0, #32
 800bd1e:	fa02 f303 	lsl.w	r3, r2, r3
 800bd22:	430b      	orrs	r3, r1
 800bd24:	40c2      	lsrs	r2, r0
 800bd26:	6163      	str	r3, [r4, #20]
 800bd28:	9201      	str	r2, [sp, #4]
 800bd2a:	9b01      	ldr	r3, [sp, #4]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	bf0c      	ite	eq
 800bd30:	2201      	moveq	r2, #1
 800bd32:	2202      	movne	r2, #2
 800bd34:	61a3      	str	r3, [r4, #24]
 800bd36:	6122      	str	r2, [r4, #16]
 800bd38:	b1ad      	cbz	r5, 800bd66 <__d2b+0x92>
 800bd3a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bd3e:	4405      	add	r5, r0
 800bd40:	6035      	str	r5, [r6, #0]
 800bd42:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd48:	6018      	str	r0, [r3, #0]
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	b002      	add	sp, #8
 800bd4e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bd52:	6161      	str	r1, [r4, #20]
 800bd54:	e7e9      	b.n	800bd2a <__d2b+0x56>
 800bd56:	a801      	add	r0, sp, #4
 800bd58:	f7ff fcf9 	bl	800b74e <__lo0bits>
 800bd5c:	9b01      	ldr	r3, [sp, #4]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	6163      	str	r3, [r4, #20]
 800bd62:	3020      	adds	r0, #32
 800bd64:	e7e7      	b.n	800bd36 <__d2b+0x62>
 800bd66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bd6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bd6e:	6030      	str	r0, [r6, #0]
 800bd70:	6918      	ldr	r0, [r3, #16]
 800bd72:	f7ff fccd 	bl	800b710 <__hi0bits>
 800bd76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd7a:	e7e4      	b.n	800bd46 <__d2b+0x72>
 800bd7c:	0800ca3a 	.word	0x0800ca3a
 800bd80:	0800caab 	.word	0x0800caab

0800bd84 <__ratio>:
 800bd84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd88:	b085      	sub	sp, #20
 800bd8a:	e9cd 1000 	strd	r1, r0, [sp]
 800bd8e:	a902      	add	r1, sp, #8
 800bd90:	f7ff ff58 	bl	800bc44 <__b2d>
 800bd94:	468b      	mov	fp, r1
 800bd96:	4606      	mov	r6, r0
 800bd98:	460f      	mov	r7, r1
 800bd9a:	9800      	ldr	r0, [sp, #0]
 800bd9c:	a903      	add	r1, sp, #12
 800bd9e:	f7ff ff51 	bl	800bc44 <__b2d>
 800bda2:	460d      	mov	r5, r1
 800bda4:	9b01      	ldr	r3, [sp, #4]
 800bda6:	4689      	mov	r9, r1
 800bda8:	6919      	ldr	r1, [r3, #16]
 800bdaa:	9b00      	ldr	r3, [sp, #0]
 800bdac:	4604      	mov	r4, r0
 800bdae:	691b      	ldr	r3, [r3, #16]
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	1ac9      	subs	r1, r1, r3
 800bdb4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bdb8:	1a9b      	subs	r3, r3, r2
 800bdba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	bfcd      	iteet	gt
 800bdc2:	463a      	movgt	r2, r7
 800bdc4:	462a      	movle	r2, r5
 800bdc6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bdca:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800bdce:	bfd8      	it	le
 800bdd0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bdd4:	464b      	mov	r3, r9
 800bdd6:	4622      	mov	r2, r4
 800bdd8:	4659      	mov	r1, fp
 800bdda:	f7f4 fca7 	bl	800072c <__aeabi_ddiv>
 800bdde:	b005      	add	sp, #20
 800bde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bde4 <__copybits>:
 800bde4:	3901      	subs	r1, #1
 800bde6:	b570      	push	{r4, r5, r6, lr}
 800bde8:	1149      	asrs	r1, r1, #5
 800bdea:	6914      	ldr	r4, [r2, #16]
 800bdec:	3101      	adds	r1, #1
 800bdee:	f102 0314 	add.w	r3, r2, #20
 800bdf2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bdf6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bdfa:	1f05      	subs	r5, r0, #4
 800bdfc:	42a3      	cmp	r3, r4
 800bdfe:	d30c      	bcc.n	800be1a <__copybits+0x36>
 800be00:	1aa3      	subs	r3, r4, r2
 800be02:	3b11      	subs	r3, #17
 800be04:	f023 0303 	bic.w	r3, r3, #3
 800be08:	3211      	adds	r2, #17
 800be0a:	42a2      	cmp	r2, r4
 800be0c:	bf88      	it	hi
 800be0e:	2300      	movhi	r3, #0
 800be10:	4418      	add	r0, r3
 800be12:	2300      	movs	r3, #0
 800be14:	4288      	cmp	r0, r1
 800be16:	d305      	bcc.n	800be24 <__copybits+0x40>
 800be18:	bd70      	pop	{r4, r5, r6, pc}
 800be1a:	f853 6b04 	ldr.w	r6, [r3], #4
 800be1e:	f845 6f04 	str.w	r6, [r5, #4]!
 800be22:	e7eb      	b.n	800bdfc <__copybits+0x18>
 800be24:	f840 3b04 	str.w	r3, [r0], #4
 800be28:	e7f4      	b.n	800be14 <__copybits+0x30>

0800be2a <__any_on>:
 800be2a:	f100 0214 	add.w	r2, r0, #20
 800be2e:	6900      	ldr	r0, [r0, #16]
 800be30:	114b      	asrs	r3, r1, #5
 800be32:	4298      	cmp	r0, r3
 800be34:	b510      	push	{r4, lr}
 800be36:	db11      	blt.n	800be5c <__any_on+0x32>
 800be38:	dd0a      	ble.n	800be50 <__any_on+0x26>
 800be3a:	f011 011f 	ands.w	r1, r1, #31
 800be3e:	d007      	beq.n	800be50 <__any_on+0x26>
 800be40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800be44:	fa24 f001 	lsr.w	r0, r4, r1
 800be48:	fa00 f101 	lsl.w	r1, r0, r1
 800be4c:	428c      	cmp	r4, r1
 800be4e:	d10b      	bne.n	800be68 <__any_on+0x3e>
 800be50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800be54:	4293      	cmp	r3, r2
 800be56:	d803      	bhi.n	800be60 <__any_on+0x36>
 800be58:	2000      	movs	r0, #0
 800be5a:	bd10      	pop	{r4, pc}
 800be5c:	4603      	mov	r3, r0
 800be5e:	e7f7      	b.n	800be50 <__any_on+0x26>
 800be60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be64:	2900      	cmp	r1, #0
 800be66:	d0f5      	beq.n	800be54 <__any_on+0x2a>
 800be68:	2001      	movs	r0, #1
 800be6a:	e7f6      	b.n	800be5a <__any_on+0x30>

0800be6c <__ascii_wctomb>:
 800be6c:	4603      	mov	r3, r0
 800be6e:	4608      	mov	r0, r1
 800be70:	b141      	cbz	r1, 800be84 <__ascii_wctomb+0x18>
 800be72:	2aff      	cmp	r2, #255	@ 0xff
 800be74:	d904      	bls.n	800be80 <__ascii_wctomb+0x14>
 800be76:	228a      	movs	r2, #138	@ 0x8a
 800be78:	f04f 30ff 	mov.w	r0, #4294967295
 800be7c:	601a      	str	r2, [r3, #0]
 800be7e:	4770      	bx	lr
 800be80:	2001      	movs	r0, #1
 800be82:	700a      	strb	r2, [r1, #0]
 800be84:	4770      	bx	lr

0800be86 <__ssputs_r>:
 800be86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be8a:	461f      	mov	r7, r3
 800be8c:	688e      	ldr	r6, [r1, #8]
 800be8e:	4682      	mov	sl, r0
 800be90:	42be      	cmp	r6, r7
 800be92:	460c      	mov	r4, r1
 800be94:	4690      	mov	r8, r2
 800be96:	680b      	ldr	r3, [r1, #0]
 800be98:	d82d      	bhi.n	800bef6 <__ssputs_r+0x70>
 800be9a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be9e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bea2:	d026      	beq.n	800bef2 <__ssputs_r+0x6c>
 800bea4:	6965      	ldr	r5, [r4, #20]
 800bea6:	6909      	ldr	r1, [r1, #16]
 800bea8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800beac:	eba3 0901 	sub.w	r9, r3, r1
 800beb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800beb4:	1c7b      	adds	r3, r7, #1
 800beb6:	444b      	add	r3, r9
 800beb8:	106d      	asrs	r5, r5, #1
 800beba:	429d      	cmp	r5, r3
 800bebc:	bf38      	it	cc
 800bebe:	461d      	movcc	r5, r3
 800bec0:	0553      	lsls	r3, r2, #21
 800bec2:	d527      	bpl.n	800bf14 <__ssputs_r+0x8e>
 800bec4:	4629      	mov	r1, r5
 800bec6:	f7ff fa93 	bl	800b3f0 <_malloc_r>
 800beca:	4606      	mov	r6, r0
 800becc:	b360      	cbz	r0, 800bf28 <__ssputs_r+0xa2>
 800bece:	464a      	mov	r2, r9
 800bed0:	6921      	ldr	r1, [r4, #16]
 800bed2:	f7fe f86e 	bl	8009fb2 <memcpy>
 800bed6:	89a3      	ldrh	r3, [r4, #12]
 800bed8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bedc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bee0:	81a3      	strh	r3, [r4, #12]
 800bee2:	6126      	str	r6, [r4, #16]
 800bee4:	444e      	add	r6, r9
 800bee6:	6026      	str	r6, [r4, #0]
 800bee8:	463e      	mov	r6, r7
 800beea:	6165      	str	r5, [r4, #20]
 800beec:	eba5 0509 	sub.w	r5, r5, r9
 800bef0:	60a5      	str	r5, [r4, #8]
 800bef2:	42be      	cmp	r6, r7
 800bef4:	d900      	bls.n	800bef8 <__ssputs_r+0x72>
 800bef6:	463e      	mov	r6, r7
 800bef8:	4632      	mov	r2, r6
 800befa:	4641      	mov	r1, r8
 800befc:	6820      	ldr	r0, [r4, #0]
 800befe:	f000 f9c1 	bl	800c284 <memmove>
 800bf02:	2000      	movs	r0, #0
 800bf04:	68a3      	ldr	r3, [r4, #8]
 800bf06:	1b9b      	subs	r3, r3, r6
 800bf08:	60a3      	str	r3, [r4, #8]
 800bf0a:	6823      	ldr	r3, [r4, #0]
 800bf0c:	4433      	add	r3, r6
 800bf0e:	6023      	str	r3, [r4, #0]
 800bf10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf14:	462a      	mov	r2, r5
 800bf16:	f000 fa11 	bl	800c33c <_realloc_r>
 800bf1a:	4606      	mov	r6, r0
 800bf1c:	2800      	cmp	r0, #0
 800bf1e:	d1e0      	bne.n	800bee2 <__ssputs_r+0x5c>
 800bf20:	4650      	mov	r0, sl
 800bf22:	6921      	ldr	r1, [r4, #16]
 800bf24:	f7fe feb8 	bl	800ac98 <_free_r>
 800bf28:	230c      	movs	r3, #12
 800bf2a:	f8ca 3000 	str.w	r3, [sl]
 800bf2e:	89a3      	ldrh	r3, [r4, #12]
 800bf30:	f04f 30ff 	mov.w	r0, #4294967295
 800bf34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf38:	81a3      	strh	r3, [r4, #12]
 800bf3a:	e7e9      	b.n	800bf10 <__ssputs_r+0x8a>

0800bf3c <_svfiprintf_r>:
 800bf3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf40:	4698      	mov	r8, r3
 800bf42:	898b      	ldrh	r3, [r1, #12]
 800bf44:	4607      	mov	r7, r0
 800bf46:	061b      	lsls	r3, r3, #24
 800bf48:	460d      	mov	r5, r1
 800bf4a:	4614      	mov	r4, r2
 800bf4c:	b09d      	sub	sp, #116	@ 0x74
 800bf4e:	d510      	bpl.n	800bf72 <_svfiprintf_r+0x36>
 800bf50:	690b      	ldr	r3, [r1, #16]
 800bf52:	b973      	cbnz	r3, 800bf72 <_svfiprintf_r+0x36>
 800bf54:	2140      	movs	r1, #64	@ 0x40
 800bf56:	f7ff fa4b 	bl	800b3f0 <_malloc_r>
 800bf5a:	6028      	str	r0, [r5, #0]
 800bf5c:	6128      	str	r0, [r5, #16]
 800bf5e:	b930      	cbnz	r0, 800bf6e <_svfiprintf_r+0x32>
 800bf60:	230c      	movs	r3, #12
 800bf62:	603b      	str	r3, [r7, #0]
 800bf64:	f04f 30ff 	mov.w	r0, #4294967295
 800bf68:	b01d      	add	sp, #116	@ 0x74
 800bf6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf6e:	2340      	movs	r3, #64	@ 0x40
 800bf70:	616b      	str	r3, [r5, #20]
 800bf72:	2300      	movs	r3, #0
 800bf74:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf76:	2320      	movs	r3, #32
 800bf78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf7c:	2330      	movs	r3, #48	@ 0x30
 800bf7e:	f04f 0901 	mov.w	r9, #1
 800bf82:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf86:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800c120 <_svfiprintf_r+0x1e4>
 800bf8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf8e:	4623      	mov	r3, r4
 800bf90:	469a      	mov	sl, r3
 800bf92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf96:	b10a      	cbz	r2, 800bf9c <_svfiprintf_r+0x60>
 800bf98:	2a25      	cmp	r2, #37	@ 0x25
 800bf9a:	d1f9      	bne.n	800bf90 <_svfiprintf_r+0x54>
 800bf9c:	ebba 0b04 	subs.w	fp, sl, r4
 800bfa0:	d00b      	beq.n	800bfba <_svfiprintf_r+0x7e>
 800bfa2:	465b      	mov	r3, fp
 800bfa4:	4622      	mov	r2, r4
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	4638      	mov	r0, r7
 800bfaa:	f7ff ff6c 	bl	800be86 <__ssputs_r>
 800bfae:	3001      	adds	r0, #1
 800bfb0:	f000 80a7 	beq.w	800c102 <_svfiprintf_r+0x1c6>
 800bfb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfb6:	445a      	add	r2, fp
 800bfb8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfba:	f89a 3000 	ldrb.w	r3, [sl]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	f000 809f 	beq.w	800c102 <_svfiprintf_r+0x1c6>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	f04f 32ff 	mov.w	r2, #4294967295
 800bfca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfce:	f10a 0a01 	add.w	sl, sl, #1
 800bfd2:	9304      	str	r3, [sp, #16]
 800bfd4:	9307      	str	r3, [sp, #28]
 800bfd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfda:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfdc:	4654      	mov	r4, sl
 800bfde:	2205      	movs	r2, #5
 800bfe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfe4:	484e      	ldr	r0, [pc, #312]	@ (800c120 <_svfiprintf_r+0x1e4>)
 800bfe6:	f7fd ffd6 	bl	8009f96 <memchr>
 800bfea:	9a04      	ldr	r2, [sp, #16]
 800bfec:	b9d8      	cbnz	r0, 800c026 <_svfiprintf_r+0xea>
 800bfee:	06d0      	lsls	r0, r2, #27
 800bff0:	bf44      	itt	mi
 800bff2:	2320      	movmi	r3, #32
 800bff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bff8:	0711      	lsls	r1, r2, #28
 800bffa:	bf44      	itt	mi
 800bffc:	232b      	movmi	r3, #43	@ 0x2b
 800bffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c002:	f89a 3000 	ldrb.w	r3, [sl]
 800c006:	2b2a      	cmp	r3, #42	@ 0x2a
 800c008:	d015      	beq.n	800c036 <_svfiprintf_r+0xfa>
 800c00a:	4654      	mov	r4, sl
 800c00c:	2000      	movs	r0, #0
 800c00e:	f04f 0c0a 	mov.w	ip, #10
 800c012:	9a07      	ldr	r2, [sp, #28]
 800c014:	4621      	mov	r1, r4
 800c016:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c01a:	3b30      	subs	r3, #48	@ 0x30
 800c01c:	2b09      	cmp	r3, #9
 800c01e:	d94b      	bls.n	800c0b8 <_svfiprintf_r+0x17c>
 800c020:	b1b0      	cbz	r0, 800c050 <_svfiprintf_r+0x114>
 800c022:	9207      	str	r2, [sp, #28]
 800c024:	e014      	b.n	800c050 <_svfiprintf_r+0x114>
 800c026:	eba0 0308 	sub.w	r3, r0, r8
 800c02a:	fa09 f303 	lsl.w	r3, r9, r3
 800c02e:	4313      	orrs	r3, r2
 800c030:	46a2      	mov	sl, r4
 800c032:	9304      	str	r3, [sp, #16]
 800c034:	e7d2      	b.n	800bfdc <_svfiprintf_r+0xa0>
 800c036:	9b03      	ldr	r3, [sp, #12]
 800c038:	1d19      	adds	r1, r3, #4
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	9103      	str	r1, [sp, #12]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	bfbb      	ittet	lt
 800c042:	425b      	neglt	r3, r3
 800c044:	f042 0202 	orrlt.w	r2, r2, #2
 800c048:	9307      	strge	r3, [sp, #28]
 800c04a:	9307      	strlt	r3, [sp, #28]
 800c04c:	bfb8      	it	lt
 800c04e:	9204      	strlt	r2, [sp, #16]
 800c050:	7823      	ldrb	r3, [r4, #0]
 800c052:	2b2e      	cmp	r3, #46	@ 0x2e
 800c054:	d10a      	bne.n	800c06c <_svfiprintf_r+0x130>
 800c056:	7863      	ldrb	r3, [r4, #1]
 800c058:	2b2a      	cmp	r3, #42	@ 0x2a
 800c05a:	d132      	bne.n	800c0c2 <_svfiprintf_r+0x186>
 800c05c:	9b03      	ldr	r3, [sp, #12]
 800c05e:	3402      	adds	r4, #2
 800c060:	1d1a      	adds	r2, r3, #4
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	9203      	str	r2, [sp, #12]
 800c066:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c06a:	9305      	str	r3, [sp, #20]
 800c06c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800c124 <_svfiprintf_r+0x1e8>
 800c070:	2203      	movs	r2, #3
 800c072:	4650      	mov	r0, sl
 800c074:	7821      	ldrb	r1, [r4, #0]
 800c076:	f7fd ff8e 	bl	8009f96 <memchr>
 800c07a:	b138      	cbz	r0, 800c08c <_svfiprintf_r+0x150>
 800c07c:	2240      	movs	r2, #64	@ 0x40
 800c07e:	9b04      	ldr	r3, [sp, #16]
 800c080:	eba0 000a 	sub.w	r0, r0, sl
 800c084:	4082      	lsls	r2, r0
 800c086:	4313      	orrs	r3, r2
 800c088:	3401      	adds	r4, #1
 800c08a:	9304      	str	r3, [sp, #16]
 800c08c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c090:	2206      	movs	r2, #6
 800c092:	4825      	ldr	r0, [pc, #148]	@ (800c128 <_svfiprintf_r+0x1ec>)
 800c094:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c098:	f7fd ff7d 	bl	8009f96 <memchr>
 800c09c:	2800      	cmp	r0, #0
 800c09e:	d036      	beq.n	800c10e <_svfiprintf_r+0x1d2>
 800c0a0:	4b22      	ldr	r3, [pc, #136]	@ (800c12c <_svfiprintf_r+0x1f0>)
 800c0a2:	bb1b      	cbnz	r3, 800c0ec <_svfiprintf_r+0x1b0>
 800c0a4:	9b03      	ldr	r3, [sp, #12]
 800c0a6:	3307      	adds	r3, #7
 800c0a8:	f023 0307 	bic.w	r3, r3, #7
 800c0ac:	3308      	adds	r3, #8
 800c0ae:	9303      	str	r3, [sp, #12]
 800c0b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0b2:	4433      	add	r3, r6
 800c0b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0b6:	e76a      	b.n	800bf8e <_svfiprintf_r+0x52>
 800c0b8:	460c      	mov	r4, r1
 800c0ba:	2001      	movs	r0, #1
 800c0bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0c0:	e7a8      	b.n	800c014 <_svfiprintf_r+0xd8>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	f04f 0c0a 	mov.w	ip, #10
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	3401      	adds	r4, #1
 800c0cc:	9305      	str	r3, [sp, #20]
 800c0ce:	4620      	mov	r0, r4
 800c0d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0d4:	3a30      	subs	r2, #48	@ 0x30
 800c0d6:	2a09      	cmp	r2, #9
 800c0d8:	d903      	bls.n	800c0e2 <_svfiprintf_r+0x1a6>
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d0c6      	beq.n	800c06c <_svfiprintf_r+0x130>
 800c0de:	9105      	str	r1, [sp, #20]
 800c0e0:	e7c4      	b.n	800c06c <_svfiprintf_r+0x130>
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0ea:	e7f0      	b.n	800c0ce <_svfiprintf_r+0x192>
 800c0ec:	ab03      	add	r3, sp, #12
 800c0ee:	9300      	str	r3, [sp, #0]
 800c0f0:	462a      	mov	r2, r5
 800c0f2:	4638      	mov	r0, r7
 800c0f4:	4b0e      	ldr	r3, [pc, #56]	@ (800c130 <_svfiprintf_r+0x1f4>)
 800c0f6:	a904      	add	r1, sp, #16
 800c0f8:	f7fd f9c4 	bl	8009484 <_printf_float>
 800c0fc:	1c42      	adds	r2, r0, #1
 800c0fe:	4606      	mov	r6, r0
 800c100:	d1d6      	bne.n	800c0b0 <_svfiprintf_r+0x174>
 800c102:	89ab      	ldrh	r3, [r5, #12]
 800c104:	065b      	lsls	r3, r3, #25
 800c106:	f53f af2d 	bmi.w	800bf64 <_svfiprintf_r+0x28>
 800c10a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c10c:	e72c      	b.n	800bf68 <_svfiprintf_r+0x2c>
 800c10e:	ab03      	add	r3, sp, #12
 800c110:	9300      	str	r3, [sp, #0]
 800c112:	462a      	mov	r2, r5
 800c114:	4638      	mov	r0, r7
 800c116:	4b06      	ldr	r3, [pc, #24]	@ (800c130 <_svfiprintf_r+0x1f4>)
 800c118:	a904      	add	r1, sp, #16
 800c11a:	f7fd fc51 	bl	80099c0 <_printf_i>
 800c11e:	e7ed      	b.n	800c0fc <_svfiprintf_r+0x1c0>
 800c120:	0800cb04 	.word	0x0800cb04
 800c124:	0800cb0a 	.word	0x0800cb0a
 800c128:	0800cb0e 	.word	0x0800cb0e
 800c12c:	08009485 	.word	0x08009485
 800c130:	0800be87 	.word	0x0800be87

0800c134 <__sflush_r>:
 800c134:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13a:	0716      	lsls	r6, r2, #28
 800c13c:	4605      	mov	r5, r0
 800c13e:	460c      	mov	r4, r1
 800c140:	d454      	bmi.n	800c1ec <__sflush_r+0xb8>
 800c142:	684b      	ldr	r3, [r1, #4]
 800c144:	2b00      	cmp	r3, #0
 800c146:	dc02      	bgt.n	800c14e <__sflush_r+0x1a>
 800c148:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	dd48      	ble.n	800c1e0 <__sflush_r+0xac>
 800c14e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c150:	2e00      	cmp	r6, #0
 800c152:	d045      	beq.n	800c1e0 <__sflush_r+0xac>
 800c154:	2300      	movs	r3, #0
 800c156:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c15a:	682f      	ldr	r7, [r5, #0]
 800c15c:	6a21      	ldr	r1, [r4, #32]
 800c15e:	602b      	str	r3, [r5, #0]
 800c160:	d030      	beq.n	800c1c4 <__sflush_r+0x90>
 800c162:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c164:	89a3      	ldrh	r3, [r4, #12]
 800c166:	0759      	lsls	r1, r3, #29
 800c168:	d505      	bpl.n	800c176 <__sflush_r+0x42>
 800c16a:	6863      	ldr	r3, [r4, #4]
 800c16c:	1ad2      	subs	r2, r2, r3
 800c16e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c170:	b10b      	cbz	r3, 800c176 <__sflush_r+0x42>
 800c172:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c174:	1ad2      	subs	r2, r2, r3
 800c176:	2300      	movs	r3, #0
 800c178:	4628      	mov	r0, r5
 800c17a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c17c:	6a21      	ldr	r1, [r4, #32]
 800c17e:	47b0      	blx	r6
 800c180:	1c43      	adds	r3, r0, #1
 800c182:	89a3      	ldrh	r3, [r4, #12]
 800c184:	d106      	bne.n	800c194 <__sflush_r+0x60>
 800c186:	6829      	ldr	r1, [r5, #0]
 800c188:	291d      	cmp	r1, #29
 800c18a:	d82b      	bhi.n	800c1e4 <__sflush_r+0xb0>
 800c18c:	4a28      	ldr	r2, [pc, #160]	@ (800c230 <__sflush_r+0xfc>)
 800c18e:	40ca      	lsrs	r2, r1
 800c190:	07d6      	lsls	r6, r2, #31
 800c192:	d527      	bpl.n	800c1e4 <__sflush_r+0xb0>
 800c194:	2200      	movs	r2, #0
 800c196:	6062      	str	r2, [r4, #4]
 800c198:	6922      	ldr	r2, [r4, #16]
 800c19a:	04d9      	lsls	r1, r3, #19
 800c19c:	6022      	str	r2, [r4, #0]
 800c19e:	d504      	bpl.n	800c1aa <__sflush_r+0x76>
 800c1a0:	1c42      	adds	r2, r0, #1
 800c1a2:	d101      	bne.n	800c1a8 <__sflush_r+0x74>
 800c1a4:	682b      	ldr	r3, [r5, #0]
 800c1a6:	b903      	cbnz	r3, 800c1aa <__sflush_r+0x76>
 800c1a8:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1ac:	602f      	str	r7, [r5, #0]
 800c1ae:	b1b9      	cbz	r1, 800c1e0 <__sflush_r+0xac>
 800c1b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1b4:	4299      	cmp	r1, r3
 800c1b6:	d002      	beq.n	800c1be <__sflush_r+0x8a>
 800c1b8:	4628      	mov	r0, r5
 800c1ba:	f7fe fd6d 	bl	800ac98 <_free_r>
 800c1be:	2300      	movs	r3, #0
 800c1c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1c2:	e00d      	b.n	800c1e0 <__sflush_r+0xac>
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	47b0      	blx	r6
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	1c50      	adds	r0, r2, #1
 800c1ce:	d1c9      	bne.n	800c164 <__sflush_r+0x30>
 800c1d0:	682b      	ldr	r3, [r5, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d0c6      	beq.n	800c164 <__sflush_r+0x30>
 800c1d6:	2b1d      	cmp	r3, #29
 800c1d8:	d001      	beq.n	800c1de <__sflush_r+0xaa>
 800c1da:	2b16      	cmp	r3, #22
 800c1dc:	d11d      	bne.n	800c21a <__sflush_r+0xe6>
 800c1de:	602f      	str	r7, [r5, #0]
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	e021      	b.n	800c228 <__sflush_r+0xf4>
 800c1e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1e8:	b21b      	sxth	r3, r3
 800c1ea:	e01a      	b.n	800c222 <__sflush_r+0xee>
 800c1ec:	690f      	ldr	r7, [r1, #16]
 800c1ee:	2f00      	cmp	r7, #0
 800c1f0:	d0f6      	beq.n	800c1e0 <__sflush_r+0xac>
 800c1f2:	0793      	lsls	r3, r2, #30
 800c1f4:	bf18      	it	ne
 800c1f6:	2300      	movne	r3, #0
 800c1f8:	680e      	ldr	r6, [r1, #0]
 800c1fa:	bf08      	it	eq
 800c1fc:	694b      	ldreq	r3, [r1, #20]
 800c1fe:	1bf6      	subs	r6, r6, r7
 800c200:	600f      	str	r7, [r1, #0]
 800c202:	608b      	str	r3, [r1, #8]
 800c204:	2e00      	cmp	r6, #0
 800c206:	ddeb      	ble.n	800c1e0 <__sflush_r+0xac>
 800c208:	4633      	mov	r3, r6
 800c20a:	463a      	mov	r2, r7
 800c20c:	4628      	mov	r0, r5
 800c20e:	6a21      	ldr	r1, [r4, #32]
 800c210:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c214:	47e0      	blx	ip
 800c216:	2800      	cmp	r0, #0
 800c218:	dc07      	bgt.n	800c22a <__sflush_r+0xf6>
 800c21a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c21e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c222:	f04f 30ff 	mov.w	r0, #4294967295
 800c226:	81a3      	strh	r3, [r4, #12]
 800c228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c22a:	4407      	add	r7, r0
 800c22c:	1a36      	subs	r6, r6, r0
 800c22e:	e7e9      	b.n	800c204 <__sflush_r+0xd0>
 800c230:	20400001 	.word	0x20400001

0800c234 <_fflush_r>:
 800c234:	b538      	push	{r3, r4, r5, lr}
 800c236:	690b      	ldr	r3, [r1, #16]
 800c238:	4605      	mov	r5, r0
 800c23a:	460c      	mov	r4, r1
 800c23c:	b913      	cbnz	r3, 800c244 <_fflush_r+0x10>
 800c23e:	2500      	movs	r5, #0
 800c240:	4628      	mov	r0, r5
 800c242:	bd38      	pop	{r3, r4, r5, pc}
 800c244:	b118      	cbz	r0, 800c24e <_fflush_r+0x1a>
 800c246:	6a03      	ldr	r3, [r0, #32]
 800c248:	b90b      	cbnz	r3, 800c24e <_fflush_r+0x1a>
 800c24a:	f7fd fd63 	bl	8009d14 <__sinit>
 800c24e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d0f3      	beq.n	800c23e <_fflush_r+0xa>
 800c256:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c258:	07d0      	lsls	r0, r2, #31
 800c25a:	d404      	bmi.n	800c266 <_fflush_r+0x32>
 800c25c:	0599      	lsls	r1, r3, #22
 800c25e:	d402      	bmi.n	800c266 <_fflush_r+0x32>
 800c260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c262:	f7fd fe96 	bl	8009f92 <__retarget_lock_acquire_recursive>
 800c266:	4628      	mov	r0, r5
 800c268:	4621      	mov	r1, r4
 800c26a:	f7ff ff63 	bl	800c134 <__sflush_r>
 800c26e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c270:	4605      	mov	r5, r0
 800c272:	07da      	lsls	r2, r3, #31
 800c274:	d4e4      	bmi.n	800c240 <_fflush_r+0xc>
 800c276:	89a3      	ldrh	r3, [r4, #12]
 800c278:	059b      	lsls	r3, r3, #22
 800c27a:	d4e1      	bmi.n	800c240 <_fflush_r+0xc>
 800c27c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c27e:	f7fd fe89 	bl	8009f94 <__retarget_lock_release_recursive>
 800c282:	e7dd      	b.n	800c240 <_fflush_r+0xc>

0800c284 <memmove>:
 800c284:	4288      	cmp	r0, r1
 800c286:	b510      	push	{r4, lr}
 800c288:	eb01 0402 	add.w	r4, r1, r2
 800c28c:	d902      	bls.n	800c294 <memmove+0x10>
 800c28e:	4284      	cmp	r4, r0
 800c290:	4623      	mov	r3, r4
 800c292:	d807      	bhi.n	800c2a4 <memmove+0x20>
 800c294:	1e43      	subs	r3, r0, #1
 800c296:	42a1      	cmp	r1, r4
 800c298:	d008      	beq.n	800c2ac <memmove+0x28>
 800c29a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c29e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2a2:	e7f8      	b.n	800c296 <memmove+0x12>
 800c2a4:	4601      	mov	r1, r0
 800c2a6:	4402      	add	r2, r0
 800c2a8:	428a      	cmp	r2, r1
 800c2aa:	d100      	bne.n	800c2ae <memmove+0x2a>
 800c2ac:	bd10      	pop	{r4, pc}
 800c2ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2b6:	e7f7      	b.n	800c2a8 <memmove+0x24>

0800c2b8 <_sbrk_r>:
 800c2b8:	b538      	push	{r3, r4, r5, lr}
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	4d05      	ldr	r5, [pc, #20]	@ (800c2d4 <_sbrk_r+0x1c>)
 800c2be:	4604      	mov	r4, r0
 800c2c0:	4608      	mov	r0, r1
 800c2c2:	602b      	str	r3, [r5, #0]
 800c2c4:	f7f6 fd6c 	bl	8002da0 <_sbrk>
 800c2c8:	1c43      	adds	r3, r0, #1
 800c2ca:	d102      	bne.n	800c2d2 <_sbrk_r+0x1a>
 800c2cc:	682b      	ldr	r3, [r5, #0]
 800c2ce:	b103      	cbz	r3, 800c2d2 <_sbrk_r+0x1a>
 800c2d0:	6023      	str	r3, [r4, #0]
 800c2d2:	bd38      	pop	{r3, r4, r5, pc}
 800c2d4:	20000d08 	.word	0x20000d08

0800c2d8 <__assert_func>:
 800c2d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2da:	4614      	mov	r4, r2
 800c2dc:	461a      	mov	r2, r3
 800c2de:	4b09      	ldr	r3, [pc, #36]	@ (800c304 <__assert_func+0x2c>)
 800c2e0:	4605      	mov	r5, r0
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	68d8      	ldr	r0, [r3, #12]
 800c2e6:	b14c      	cbz	r4, 800c2fc <__assert_func+0x24>
 800c2e8:	4b07      	ldr	r3, [pc, #28]	@ (800c308 <__assert_func+0x30>)
 800c2ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c2ee:	9100      	str	r1, [sp, #0]
 800c2f0:	462b      	mov	r3, r5
 800c2f2:	4906      	ldr	r1, [pc, #24]	@ (800c30c <__assert_func+0x34>)
 800c2f4:	f000 f850 	bl	800c398 <fiprintf>
 800c2f8:	f000 f860 	bl	800c3bc <abort>
 800c2fc:	4b04      	ldr	r3, [pc, #16]	@ (800c310 <__assert_func+0x38>)
 800c2fe:	461c      	mov	r4, r3
 800c300:	e7f3      	b.n	800c2ea <__assert_func+0x12>
 800c302:	bf00      	nop
 800c304:	20000188 	.word	0x20000188
 800c308:	0800cb15 	.word	0x0800cb15
 800c30c:	0800cb22 	.word	0x0800cb22
 800c310:	0800cb50 	.word	0x0800cb50

0800c314 <_calloc_r>:
 800c314:	b570      	push	{r4, r5, r6, lr}
 800c316:	fba1 5402 	umull	r5, r4, r1, r2
 800c31a:	b934      	cbnz	r4, 800c32a <_calloc_r+0x16>
 800c31c:	4629      	mov	r1, r5
 800c31e:	f7ff f867 	bl	800b3f0 <_malloc_r>
 800c322:	4606      	mov	r6, r0
 800c324:	b928      	cbnz	r0, 800c332 <_calloc_r+0x1e>
 800c326:	4630      	mov	r0, r6
 800c328:	bd70      	pop	{r4, r5, r6, pc}
 800c32a:	220c      	movs	r2, #12
 800c32c:	2600      	movs	r6, #0
 800c32e:	6002      	str	r2, [r0, #0]
 800c330:	e7f9      	b.n	800c326 <_calloc_r+0x12>
 800c332:	462a      	mov	r2, r5
 800c334:	4621      	mov	r1, r4
 800c336:	f7fd fd9c 	bl	8009e72 <memset>
 800c33a:	e7f4      	b.n	800c326 <_calloc_r+0x12>

0800c33c <_realloc_r>:
 800c33c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c340:	4607      	mov	r7, r0
 800c342:	4614      	mov	r4, r2
 800c344:	460d      	mov	r5, r1
 800c346:	b921      	cbnz	r1, 800c352 <_realloc_r+0x16>
 800c348:	4611      	mov	r1, r2
 800c34a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c34e:	f7ff b84f 	b.w	800b3f0 <_malloc_r>
 800c352:	b92a      	cbnz	r2, 800c360 <_realloc_r+0x24>
 800c354:	f7fe fca0 	bl	800ac98 <_free_r>
 800c358:	4625      	mov	r5, r4
 800c35a:	4628      	mov	r0, r5
 800c35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c360:	f000 f833 	bl	800c3ca <_malloc_usable_size_r>
 800c364:	4284      	cmp	r4, r0
 800c366:	4606      	mov	r6, r0
 800c368:	d802      	bhi.n	800c370 <_realloc_r+0x34>
 800c36a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c36e:	d8f4      	bhi.n	800c35a <_realloc_r+0x1e>
 800c370:	4621      	mov	r1, r4
 800c372:	4638      	mov	r0, r7
 800c374:	f7ff f83c 	bl	800b3f0 <_malloc_r>
 800c378:	4680      	mov	r8, r0
 800c37a:	b908      	cbnz	r0, 800c380 <_realloc_r+0x44>
 800c37c:	4645      	mov	r5, r8
 800c37e:	e7ec      	b.n	800c35a <_realloc_r+0x1e>
 800c380:	42b4      	cmp	r4, r6
 800c382:	4622      	mov	r2, r4
 800c384:	4629      	mov	r1, r5
 800c386:	bf28      	it	cs
 800c388:	4632      	movcs	r2, r6
 800c38a:	f7fd fe12 	bl	8009fb2 <memcpy>
 800c38e:	4629      	mov	r1, r5
 800c390:	4638      	mov	r0, r7
 800c392:	f7fe fc81 	bl	800ac98 <_free_r>
 800c396:	e7f1      	b.n	800c37c <_realloc_r+0x40>

0800c398 <fiprintf>:
 800c398:	b40e      	push	{r1, r2, r3}
 800c39a:	b503      	push	{r0, r1, lr}
 800c39c:	4601      	mov	r1, r0
 800c39e:	ab03      	add	r3, sp, #12
 800c3a0:	4805      	ldr	r0, [pc, #20]	@ (800c3b8 <fiprintf+0x20>)
 800c3a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3a6:	6800      	ldr	r0, [r0, #0]
 800c3a8:	9301      	str	r3, [sp, #4]
 800c3aa:	f000 f83d 	bl	800c428 <_vfiprintf_r>
 800c3ae:	b002      	add	sp, #8
 800c3b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3b4:	b003      	add	sp, #12
 800c3b6:	4770      	bx	lr
 800c3b8:	20000188 	.word	0x20000188

0800c3bc <abort>:
 800c3bc:	2006      	movs	r0, #6
 800c3be:	b508      	push	{r3, lr}
 800c3c0:	f000 fa06 	bl	800c7d0 <raise>
 800c3c4:	2001      	movs	r0, #1
 800c3c6:	f7f6 fc76 	bl	8002cb6 <_exit>

0800c3ca <_malloc_usable_size_r>:
 800c3ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3ce:	1f18      	subs	r0, r3, #4
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	bfbc      	itt	lt
 800c3d4:	580b      	ldrlt	r3, [r1, r0]
 800c3d6:	18c0      	addlt	r0, r0, r3
 800c3d8:	4770      	bx	lr

0800c3da <__sfputc_r>:
 800c3da:	6893      	ldr	r3, [r2, #8]
 800c3dc:	b410      	push	{r4}
 800c3de:	3b01      	subs	r3, #1
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	6093      	str	r3, [r2, #8]
 800c3e4:	da07      	bge.n	800c3f6 <__sfputc_r+0x1c>
 800c3e6:	6994      	ldr	r4, [r2, #24]
 800c3e8:	42a3      	cmp	r3, r4
 800c3ea:	db01      	blt.n	800c3f0 <__sfputc_r+0x16>
 800c3ec:	290a      	cmp	r1, #10
 800c3ee:	d102      	bne.n	800c3f6 <__sfputc_r+0x1c>
 800c3f0:	bc10      	pop	{r4}
 800c3f2:	f000 b931 	b.w	800c658 <__swbuf_r>
 800c3f6:	6813      	ldr	r3, [r2, #0]
 800c3f8:	1c58      	adds	r0, r3, #1
 800c3fa:	6010      	str	r0, [r2, #0]
 800c3fc:	7019      	strb	r1, [r3, #0]
 800c3fe:	4608      	mov	r0, r1
 800c400:	bc10      	pop	{r4}
 800c402:	4770      	bx	lr

0800c404 <__sfputs_r>:
 800c404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c406:	4606      	mov	r6, r0
 800c408:	460f      	mov	r7, r1
 800c40a:	4614      	mov	r4, r2
 800c40c:	18d5      	adds	r5, r2, r3
 800c40e:	42ac      	cmp	r4, r5
 800c410:	d101      	bne.n	800c416 <__sfputs_r+0x12>
 800c412:	2000      	movs	r0, #0
 800c414:	e007      	b.n	800c426 <__sfputs_r+0x22>
 800c416:	463a      	mov	r2, r7
 800c418:	4630      	mov	r0, r6
 800c41a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c41e:	f7ff ffdc 	bl	800c3da <__sfputc_r>
 800c422:	1c43      	adds	r3, r0, #1
 800c424:	d1f3      	bne.n	800c40e <__sfputs_r+0xa>
 800c426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c428 <_vfiprintf_r>:
 800c428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42c:	460d      	mov	r5, r1
 800c42e:	4614      	mov	r4, r2
 800c430:	4698      	mov	r8, r3
 800c432:	4606      	mov	r6, r0
 800c434:	b09d      	sub	sp, #116	@ 0x74
 800c436:	b118      	cbz	r0, 800c440 <_vfiprintf_r+0x18>
 800c438:	6a03      	ldr	r3, [r0, #32]
 800c43a:	b90b      	cbnz	r3, 800c440 <_vfiprintf_r+0x18>
 800c43c:	f7fd fc6a 	bl	8009d14 <__sinit>
 800c440:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c442:	07d9      	lsls	r1, r3, #31
 800c444:	d405      	bmi.n	800c452 <_vfiprintf_r+0x2a>
 800c446:	89ab      	ldrh	r3, [r5, #12]
 800c448:	059a      	lsls	r2, r3, #22
 800c44a:	d402      	bmi.n	800c452 <_vfiprintf_r+0x2a>
 800c44c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c44e:	f7fd fda0 	bl	8009f92 <__retarget_lock_acquire_recursive>
 800c452:	89ab      	ldrh	r3, [r5, #12]
 800c454:	071b      	lsls	r3, r3, #28
 800c456:	d501      	bpl.n	800c45c <_vfiprintf_r+0x34>
 800c458:	692b      	ldr	r3, [r5, #16]
 800c45a:	b99b      	cbnz	r3, 800c484 <_vfiprintf_r+0x5c>
 800c45c:	4629      	mov	r1, r5
 800c45e:	4630      	mov	r0, r6
 800c460:	f000 f938 	bl	800c6d4 <__swsetup_r>
 800c464:	b170      	cbz	r0, 800c484 <_vfiprintf_r+0x5c>
 800c466:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c468:	07dc      	lsls	r4, r3, #31
 800c46a:	d504      	bpl.n	800c476 <_vfiprintf_r+0x4e>
 800c46c:	f04f 30ff 	mov.w	r0, #4294967295
 800c470:	b01d      	add	sp, #116	@ 0x74
 800c472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c476:	89ab      	ldrh	r3, [r5, #12]
 800c478:	0598      	lsls	r0, r3, #22
 800c47a:	d4f7      	bmi.n	800c46c <_vfiprintf_r+0x44>
 800c47c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c47e:	f7fd fd89 	bl	8009f94 <__retarget_lock_release_recursive>
 800c482:	e7f3      	b.n	800c46c <_vfiprintf_r+0x44>
 800c484:	2300      	movs	r3, #0
 800c486:	9309      	str	r3, [sp, #36]	@ 0x24
 800c488:	2320      	movs	r3, #32
 800c48a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c48e:	2330      	movs	r3, #48	@ 0x30
 800c490:	f04f 0901 	mov.w	r9, #1
 800c494:	f8cd 800c 	str.w	r8, [sp, #12]
 800c498:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c644 <_vfiprintf_r+0x21c>
 800c49c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c4a0:	4623      	mov	r3, r4
 800c4a2:	469a      	mov	sl, r3
 800c4a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4a8:	b10a      	cbz	r2, 800c4ae <_vfiprintf_r+0x86>
 800c4aa:	2a25      	cmp	r2, #37	@ 0x25
 800c4ac:	d1f9      	bne.n	800c4a2 <_vfiprintf_r+0x7a>
 800c4ae:	ebba 0b04 	subs.w	fp, sl, r4
 800c4b2:	d00b      	beq.n	800c4cc <_vfiprintf_r+0xa4>
 800c4b4:	465b      	mov	r3, fp
 800c4b6:	4622      	mov	r2, r4
 800c4b8:	4629      	mov	r1, r5
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	f7ff ffa2 	bl	800c404 <__sfputs_r>
 800c4c0:	3001      	adds	r0, #1
 800c4c2:	f000 80a7 	beq.w	800c614 <_vfiprintf_r+0x1ec>
 800c4c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4c8:	445a      	add	r2, fp
 800c4ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4cc:	f89a 3000 	ldrb.w	r3, [sl]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f000 809f 	beq.w	800c614 <_vfiprintf_r+0x1ec>
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4e0:	f10a 0a01 	add.w	sl, sl, #1
 800c4e4:	9304      	str	r3, [sp, #16]
 800c4e6:	9307      	str	r3, [sp, #28]
 800c4e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4ee:	4654      	mov	r4, sl
 800c4f0:	2205      	movs	r2, #5
 800c4f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4f6:	4853      	ldr	r0, [pc, #332]	@ (800c644 <_vfiprintf_r+0x21c>)
 800c4f8:	f7fd fd4d 	bl	8009f96 <memchr>
 800c4fc:	9a04      	ldr	r2, [sp, #16]
 800c4fe:	b9d8      	cbnz	r0, 800c538 <_vfiprintf_r+0x110>
 800c500:	06d1      	lsls	r1, r2, #27
 800c502:	bf44      	itt	mi
 800c504:	2320      	movmi	r3, #32
 800c506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c50a:	0713      	lsls	r3, r2, #28
 800c50c:	bf44      	itt	mi
 800c50e:	232b      	movmi	r3, #43	@ 0x2b
 800c510:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c514:	f89a 3000 	ldrb.w	r3, [sl]
 800c518:	2b2a      	cmp	r3, #42	@ 0x2a
 800c51a:	d015      	beq.n	800c548 <_vfiprintf_r+0x120>
 800c51c:	4654      	mov	r4, sl
 800c51e:	2000      	movs	r0, #0
 800c520:	f04f 0c0a 	mov.w	ip, #10
 800c524:	9a07      	ldr	r2, [sp, #28]
 800c526:	4621      	mov	r1, r4
 800c528:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c52c:	3b30      	subs	r3, #48	@ 0x30
 800c52e:	2b09      	cmp	r3, #9
 800c530:	d94b      	bls.n	800c5ca <_vfiprintf_r+0x1a2>
 800c532:	b1b0      	cbz	r0, 800c562 <_vfiprintf_r+0x13a>
 800c534:	9207      	str	r2, [sp, #28]
 800c536:	e014      	b.n	800c562 <_vfiprintf_r+0x13a>
 800c538:	eba0 0308 	sub.w	r3, r0, r8
 800c53c:	fa09 f303 	lsl.w	r3, r9, r3
 800c540:	4313      	orrs	r3, r2
 800c542:	46a2      	mov	sl, r4
 800c544:	9304      	str	r3, [sp, #16]
 800c546:	e7d2      	b.n	800c4ee <_vfiprintf_r+0xc6>
 800c548:	9b03      	ldr	r3, [sp, #12]
 800c54a:	1d19      	adds	r1, r3, #4
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	9103      	str	r1, [sp, #12]
 800c550:	2b00      	cmp	r3, #0
 800c552:	bfbb      	ittet	lt
 800c554:	425b      	neglt	r3, r3
 800c556:	f042 0202 	orrlt.w	r2, r2, #2
 800c55a:	9307      	strge	r3, [sp, #28]
 800c55c:	9307      	strlt	r3, [sp, #28]
 800c55e:	bfb8      	it	lt
 800c560:	9204      	strlt	r2, [sp, #16]
 800c562:	7823      	ldrb	r3, [r4, #0]
 800c564:	2b2e      	cmp	r3, #46	@ 0x2e
 800c566:	d10a      	bne.n	800c57e <_vfiprintf_r+0x156>
 800c568:	7863      	ldrb	r3, [r4, #1]
 800c56a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c56c:	d132      	bne.n	800c5d4 <_vfiprintf_r+0x1ac>
 800c56e:	9b03      	ldr	r3, [sp, #12]
 800c570:	3402      	adds	r4, #2
 800c572:	1d1a      	adds	r2, r3, #4
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	9203      	str	r2, [sp, #12]
 800c578:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c57c:	9305      	str	r3, [sp, #20]
 800c57e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c648 <_vfiprintf_r+0x220>
 800c582:	2203      	movs	r2, #3
 800c584:	4650      	mov	r0, sl
 800c586:	7821      	ldrb	r1, [r4, #0]
 800c588:	f7fd fd05 	bl	8009f96 <memchr>
 800c58c:	b138      	cbz	r0, 800c59e <_vfiprintf_r+0x176>
 800c58e:	2240      	movs	r2, #64	@ 0x40
 800c590:	9b04      	ldr	r3, [sp, #16]
 800c592:	eba0 000a 	sub.w	r0, r0, sl
 800c596:	4082      	lsls	r2, r0
 800c598:	4313      	orrs	r3, r2
 800c59a:	3401      	adds	r4, #1
 800c59c:	9304      	str	r3, [sp, #16]
 800c59e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5a2:	2206      	movs	r2, #6
 800c5a4:	4829      	ldr	r0, [pc, #164]	@ (800c64c <_vfiprintf_r+0x224>)
 800c5a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c5aa:	f7fd fcf4 	bl	8009f96 <memchr>
 800c5ae:	2800      	cmp	r0, #0
 800c5b0:	d03f      	beq.n	800c632 <_vfiprintf_r+0x20a>
 800c5b2:	4b27      	ldr	r3, [pc, #156]	@ (800c650 <_vfiprintf_r+0x228>)
 800c5b4:	bb1b      	cbnz	r3, 800c5fe <_vfiprintf_r+0x1d6>
 800c5b6:	9b03      	ldr	r3, [sp, #12]
 800c5b8:	3307      	adds	r3, #7
 800c5ba:	f023 0307 	bic.w	r3, r3, #7
 800c5be:	3308      	adds	r3, #8
 800c5c0:	9303      	str	r3, [sp, #12]
 800c5c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5c4:	443b      	add	r3, r7
 800c5c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5c8:	e76a      	b.n	800c4a0 <_vfiprintf_r+0x78>
 800c5ca:	460c      	mov	r4, r1
 800c5cc:	2001      	movs	r0, #1
 800c5ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5d2:	e7a8      	b.n	800c526 <_vfiprintf_r+0xfe>
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	f04f 0c0a 	mov.w	ip, #10
 800c5da:	4619      	mov	r1, r3
 800c5dc:	3401      	adds	r4, #1
 800c5de:	9305      	str	r3, [sp, #20]
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5e6:	3a30      	subs	r2, #48	@ 0x30
 800c5e8:	2a09      	cmp	r2, #9
 800c5ea:	d903      	bls.n	800c5f4 <_vfiprintf_r+0x1cc>
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d0c6      	beq.n	800c57e <_vfiprintf_r+0x156>
 800c5f0:	9105      	str	r1, [sp, #20]
 800c5f2:	e7c4      	b.n	800c57e <_vfiprintf_r+0x156>
 800c5f4:	4604      	mov	r4, r0
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5fc:	e7f0      	b.n	800c5e0 <_vfiprintf_r+0x1b8>
 800c5fe:	ab03      	add	r3, sp, #12
 800c600:	9300      	str	r3, [sp, #0]
 800c602:	462a      	mov	r2, r5
 800c604:	4630      	mov	r0, r6
 800c606:	4b13      	ldr	r3, [pc, #76]	@ (800c654 <_vfiprintf_r+0x22c>)
 800c608:	a904      	add	r1, sp, #16
 800c60a:	f7fc ff3b 	bl	8009484 <_printf_float>
 800c60e:	4607      	mov	r7, r0
 800c610:	1c78      	adds	r0, r7, #1
 800c612:	d1d6      	bne.n	800c5c2 <_vfiprintf_r+0x19a>
 800c614:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c616:	07d9      	lsls	r1, r3, #31
 800c618:	d405      	bmi.n	800c626 <_vfiprintf_r+0x1fe>
 800c61a:	89ab      	ldrh	r3, [r5, #12]
 800c61c:	059a      	lsls	r2, r3, #22
 800c61e:	d402      	bmi.n	800c626 <_vfiprintf_r+0x1fe>
 800c620:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c622:	f7fd fcb7 	bl	8009f94 <__retarget_lock_release_recursive>
 800c626:	89ab      	ldrh	r3, [r5, #12]
 800c628:	065b      	lsls	r3, r3, #25
 800c62a:	f53f af1f 	bmi.w	800c46c <_vfiprintf_r+0x44>
 800c62e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c630:	e71e      	b.n	800c470 <_vfiprintf_r+0x48>
 800c632:	ab03      	add	r3, sp, #12
 800c634:	9300      	str	r3, [sp, #0]
 800c636:	462a      	mov	r2, r5
 800c638:	4630      	mov	r0, r6
 800c63a:	4b06      	ldr	r3, [pc, #24]	@ (800c654 <_vfiprintf_r+0x22c>)
 800c63c:	a904      	add	r1, sp, #16
 800c63e:	f7fd f9bf 	bl	80099c0 <_printf_i>
 800c642:	e7e4      	b.n	800c60e <_vfiprintf_r+0x1e6>
 800c644:	0800cb04 	.word	0x0800cb04
 800c648:	0800cb0a 	.word	0x0800cb0a
 800c64c:	0800cb0e 	.word	0x0800cb0e
 800c650:	08009485 	.word	0x08009485
 800c654:	0800c405 	.word	0x0800c405

0800c658 <__swbuf_r>:
 800c658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c65a:	460e      	mov	r6, r1
 800c65c:	4614      	mov	r4, r2
 800c65e:	4605      	mov	r5, r0
 800c660:	b118      	cbz	r0, 800c66a <__swbuf_r+0x12>
 800c662:	6a03      	ldr	r3, [r0, #32]
 800c664:	b90b      	cbnz	r3, 800c66a <__swbuf_r+0x12>
 800c666:	f7fd fb55 	bl	8009d14 <__sinit>
 800c66a:	69a3      	ldr	r3, [r4, #24]
 800c66c:	60a3      	str	r3, [r4, #8]
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	071a      	lsls	r2, r3, #28
 800c672:	d501      	bpl.n	800c678 <__swbuf_r+0x20>
 800c674:	6923      	ldr	r3, [r4, #16]
 800c676:	b943      	cbnz	r3, 800c68a <__swbuf_r+0x32>
 800c678:	4621      	mov	r1, r4
 800c67a:	4628      	mov	r0, r5
 800c67c:	f000 f82a 	bl	800c6d4 <__swsetup_r>
 800c680:	b118      	cbz	r0, 800c68a <__swbuf_r+0x32>
 800c682:	f04f 37ff 	mov.w	r7, #4294967295
 800c686:	4638      	mov	r0, r7
 800c688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c68a:	6823      	ldr	r3, [r4, #0]
 800c68c:	6922      	ldr	r2, [r4, #16]
 800c68e:	b2f6      	uxtb	r6, r6
 800c690:	1a98      	subs	r0, r3, r2
 800c692:	6963      	ldr	r3, [r4, #20]
 800c694:	4637      	mov	r7, r6
 800c696:	4283      	cmp	r3, r0
 800c698:	dc05      	bgt.n	800c6a6 <__swbuf_r+0x4e>
 800c69a:	4621      	mov	r1, r4
 800c69c:	4628      	mov	r0, r5
 800c69e:	f7ff fdc9 	bl	800c234 <_fflush_r>
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	d1ed      	bne.n	800c682 <__swbuf_r+0x2a>
 800c6a6:	68a3      	ldr	r3, [r4, #8]
 800c6a8:	3b01      	subs	r3, #1
 800c6aa:	60a3      	str	r3, [r4, #8]
 800c6ac:	6823      	ldr	r3, [r4, #0]
 800c6ae:	1c5a      	adds	r2, r3, #1
 800c6b0:	6022      	str	r2, [r4, #0]
 800c6b2:	701e      	strb	r6, [r3, #0]
 800c6b4:	6962      	ldr	r2, [r4, #20]
 800c6b6:	1c43      	adds	r3, r0, #1
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d004      	beq.n	800c6c6 <__swbuf_r+0x6e>
 800c6bc:	89a3      	ldrh	r3, [r4, #12]
 800c6be:	07db      	lsls	r3, r3, #31
 800c6c0:	d5e1      	bpl.n	800c686 <__swbuf_r+0x2e>
 800c6c2:	2e0a      	cmp	r6, #10
 800c6c4:	d1df      	bne.n	800c686 <__swbuf_r+0x2e>
 800c6c6:	4621      	mov	r1, r4
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	f7ff fdb3 	bl	800c234 <_fflush_r>
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	d0d9      	beq.n	800c686 <__swbuf_r+0x2e>
 800c6d2:	e7d6      	b.n	800c682 <__swbuf_r+0x2a>

0800c6d4 <__swsetup_r>:
 800c6d4:	b538      	push	{r3, r4, r5, lr}
 800c6d6:	4b29      	ldr	r3, [pc, #164]	@ (800c77c <__swsetup_r+0xa8>)
 800c6d8:	4605      	mov	r5, r0
 800c6da:	6818      	ldr	r0, [r3, #0]
 800c6dc:	460c      	mov	r4, r1
 800c6de:	b118      	cbz	r0, 800c6e8 <__swsetup_r+0x14>
 800c6e0:	6a03      	ldr	r3, [r0, #32]
 800c6e2:	b90b      	cbnz	r3, 800c6e8 <__swsetup_r+0x14>
 800c6e4:	f7fd fb16 	bl	8009d14 <__sinit>
 800c6e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6ec:	0719      	lsls	r1, r3, #28
 800c6ee:	d422      	bmi.n	800c736 <__swsetup_r+0x62>
 800c6f0:	06da      	lsls	r2, r3, #27
 800c6f2:	d407      	bmi.n	800c704 <__swsetup_r+0x30>
 800c6f4:	2209      	movs	r2, #9
 800c6f6:	602a      	str	r2, [r5, #0]
 800c6f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c700:	81a3      	strh	r3, [r4, #12]
 800c702:	e033      	b.n	800c76c <__swsetup_r+0x98>
 800c704:	0758      	lsls	r0, r3, #29
 800c706:	d512      	bpl.n	800c72e <__swsetup_r+0x5a>
 800c708:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c70a:	b141      	cbz	r1, 800c71e <__swsetup_r+0x4a>
 800c70c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c710:	4299      	cmp	r1, r3
 800c712:	d002      	beq.n	800c71a <__swsetup_r+0x46>
 800c714:	4628      	mov	r0, r5
 800c716:	f7fe fabf 	bl	800ac98 <_free_r>
 800c71a:	2300      	movs	r3, #0
 800c71c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c71e:	89a3      	ldrh	r3, [r4, #12]
 800c720:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c724:	81a3      	strh	r3, [r4, #12]
 800c726:	2300      	movs	r3, #0
 800c728:	6063      	str	r3, [r4, #4]
 800c72a:	6923      	ldr	r3, [r4, #16]
 800c72c:	6023      	str	r3, [r4, #0]
 800c72e:	89a3      	ldrh	r3, [r4, #12]
 800c730:	f043 0308 	orr.w	r3, r3, #8
 800c734:	81a3      	strh	r3, [r4, #12]
 800c736:	6923      	ldr	r3, [r4, #16]
 800c738:	b94b      	cbnz	r3, 800c74e <__swsetup_r+0x7a>
 800c73a:	89a3      	ldrh	r3, [r4, #12]
 800c73c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c744:	d003      	beq.n	800c74e <__swsetup_r+0x7a>
 800c746:	4621      	mov	r1, r4
 800c748:	4628      	mov	r0, r5
 800c74a:	f000 f882 	bl	800c852 <__smakebuf_r>
 800c74e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c752:	f013 0201 	ands.w	r2, r3, #1
 800c756:	d00a      	beq.n	800c76e <__swsetup_r+0x9a>
 800c758:	2200      	movs	r2, #0
 800c75a:	60a2      	str	r2, [r4, #8]
 800c75c:	6962      	ldr	r2, [r4, #20]
 800c75e:	4252      	negs	r2, r2
 800c760:	61a2      	str	r2, [r4, #24]
 800c762:	6922      	ldr	r2, [r4, #16]
 800c764:	b942      	cbnz	r2, 800c778 <__swsetup_r+0xa4>
 800c766:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c76a:	d1c5      	bne.n	800c6f8 <__swsetup_r+0x24>
 800c76c:	bd38      	pop	{r3, r4, r5, pc}
 800c76e:	0799      	lsls	r1, r3, #30
 800c770:	bf58      	it	pl
 800c772:	6962      	ldrpl	r2, [r4, #20]
 800c774:	60a2      	str	r2, [r4, #8]
 800c776:	e7f4      	b.n	800c762 <__swsetup_r+0x8e>
 800c778:	2000      	movs	r0, #0
 800c77a:	e7f7      	b.n	800c76c <__swsetup_r+0x98>
 800c77c:	20000188 	.word	0x20000188

0800c780 <_raise_r>:
 800c780:	291f      	cmp	r1, #31
 800c782:	b538      	push	{r3, r4, r5, lr}
 800c784:	4605      	mov	r5, r0
 800c786:	460c      	mov	r4, r1
 800c788:	d904      	bls.n	800c794 <_raise_r+0x14>
 800c78a:	2316      	movs	r3, #22
 800c78c:	6003      	str	r3, [r0, #0]
 800c78e:	f04f 30ff 	mov.w	r0, #4294967295
 800c792:	bd38      	pop	{r3, r4, r5, pc}
 800c794:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c796:	b112      	cbz	r2, 800c79e <_raise_r+0x1e>
 800c798:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c79c:	b94b      	cbnz	r3, 800c7b2 <_raise_r+0x32>
 800c79e:	4628      	mov	r0, r5
 800c7a0:	f000 f830 	bl	800c804 <_getpid_r>
 800c7a4:	4622      	mov	r2, r4
 800c7a6:	4601      	mov	r1, r0
 800c7a8:	4628      	mov	r0, r5
 800c7aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7ae:	f000 b817 	b.w	800c7e0 <_kill_r>
 800c7b2:	2b01      	cmp	r3, #1
 800c7b4:	d00a      	beq.n	800c7cc <_raise_r+0x4c>
 800c7b6:	1c59      	adds	r1, r3, #1
 800c7b8:	d103      	bne.n	800c7c2 <_raise_r+0x42>
 800c7ba:	2316      	movs	r3, #22
 800c7bc:	6003      	str	r3, [r0, #0]
 800c7be:	2001      	movs	r0, #1
 800c7c0:	e7e7      	b.n	800c792 <_raise_r+0x12>
 800c7c2:	2100      	movs	r1, #0
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c7ca:	4798      	blx	r3
 800c7cc:	2000      	movs	r0, #0
 800c7ce:	e7e0      	b.n	800c792 <_raise_r+0x12>

0800c7d0 <raise>:
 800c7d0:	4b02      	ldr	r3, [pc, #8]	@ (800c7dc <raise+0xc>)
 800c7d2:	4601      	mov	r1, r0
 800c7d4:	6818      	ldr	r0, [r3, #0]
 800c7d6:	f7ff bfd3 	b.w	800c780 <_raise_r>
 800c7da:	bf00      	nop
 800c7dc:	20000188 	.word	0x20000188

0800c7e0 <_kill_r>:
 800c7e0:	b538      	push	{r3, r4, r5, lr}
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	4d06      	ldr	r5, [pc, #24]	@ (800c800 <_kill_r+0x20>)
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	4608      	mov	r0, r1
 800c7ea:	4611      	mov	r1, r2
 800c7ec:	602b      	str	r3, [r5, #0]
 800c7ee:	f7f6 fa52 	bl	8002c96 <_kill>
 800c7f2:	1c43      	adds	r3, r0, #1
 800c7f4:	d102      	bne.n	800c7fc <_kill_r+0x1c>
 800c7f6:	682b      	ldr	r3, [r5, #0]
 800c7f8:	b103      	cbz	r3, 800c7fc <_kill_r+0x1c>
 800c7fa:	6023      	str	r3, [r4, #0]
 800c7fc:	bd38      	pop	{r3, r4, r5, pc}
 800c7fe:	bf00      	nop
 800c800:	20000d08 	.word	0x20000d08

0800c804 <_getpid_r>:
 800c804:	f7f6 ba40 	b.w	8002c88 <_getpid>

0800c808 <__swhatbuf_r>:
 800c808:	b570      	push	{r4, r5, r6, lr}
 800c80a:	460c      	mov	r4, r1
 800c80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c810:	4615      	mov	r5, r2
 800c812:	2900      	cmp	r1, #0
 800c814:	461e      	mov	r6, r3
 800c816:	b096      	sub	sp, #88	@ 0x58
 800c818:	da0c      	bge.n	800c834 <__swhatbuf_r+0x2c>
 800c81a:	89a3      	ldrh	r3, [r4, #12]
 800c81c:	2100      	movs	r1, #0
 800c81e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c822:	bf14      	ite	ne
 800c824:	2340      	movne	r3, #64	@ 0x40
 800c826:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c82a:	2000      	movs	r0, #0
 800c82c:	6031      	str	r1, [r6, #0]
 800c82e:	602b      	str	r3, [r5, #0]
 800c830:	b016      	add	sp, #88	@ 0x58
 800c832:	bd70      	pop	{r4, r5, r6, pc}
 800c834:	466a      	mov	r2, sp
 800c836:	f000 f849 	bl	800c8cc <_fstat_r>
 800c83a:	2800      	cmp	r0, #0
 800c83c:	dbed      	blt.n	800c81a <__swhatbuf_r+0x12>
 800c83e:	9901      	ldr	r1, [sp, #4]
 800c840:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c844:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c848:	4259      	negs	r1, r3
 800c84a:	4159      	adcs	r1, r3
 800c84c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c850:	e7eb      	b.n	800c82a <__swhatbuf_r+0x22>

0800c852 <__smakebuf_r>:
 800c852:	898b      	ldrh	r3, [r1, #12]
 800c854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c856:	079d      	lsls	r5, r3, #30
 800c858:	4606      	mov	r6, r0
 800c85a:	460c      	mov	r4, r1
 800c85c:	d507      	bpl.n	800c86e <__smakebuf_r+0x1c>
 800c85e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c862:	6023      	str	r3, [r4, #0]
 800c864:	6123      	str	r3, [r4, #16]
 800c866:	2301      	movs	r3, #1
 800c868:	6163      	str	r3, [r4, #20]
 800c86a:	b003      	add	sp, #12
 800c86c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c86e:	466a      	mov	r2, sp
 800c870:	ab01      	add	r3, sp, #4
 800c872:	f7ff ffc9 	bl	800c808 <__swhatbuf_r>
 800c876:	9f00      	ldr	r7, [sp, #0]
 800c878:	4605      	mov	r5, r0
 800c87a:	4639      	mov	r1, r7
 800c87c:	4630      	mov	r0, r6
 800c87e:	f7fe fdb7 	bl	800b3f0 <_malloc_r>
 800c882:	b948      	cbnz	r0, 800c898 <__smakebuf_r+0x46>
 800c884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c888:	059a      	lsls	r2, r3, #22
 800c88a:	d4ee      	bmi.n	800c86a <__smakebuf_r+0x18>
 800c88c:	f023 0303 	bic.w	r3, r3, #3
 800c890:	f043 0302 	orr.w	r3, r3, #2
 800c894:	81a3      	strh	r3, [r4, #12]
 800c896:	e7e2      	b.n	800c85e <__smakebuf_r+0xc>
 800c898:	89a3      	ldrh	r3, [r4, #12]
 800c89a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c89e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8a2:	81a3      	strh	r3, [r4, #12]
 800c8a4:	9b01      	ldr	r3, [sp, #4]
 800c8a6:	6020      	str	r0, [r4, #0]
 800c8a8:	b15b      	cbz	r3, 800c8c2 <__smakebuf_r+0x70>
 800c8aa:	4630      	mov	r0, r6
 800c8ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8b0:	f000 f81e 	bl	800c8f0 <_isatty_r>
 800c8b4:	b128      	cbz	r0, 800c8c2 <__smakebuf_r+0x70>
 800c8b6:	89a3      	ldrh	r3, [r4, #12]
 800c8b8:	f023 0303 	bic.w	r3, r3, #3
 800c8bc:	f043 0301 	orr.w	r3, r3, #1
 800c8c0:	81a3      	strh	r3, [r4, #12]
 800c8c2:	89a3      	ldrh	r3, [r4, #12]
 800c8c4:	431d      	orrs	r5, r3
 800c8c6:	81a5      	strh	r5, [r4, #12]
 800c8c8:	e7cf      	b.n	800c86a <__smakebuf_r+0x18>
	...

0800c8cc <_fstat_r>:
 800c8cc:	b538      	push	{r3, r4, r5, lr}
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	4d06      	ldr	r5, [pc, #24]	@ (800c8ec <_fstat_r+0x20>)
 800c8d2:	4604      	mov	r4, r0
 800c8d4:	4608      	mov	r0, r1
 800c8d6:	4611      	mov	r1, r2
 800c8d8:	602b      	str	r3, [r5, #0]
 800c8da:	f7f6 fa3b 	bl	8002d54 <_fstat>
 800c8de:	1c43      	adds	r3, r0, #1
 800c8e0:	d102      	bne.n	800c8e8 <_fstat_r+0x1c>
 800c8e2:	682b      	ldr	r3, [r5, #0]
 800c8e4:	b103      	cbz	r3, 800c8e8 <_fstat_r+0x1c>
 800c8e6:	6023      	str	r3, [r4, #0]
 800c8e8:	bd38      	pop	{r3, r4, r5, pc}
 800c8ea:	bf00      	nop
 800c8ec:	20000d08 	.word	0x20000d08

0800c8f0 <_isatty_r>:
 800c8f0:	b538      	push	{r3, r4, r5, lr}
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	4d05      	ldr	r5, [pc, #20]	@ (800c90c <_isatty_r+0x1c>)
 800c8f6:	4604      	mov	r4, r0
 800c8f8:	4608      	mov	r0, r1
 800c8fa:	602b      	str	r3, [r5, #0]
 800c8fc:	f7f6 fa39 	bl	8002d72 <_isatty>
 800c900:	1c43      	adds	r3, r0, #1
 800c902:	d102      	bne.n	800c90a <_isatty_r+0x1a>
 800c904:	682b      	ldr	r3, [r5, #0]
 800c906:	b103      	cbz	r3, 800c90a <_isatty_r+0x1a>
 800c908:	6023      	str	r3, [r4, #0]
 800c90a:	bd38      	pop	{r3, r4, r5, pc}
 800c90c:	20000d08 	.word	0x20000d08

0800c910 <_init>:
 800c910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c912:	bf00      	nop
 800c914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c916:	bc08      	pop	{r3}
 800c918:	469e      	mov	lr, r3
 800c91a:	4770      	bx	lr

0800c91c <_fini>:
 800c91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c91e:	bf00      	nop
 800c920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c922:	bc08      	pop	{r3}
 800c924:	469e      	mov	lr, r3
 800c926:	4770      	bx	lr
