// Seed: 2459672332
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wand id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = 1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd66,
    parameter id_5 = 32'd70
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  output reg id_6;
  input wire _id_5;
  output tri0 id_4;
  inout wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_6 = -1;
  wire id_8;
  ;
  always id_6 = id_8;
  logic id_9;
  ;
  wire id_10;
  wire id_11 = id_7;
  wire [-1 : id_3] id_12;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9,
      id_4,
      id_8,
      id_7,
      id_10,
      id_11,
      id_10,
      id_10,
      id_12,
      id_12,
      id_10,
      id_9,
      id_12,
      id_8,
      id_12,
      id_8,
      id_11,
      id_2,
      id_11,
      id_10,
      id_2
  );
endmodule
