<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="mig_7series_0_synth_1" LaunchPart="xc7a100tfgg484-2" LaunchTime="1534666931">
  <File Type="VDS-TIMING-PB" Name="mig_7series_0_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mig_7series_0_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="mig_7series_0.dcp"/>
  <File Type="REPORTS-TCL" Name="mig_7series_0_reports.tcl"/>
  <File Type="PA-TCL" Name="mig_7series_0.tcl"/>
  <File Type="RDS-RDS" Name="mig_7series_0.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="mig_7series_0_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="mig_7series_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="mig_7series_0_utilization_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mig_7series_0">
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci"/>
        <Attr Name="ImportTime" Val="1506154315"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="mig_7series_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mig_7series_0">
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci"/>
        <Attr Name="ImportTime" Val="1506154315"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="mig_7series_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="tg3" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design" PostStepTclHook="/home/feilong/Storages/fpga/usefulTCL/SynthesisFinish.tcl" PreStepTclHook="/home/feilong/Storages/fpga/usefulTCL/SynthesisStart.tcl"/>
  </Strategy>
</GenRun>
