{
  "design": {
    "design_info": {
      "boundary_crc": "0xA3167C137E02D744",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "myip_0": "",
      "DSP": {
        "Synthesizer": {
          "cordic_0": "",
          "SynthesizerReg": {
            "mult_gen_1": "",
            "DSP_reg_read_0": "",
            "blk_mem_gen_0": ""
          },
          "Oscillator": {
            "phase_gen_256_0": "",
            "blk_mem_gen_1": ""
          },
          "GainAndSum": {
            "mult_gen_0": "",
            "mult_sum_0": ""
          },
          "axi_bram_ctrl_0": "",
          "delay_0": ""
        },
        "DSP_reset_0": "",
        "audio_clk_gen_0": "",
        "xfft_0": "",
        "blk_mem_gen_0": "",
        "blk_mem_gen_1": "",
        "axi_bram_ctrl_source": "",
        "axi_bram_ctrl_result": "",
        "DSP_registers_0": "",
        "FFTInputBitsConverter_0": "",
        "FFTOutputBitsConvert_0": ""
      },
      "DAC_Interface": {
        "DAC_FIFO_0": "",
        "DAC_IF_0": "",
        "fifo_generator_0": ""
      },
      "UIF": {
        "fifo_generator_0": "",
        "fifo_generator_1": "",
        "fifo_generator_2": "",
        "fifo_generator_3": "",
        "UIF_AXI_0": "",
        "UIF_SerialSlave_0": "",
        "UIF_SerialSlave_1": "",
        "UIF_SerialMasterCont_0": ""
      },
      "clk_wiz_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "rst_ps7_0_50M": "",
      "xlconcat_0": "",
      "prescaler_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "UART_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "UIF_Slave_1": {
        "mode": "Master",
        "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0"
      },
      "UIF_Master_1": {
        "mode": "Master",
        "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
      }
    },
    "ports": {
      "RGB_OUT_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "USB_nRESET_0": {
        "direction": "O"
      },
      "DAC_BICK_0": {
        "direction": "O"
      },
      "DAC_MCLK_0": {
        "direction": "O"
      },
      "DAC_SDT_0": {
        "direction": "O"
      },
      "DAC_LRCK_0": {
        "direction": "O"
      },
      "UIF_Res_1": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "SPI_Master_CSn_1": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "1"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 10 .. 11"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#I2C 0#I2C 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#scl#sda#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.248"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.276"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.191"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.209"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.136"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.078"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.120"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.078"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "EMIO"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.248"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.276"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.191"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.209"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "11"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "40.897"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "40.897"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "40"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "40"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "18.213"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "26.941"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "20"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "20"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.136"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.078"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.120"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.078"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "18"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "27"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1600K"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "40.0"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "35"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "48.75"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "11"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "11"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 DSP/Synthesizer/axi_bram_ctrl_0 design_1 DSP/axi_bram_ctrl_source design_1 DSP/axi_bram_ctrl_result",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "myip_0": {
        "vlnv": "xilinx.com:user:myip:1.0",
        "xci_name": "design_1_myip_0_0"
      },
      "DSP": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "outData0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sysClk": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s01_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s01_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "outData1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "audio256Clk": {
            "direction": "I"
          },
          "nResetExt": {
            "direction": "I"
          },
          "outDataValid": {
            "direction": "O"
          },
          "nResetSysClk": {
            "direction": "O"
          },
          "nResetAudio256Clk": {
            "direction": "O"
          },
          "audioClkInterrupt": {
            "direction": "O"
          },
          "audioSample": {
            "direction": "I"
          },
          "fftCompleteInterrupt": {
            "direction": "O"
          }
        },
        "components": {
          "Synthesizer": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sysClk": {
                "type": "clk",
                "direction": "I"
              },
              "outData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "audioClkSync": {
                "direction": "I"
              },
              "nReset": {
                "direction": "I"
              },
              "outGain": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "outDataValid": {
                "direction": "O"
              }
            },
            "components": {
              "cordic_0": {
                "vlnv": "xilinx.com:ip:cordic:6.0",
                "xci_name": "design_1_cordic_0_1",
                "parameters": {
                  "Coarse_Rotation": {
                    "value": "true"
                  },
                  "Compensation_Scaling": {
                    "value": "No_Scale_Compensation"
                  },
                  "Data_Format": {
                    "value": "SignedFraction"
                  },
                  "Functional_Selection": {
                    "value": "Sin_and_Cos"
                  },
                  "Phase_Format": {
                    "value": "Scaled_Radians"
                  },
                  "Pipelining_Mode": {
                    "value": "Optimal"
                  }
                }
              },
              "SynthesizerReg": {
                "interface_ports": {
                  "m_axis_delta": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "m_axis_gain": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "BRAM_PORTA": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0"
                  }
                },
                "ports": {
                  "sysClk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "nReset": {
                    "direction": "I"
                  },
                  "index": {
                    "direction": "I",
                    "left": "10",
                    "right": "0"
                  },
                  "index_valid": {
                    "direction": "I"
                  }
                },
                "components": {
                  "mult_gen_1": {
                    "vlnv": "xilinx.com:ip:mult_gen:12.0",
                    "xci_name": "design_1_mult_gen_1_0",
                    "parameters": {
                      "MultType": {
                        "value": "Parallel_Multiplier"
                      },
                      "Multiplier_Construction": {
                        "value": "Use_Mults"
                      },
                      "OptGoal": {
                        "value": "Speed"
                      },
                      "PipeStages": {
                        "value": "4"
                      },
                      "PortAType": {
                        "value": "Unsigned"
                      },
                      "PortBType": {
                        "value": "Unsigned"
                      }
                    }
                  },
                  "DSP_reg_read_0": {
                    "vlnv": "xilinx.com:module_ref:DSP_reg_read:1.0",
                    "xci_name": "design_1_DSP_reg_read_0_0",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "DSP_reg_read",
                      "boundary_crc": "0x0"
                    },
                    "interface_ports": {
                      "m_axis_delta": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                          "CLK_DOMAIN": {
                            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                            "value_src": "default_prop"
                          },
                          "FREQ_HZ": {
                            "value": "1e+08",
                            "value_src": "user_prop"
                          },
                          "HAS_TKEEP": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TLAST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TREADY": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TDATA_NUM_BYTES": {
                            "value": "3",
                            "value_src": "constant"
                          },
                          "TDEST_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          }
                        },
                        "port_maps": {
                          "TDATA": {
                            "physical_name": "m_axis_delta_tdata",
                            "direction": "O",
                            "left": "23",
                            "right": "0"
                          },
                          "TVALID": {
                            "physical_name": "m_axis_delta_tvalid",
                            "direction": "O"
                          }
                        }
                      },
                      "m_axis_gain": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                          "CLK_DOMAIN": {
                            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                            "value_src": "default_prop"
                          },
                          "FREQ_HZ": {
                            "value": "1e+08",
                            "value_src": "user_prop"
                          },
                          "HAS_TKEEP": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TLAST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TREADY": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TDATA_NUM_BYTES": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "TDEST_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          }
                        },
                        "port_maps": {
                          "TDATA": {
                            "physical_name": "m_axis_gain_tdata",
                            "direction": "O",
                            "left": "13",
                            "right": "0"
                          },
                          "TVALID": {
                            "physical_name": "m_axis_gain_tvalid",
                            "direction": "O"
                          }
                        }
                      }
                    },
                    "ports": {
                      "aclk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "m_axis_delta:m_axis_gain",
                            "value_src": "constant"
                          },
                          "CLK_DOMAIN": {
                            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                            "value_src": "default_prop"
                          },
                          "FREQ_HZ": {
                            "value": "1e+08",
                            "value_src": "user_prop"
                          }
                        }
                      },
                      "m_bram_clk": {
                        "type": "clk",
                        "direction": "O",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "m_bram_rst",
                            "value_src": "constant"
                          }
                        }
                      },
                      "m_bram_rst": {
                        "type": "rst",
                        "direction": "O"
                      },
                      "nReset": {
                        "direction": "I"
                      },
                      "m_bram_addr": {
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "m_bram_rddata": {
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "m_bram_en": {
                        "direction": "O"
                      },
                      "m_bram_we": {
                        "direction": "O"
                      },
                      "index": {
                        "direction": "I",
                        "left": "10",
                        "right": "0"
                      },
                      "index_valid": {
                        "direction": "I"
                      },
                      "freq": {
                        "direction": "O",
                        "left": "17",
                        "right": "0"
                      },
                      "const": {
                        "direction": "O",
                        "left": "17",
                        "right": "0"
                      },
                      "freqXconst": {
                        "direction": "I",
                        "left": "35",
                        "right": "0",
                        "parameters": {
                          "LAYERED_METADATA": {
                            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 36} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 36}",
                            "value_src": "ip_prop"
                          }
                        }
                      }
                    }
                  },
                  "blk_mem_gen_0": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "xci_name": "design_1_blk_mem_gen_0_1",
                    "parameters": {
                      "Assume_Synchronous_Clk": {
                        "value": "false"
                      },
                      "EN_SAFETY_CKT": {
                        "value": "true"
                      },
                      "Enable_32bit_Address": {
                        "value": "true"
                      },
                      "Enable_B": {
                        "value": "Use_ENB_Pin"
                      },
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      },
                      "Operating_Mode_A": {
                        "value": "WRITE_FIRST"
                      },
                      "Operating_Mode_B": {
                        "value": "WRITE_FIRST"
                      },
                      "Port_A_Write_Rate": {
                        "value": "50"
                      },
                      "Port_B_Clock": {
                        "value": "100"
                      },
                      "Port_B_Enable_Rate": {
                        "value": "100"
                      },
                      "Port_B_Write_Rate": {
                        "value": "50"
                      },
                      "Read_Width_B": {
                        "value": "32"
                      },
                      "Register_PortA_Output_of_Memory_Primitives": {
                        "value": "false"
                      },
                      "Register_PortB_Output_of_Memory_Primitives": {
                        "value": "false"
                      },
                      "Use_RSTA_Pin": {
                        "value": "true"
                      },
                      "Use_RSTB_Pin": {
                        "value": "true"
                      },
                      "use_bram_block": {
                        "value": "BRAM_Controller"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "DSP_reg_read_0_m_axis_gain": {
                    "interface_ports": [
                      "m_axis_gain",
                      "DSP_reg_read_0/m_axis_gain"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "BRAM_PORTA",
                      "blk_mem_gen_0/BRAM_PORTA"
                    ]
                  },
                  "DSP_reg_read_0_m_axis_delta": {
                    "interface_ports": [
                      "m_axis_delta",
                      "DSP_reg_read_0/m_axis_delta"
                    ]
                  }
                },
                "nets": {
                  "DSP_reg_read_0_freq": {
                    "ports": [
                      "DSP_reg_read_0/freq",
                      "mult_gen_1/A"
                    ]
                  },
                  "DSP_reg_read_0_const": {
                    "ports": [
                      "DSP_reg_read_0/const",
                      "mult_gen_1/B"
                    ]
                  },
                  "mult_gen_1_P": {
                    "ports": [
                      "mult_gen_1/P",
                      "DSP_reg_read_0/freqXconst"
                    ]
                  },
                  "phase_gen_256_0_s_bram_addr": {
                    "ports": [
                      "DSP_reg_read_0/m_bram_addr",
                      "blk_mem_gen_0/addrb"
                    ]
                  },
                  "phase_gen_256_0_s_bram_clk": {
                    "ports": [
                      "DSP_reg_read_0/m_bram_clk",
                      "blk_mem_gen_0/clkb"
                    ]
                  },
                  "blk_mem_gen_0_doutb": {
                    "ports": [
                      "blk_mem_gen_0/doutb",
                      "DSP_reg_read_0/m_bram_rddata"
                    ]
                  },
                  "phase_gen_256_0_bram_en": {
                    "ports": [
                      "DSP_reg_read_0/m_bram_en",
                      "blk_mem_gen_0/enb"
                    ]
                  },
                  "phase_gen_256_0_bram_rst": {
                    "ports": [
                      "DSP_reg_read_0/m_bram_rst",
                      "blk_mem_gen_0/rstb"
                    ]
                  },
                  "phase_gen_256_0_m_bram_we": {
                    "ports": [
                      "DSP_reg_read_0/m_bram_we",
                      "blk_mem_gen_0/web"
                    ]
                  },
                  "sysClk_0_1": {
                    "ports": [
                      "sysClk",
                      "mult_gen_1/CLK",
                      "DSP_reg_read_0/aclk"
                    ]
                  },
                  "DSP_register_0_sysNReset": {
                    "ports": [
                      "nReset",
                      "DSP_reg_read_0/nReset"
                    ]
                  },
                  "phase_gen_256_0_reg_index": {
                    "ports": [
                      "index",
                      "DSP_reg_read_0/index"
                    ]
                  },
                  "phase_gen_256_0_reg_index_valid": {
                    "ports": [
                      "index_valid",
                      "DSP_reg_read_0/index_valid"
                    ]
                  }
                }
              },
              "Oscillator": {
                "interface_ports": {
                  "m_axis_phase": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "s_axis_delta": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "nReset": {
                    "direction": "I"
                  },
                  "sysClk": {
                    "direction": "I"
                  },
                  "audioClkSync": {
                    "direction": "I"
                  },
                  "reg_index": {
                    "direction": "O",
                    "left": "10",
                    "right": "0"
                  },
                  "reg_index_valid": {
                    "direction": "O"
                  },
                  "sync": {
                    "direction": "O"
                  }
                },
                "components": {
                  "phase_gen_256_0": {
                    "vlnv": "xilinx.com:module_ref:phase_gen_256:1.0",
                    "xci_name": "design_1_phase_gen_256_0_0",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "phase_gen_256",
                      "boundary_crc": "0x0"
                    },
                    "interface_ports": {
                      "m_axis_phase": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                          "HAS_TKEEP": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TLAST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TREADY": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TDATA_NUM_BYTES": {
                            "value": "2",
                            "value_src": "constant"
                          },
                          "TDEST_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          }
                        },
                        "port_maps": {
                          "TDATA": {
                            "physical_name": "m_axis_phase_tdata",
                            "direction": "O",
                            "left": "15",
                            "right": "0"
                          },
                          "TVALID": {
                            "physical_name": "m_axis_phase_tvalid",
                            "direction": "O"
                          }
                        }
                      },
                      "s_axis_delta": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                          "HAS_TKEEP": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TLAST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TREADY": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TDATA_NUM_BYTES": {
                            "value": "3",
                            "value_src": "constant"
                          },
                          "TDEST_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          }
                        },
                        "port_maps": {
                          "TDATA": {
                            "physical_name": "s_axis_delta_tdata",
                            "direction": "I",
                            "left": "23",
                            "right": "0"
                          },
                          "TVALID": {
                            "physical_name": "s_axis_delta_tvalid",
                            "direction": "I"
                          }
                        }
                      }
                    },
                    "ports": {
                      "m_bram_int_clk": {
                        "type": "clk",
                        "direction": "O",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "m_bram_int_rst",
                            "value_src": "constant"
                          }
                        }
                      },
                      "m_bram_int_rst": {
                        "type": "rst",
                        "direction": "O"
                      },
                      "nReset": {
                        "direction": "I"
                      },
                      "sysClk": {
                        "direction": "I",
                        "parameters": {
                          "CLK_DOMAIN": {
                            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                            "value_src": "default_prop"
                          },
                          "FREQ_HZ": {
                            "value": "1e+08",
                            "value_src": "user_prop"
                          },
                          "PHASE": {
                            "value": "0.000",
                            "value_src": "default_prop"
                          }
                        }
                      },
                      "audioClkSync": {
                        "direction": "I"
                      },
                      "reg_index": {
                        "direction": "O",
                        "left": "10",
                        "right": "0"
                      },
                      "reg_index_valid": {
                        "direction": "O"
                      },
                      "m_bram_int_rdaddr": {
                        "direction": "O",
                        "left": "10",
                        "right": "0"
                      },
                      "m_bram_int_wraddr": {
                        "direction": "O",
                        "left": "10",
                        "right": "0"
                      },
                      "m_bram_int_rddata": {
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "m_bram_int_wrdata": {
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "m_bram_int_we": {
                        "direction": "O"
                      },
                      "sync": {
                        "direction": "O"
                      }
                    }
                  },
                  "blk_mem_gen_1": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "xci_name": "design_1_blk_mem_gen_1_0",
                    "parameters": {
                      "Assume_Synchronous_Clk": {
                        "value": "true"
                      },
                      "EN_SAFETY_CKT": {
                        "value": "true"
                      },
                      "Enable_32bit_Address": {
                        "value": "false"
                      },
                      "Enable_A": {
                        "value": "Always_Enabled"
                      },
                      "Enable_B": {
                        "value": "Always_Enabled"
                      },
                      "Memory_Type": {
                        "value": "Simple_Dual_Port_RAM"
                      },
                      "Operating_Mode_A": {
                        "value": "NO_CHANGE"
                      },
                      "Port_B_Clock": {
                        "value": "100"
                      },
                      "Port_B_Enable_Rate": {
                        "value": "100"
                      },
                      "Read_Width_B": {
                        "value": "24"
                      },
                      "Register_PortB_Output_of_Memory_Primitives": {
                        "value": "false"
                      },
                      "Reset_Priority_B": {
                        "value": "SR"
                      },
                      "Use_Byte_Write_Enable": {
                        "value": "false"
                      },
                      "Use_RSTB_Pin": {
                        "value": "true"
                      },
                      "Write_Depth_A": {
                        "value": "2048"
                      },
                      "Write_Width_A": {
                        "value": "24"
                      },
                      "Write_Width_B": {
                        "value": "24"
                      },
                      "use_bram_block": {
                        "value": "Stand_Alone"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "phase_gen_256_0_m_axis_phase": {
                    "interface_ports": [
                      "m_axis_phase",
                      "phase_gen_256_0/m_axis_phase"
                    ]
                  },
                  "DSP_reg_read_0_m_axis_delta": {
                    "interface_ports": [
                      "s_axis_delta",
                      "phase_gen_256_0/s_axis_delta"
                    ]
                  }
                },
                "nets": {
                  "phase_gen_256_0_m_bram_int_rdaddr": {
                    "ports": [
                      "phase_gen_256_0/m_bram_int_rdaddr",
                      "blk_mem_gen_1/addrb"
                    ]
                  },
                  "phase_gen_256_0_m_bram_int_wraddr": {
                    "ports": [
                      "phase_gen_256_0/m_bram_int_wraddr",
                      "blk_mem_gen_1/addra"
                    ]
                  },
                  "phase_gen_256_0_m_bram_int_clk": {
                    "ports": [
                      "phase_gen_256_0/m_bram_int_clk",
                      "blk_mem_gen_1/clka",
                      "blk_mem_gen_1/clkb"
                    ]
                  },
                  "blk_mem_gen_1_douta": {
                    "ports": [
                      "blk_mem_gen_1/doutb",
                      "phase_gen_256_0/m_bram_int_rddata"
                    ]
                  },
                  "phase_gen_256_0_m_bram_int_wrdata": {
                    "ports": [
                      "phase_gen_256_0/m_bram_int_wrdata",
                      "blk_mem_gen_1/dina"
                    ]
                  },
                  "phase_gen_256_0_m_bram_int_rst": {
                    "ports": [
                      "phase_gen_256_0/m_bram_int_rst",
                      "blk_mem_gen_1/rstb"
                    ]
                  },
                  "phase_gen_256_0_m_bram_int_we": {
                    "ports": [
                      "phase_gen_256_0/m_bram_int_we",
                      "blk_mem_gen_1/wea"
                    ]
                  },
                  "DSP_register_0_sysNReset": {
                    "ports": [
                      "nReset",
                      "phase_gen_256_0/nReset"
                    ]
                  },
                  "sysClk_0_1": {
                    "ports": [
                      "sysClk",
                      "phase_gen_256_0/sysClk"
                    ]
                  },
                  "audio_clk_gen_0_audioClk": {
                    "ports": [
                      "audioClkSync",
                      "phase_gen_256_0/audioClkSync"
                    ]
                  },
                  "phase_gen_256_0_reg_index": {
                    "ports": [
                      "phase_gen_256_0/reg_index",
                      "reg_index"
                    ]
                  },
                  "phase_gen_256_0_reg_index_valid": {
                    "ports": [
                      "phase_gen_256_0/reg_index_valid",
                      "reg_index_valid"
                    ]
                  },
                  "phase_gen_256_0_sync": {
                    "ports": [
                      "phase_gen_256_0/sync",
                      "sync"
                    ]
                  }
                }
              },
              "GainAndSum": {
                "interface_ports": {
                  "s_axis_gain": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "s_axis_sin": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "nReset": {
                    "direction": "I"
                  },
                  "sysClk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clear": {
                    "direction": "I"
                  },
                  "outData": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "outGain": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "outDataValid": {
                    "direction": "O"
                  }
                },
                "components": {
                  "mult_gen_0": {
                    "vlnv": "xilinx.com:ip:mult_gen:12.0",
                    "xci_name": "design_1_mult_gen_0_1",
                    "parameters": {
                      "Multiplier_Construction": {
                        "value": "Use_Mults"
                      },
                      "PipeStages": {
                        "value": "3"
                      },
                      "PortAWidth": {
                        "value": "16"
                      },
                      "PortBType": {
                        "value": "Unsigned"
                      },
                      "PortBWidth": {
                        "value": "14"
                      }
                    }
                  },
                  "mult_sum_0": {
                    "vlnv": "xilinx.com:module_ref:mult_sum:1.0",
                    "xci_name": "design_1_mult_sum_0_0",
                    "parameters": {
                      "CLEAR_DELAY": {
                        "value": "29"
                      }
                    },
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "mult_sum",
                      "boundary_crc": "0x0"
                    },
                    "interface_ports": {
                      "s_axis_gain": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                          "HAS_TKEEP": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TLAST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TREADY": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TDATA_NUM_BYTES": {
                            "value": "1",
                            "value_src": "constant"
                          },
                          "TDEST_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          }
                        },
                        "port_maps": {
                          "TDATA": {
                            "physical_name": "s_axis_gain_tdata",
                            "direction": "I",
                            "left": "13",
                            "right": "0"
                          },
                          "TVALID": {
                            "physical_name": "s_axis_gain_tvalid",
                            "direction": "I"
                          }
                        }
                      },
                      "s_axis_sin": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "parameters": {
                          "HAS_TKEEP": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TLAST": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TREADY": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "HAS_TSTRB": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "LAYERED_METADATA": {
                            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}",
                            "value_src": "ip_prop"
                          },
                          "TDATA_NUM_BYTES": {
                            "value": "4",
                            "value_src": "constant"
                          },
                          "TDEST_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TID_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          },
                          "TUSER_WIDTH": {
                            "value": "0",
                            "value_src": "constant"
                          }
                        },
                        "port_maps": {
                          "TDATA": {
                            "physical_name": "s_axis_sin_tdata",
                            "direction": "I",
                            "left": "31",
                            "right": "0"
                          },
                          "TVALID": {
                            "physical_name": "s_axis_sin_tvalid",
                            "direction": "I"
                          }
                        }
                      }
                    },
                    "ports": {
                      "nReset": {
                        "direction": "I"
                      },
                      "sysClk": {
                        "direction": "I",
                        "parameters": {
                          "CLK_DOMAIN": {
                            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                            "value_src": "default_prop"
                          },
                          "FREQ_HZ": {
                            "value": "1e+08",
                            "value_src": "user_prop"
                          },
                          "PHASE": {
                            "value": "0.000",
                            "value_src": "default_prop"
                          }
                        }
                      },
                      "clear": {
                        "direction": "I"
                      },
                      "sync": {
                        "direction": "O"
                      },
                      "mult_A": {
                        "direction": "O",
                        "left": "15",
                        "right": "0"
                      },
                      "mult_B": {
                        "direction": "O",
                        "left": "13",
                        "right": "0"
                      },
                      "mult_P": {
                        "direction": "I",
                        "left": "29",
                        "right": "0",
                        "parameters": {
                          "LAYERED_METADATA": {
                            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 30}",
                            "value_src": "ip_prop"
                          }
                        }
                      },
                      "outData": {
                        "direction": "O",
                        "left": "15",
                        "right": "0"
                      },
                      "outGain": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "cordic_0_M_AXIS_DOUT": {
                    "interface_ports": [
                      "s_axis_sin",
                      "mult_sum_0/s_axis_sin"
                    ]
                  },
                  "delay_0_m_axis_out": {
                    "interface_ports": [
                      "s_axis_gain",
                      "mult_sum_0/s_axis_gain"
                    ]
                  }
                },
                "nets": {
                  "mult_sum_0_mult_A": {
                    "ports": [
                      "mult_sum_0/mult_A",
                      "mult_gen_0/A"
                    ]
                  },
                  "mult_sum_0_mult_B": {
                    "ports": [
                      "mult_sum_0/mult_B",
                      "mult_gen_0/B"
                    ]
                  },
                  "mult_gen_0_P": {
                    "ports": [
                      "mult_gen_0/P",
                      "mult_sum_0/mult_P"
                    ]
                  },
                  "DSP_register_0_sysNReset": {
                    "ports": [
                      "nReset",
                      "mult_sum_0/nReset"
                    ]
                  },
                  "sysClk_0_1": {
                    "ports": [
                      "sysClk",
                      "mult_gen_0/CLK",
                      "mult_sum_0/sysClk"
                    ]
                  },
                  "phase_gen_256_0_sync": {
                    "ports": [
                      "clear",
                      "mult_sum_0/clear"
                    ]
                  },
                  "mult_sum_0_out": {
                    "ports": [
                      "mult_sum_0/outData",
                      "outData"
                    ]
                  },
                  "outGain_0_1": {
                    "ports": [
                      "outGain",
                      "mult_sum_0/outGain"
                    ]
                  },
                  "mult_sum_0_sync": {
                    "ports": [
                      "mult_sum_0/sync",
                      "outDataValid"
                    ]
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32"
                  },
                  "PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x40000000 32 > design_1 DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "delay_0": {
                "vlnv": "xilinx.com:module_ref:delay:1.0",
                "xci_name": "design_1_delay_0_0",
                "parameters": {
                  "DELAY": {
                    "value": "25"
                  },
                  "WIDTH": {
                    "value": "14"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "delay",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_out_tdata",
                        "direction": "O",
                        "left": "13",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_out_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "s_axis_in": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_in_tdata",
                        "direction": "I",
                        "left": "13",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_in_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis_out:s_axis_in",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "nReset": {
                    "direction": "I"
                  }
                }
              }
            },
            "interface_nets": {
              "delay_0_m_axis_out": {
                "interface_ports": [
                  "delay_0/m_axis_out",
                  "GainAndSum/s_axis_gain"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "SynthesizerReg/BRAM_PORTA",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "phase_gen_256_0_m_axis_phase": {
                "interface_ports": [
                  "Oscillator/m_axis_phase",
                  "cordic_0/S_AXIS_PHASE"
                ]
              },
              "DSP_reg_read_0_m_axis_gain": {
                "interface_ports": [
                  "SynthesizerReg/m_axis_gain",
                  "delay_0/s_axis_in"
                ]
              },
              "DSP_reg_read_0_m_axis_delta": {
                "interface_ports": [
                  "SynthesizerReg/m_axis_delta",
                  "Oscillator/s_axis_delta"
                ]
              },
              "cordic_0_M_AXIS_DOUT": {
                "interface_ports": [
                  "GainAndSum/s_axis_sin",
                  "cordic_0/M_AXIS_DOUT"
                ]
              }
            },
            "nets": {
              "phase_gen_256_0_sync": {
                "ports": [
                  "Oscillator/sync",
                  "GainAndSum/clear"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_0_1": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "DSP_register_0_sysNReset": {
                "ports": [
                  "nReset",
                  "SynthesizerReg/nReset",
                  "Oscillator/nReset",
                  "GainAndSum/nReset",
                  "delay_0/nReset"
                ]
              },
              "sysClk_0_1": {
                "ports": [
                  "sysClk",
                  "cordic_0/aclk",
                  "SynthesizerReg/sysClk",
                  "Oscillator/sysClk",
                  "GainAndSum/sysClk",
                  "delay_0/aclk"
                ]
              },
              "mult_sum_0_out": {
                "ports": [
                  "GainAndSum/outData",
                  "outData"
                ]
              },
              "audio_clk_gen_0_audioClk": {
                "ports": [
                  "audioClkSync",
                  "Oscillator/audioClkSync"
                ]
              },
              "outGain_0_1": {
                "ports": [
                  "outGain",
                  "GainAndSum/outGain"
                ]
              },
              "phase_gen_256_0_reg_index_valid": {
                "ports": [
                  "Oscillator/reg_index_valid",
                  "SynthesizerReg/index_valid"
                ]
              },
              "phase_gen_256_0_reg_index": {
                "ports": [
                  "Oscillator/reg_index",
                  "SynthesizerReg/index"
                ]
              },
              "GainAndSum_sync_0": {
                "ports": [
                  "GainAndSum/outDataValid",
                  "outDataValid"
                ]
              }
            }
          },
          "DSP_reset_0": {
            "vlnv": "xilinx.com:module_ref:DSP_reset:1.0",
            "xci_name": "design_1_DSP_reset_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DSP_reset",
              "boundary_crc": "0x0"
            },
            "ports": {
              "nResetExt": {
                "direction": "I"
              },
              "nResetInt": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "audio256Clk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12288000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "nResetSysClk": {
                "direction": "O"
              },
              "nResetAudio256Clk": {
                "direction": "O"
              }
            }
          },
          "audio_clk_gen_0": {
            "vlnv": "xilinx.com:module_ref:audio_clk_gen:1.0",
            "xci_name": "design_1_audio_clk_gen_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "audio_clk_gen",
              "boundary_crc": "0x0"
            },
            "ports": {
              "nResetSysClk": {
                "direction": "I"
              },
              "nResetAudio256Clk": {
                "direction": "I"
              },
              "audio256Clk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12288000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "audioClkSync": {
                "direction": "O"
              }
            }
          },
          "xfft_0": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "design_1_xfft_0_0",
            "parameters": {
              "aclken": {
                "value": "false"
              },
              "aresetn": {
                "value": "true"
              },
              "butterfly_type": {
                "value": "use_luts"
              },
              "channels": {
                "value": "8"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "cyclic_prefix_insertion": {
                "value": "false"
              },
              "data_format": {
                "value": "fixed_point"
              },
              "implementation_options": {
                "value": "radix_2_burst_io"
              },
              "input_width": {
                "value": "12"
              },
              "memory_options_data": {
                "value": "block_ram"
              },
              "memory_options_hybrid": {
                "value": "false"
              },
              "memory_options_phase_factors": {
                "value": "block_ram"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "phase_factor_width": {
                "value": "16"
              },
              "rounding_modes": {
                "value": "truncation"
              },
              "run_time_configurable_transform_length": {
                "value": "false"
              },
              "scaling_options": {
                "value": "scaled"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "throttle_scheme": {
                "value": "nonrealtime"
              },
              "transform_length": {
                "value": "256"
              },
              "xk_index": {
                "value": "false"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "4096"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_2",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "4096"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "axi_bram_ctrl_source": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_3",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x42000000 32 > design_1 DSP/blk_mem_gen_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_bram_ctrl_result": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_source_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 32 > design_1 DSP/blk_mem_gen_1",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "DSP_registers_0": {
            "vlnv": "xilinx.com:module_ref:DSP_registers:1.0",
            "xci_name": "design_1_DSP_registers_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DSP_registers",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "sysNReset": {
                "direction": "O"
              },
              "outDataValid": {
                "direction": "O"
              },
              "audioClkInterrupt": {
                "direction": "O"
              },
              "fftCompleteInterrupt": {
                "direction": "O"
              },
              "debugData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "synth0Gain": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "fft_start": {
                "direction": "O"
              },
              "fft_scale": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "fftComplete": {
                "direction": "I"
              },
              "audioSample": {
                "direction": "I"
              }
            }
          },
          "FFTInputBitsConverter_0": {
            "vlnv": "xilinx.com:module_ref:FFTInputBitsConverter:1.0",
            "xci_name": "design_1_FFTInputBitsConverter_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FFTInputBitsConverter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_config": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "28",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_config_tdata",
                    "direction": "O",
                    "left": "223",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_config_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_config_tready",
                    "direction": "I"
                  }
                }
              },
              "m_axis_data": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_data_tdata",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_data_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_data_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis_config:m_axis_data",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "bram_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "bram_rst",
                    "value_src": "constant"
                  }
                }
              },
              "bram_rst": {
                "type": "rst",
                "direction": "O"
              },
              "nReset": {
                "direction": "I"
              },
              "bram_addr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_rddata": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "bram_en": {
                "direction": "O"
              },
              "bram_we": {
                "direction": "O"
              },
              "start": {
                "direction": "I"
              },
              "scale": {
                "direction": "I",
                "left": "19",
                "right": "0"
              }
            }
          },
          "FFTOutputBitsConvert_0": {
            "vlnv": "xilinx.com:module_ref:FFTOutputBitsConverter:1.0",
            "xci_name": "design_1_FFTOutputBitsConvert_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FFTOutputBitsConverter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_data": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65532} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 8} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65308} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65292} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 256} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 256} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65292} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 256} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 256} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 256 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 61} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 8} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_data_tdata",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_data_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_data_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis_data",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "bram_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "bram_rst",
                    "value_src": "constant"
                  }
                }
              },
              "bram_rst": {
                "type": "rst",
                "direction": "O"
              },
              "nReset": {
                "direction": "I"
              },
              "bram_addr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_wddata": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "bram_en": {
                "direction": "O"
              },
              "bram_we": {
                "direction": "O"
              },
              "event_fft_complete": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "DSP_registers_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_source_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_source/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "xfft_0_M_AXIS_DATA": {
            "interface_ports": [
              "FFTOutputBitsConvert_0/s_axis_data",
              "xfft_0/M_AXIS_DATA"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "axi_bram_ctrl_source/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S01_AXI",
              "Synthesizer/S_AXI"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "axi_bram_ctrl_result/S_AXI"
            ]
          },
          "FFTInputBitsConverter_0_m_axis_config": {
            "interface_ports": [
              "FFTInputBitsConverter_0/m_axis_config",
              "xfft_0/S_AXIS_CONFIG"
            ]
          },
          "FFTInputBitsConverter_0_m_axis_data": {
            "interface_ports": [
              "FFTInputBitsConverter_0/m_axis_data",
              "xfft_0/S_AXIS_DATA"
            ]
          },
          "axi_bram_ctrl_result_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_result/BRAM_PORTA",
              "blk_mem_gen_1/BRAM_PORTA"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "sysClk_0_1": {
            "ports": [
              "sysClk",
              "Synthesizer/sysClk",
              "DSP_reset_0/sysClk",
              "audio_clk_gen_0/sysClk",
              "xfft_0/aclk",
              "axi_bram_ctrl_source/s_axi_aclk",
              "axi_bram_ctrl_result/s_axi_aclk",
              "FFTInputBitsConverter_0/clk",
              "FFTOutputBitsConvert_0/clk"
            ]
          },
          "audio_clk_gen_0_audioClk": {
            "ports": [
              "audio_clk_gen_0/audioClkSync",
              "Synthesizer/audioClkSync"
            ]
          },
          "s_axi_aresetn_0_1": {
            "ports": [
              "s01_axi_aresetn",
              "Synthesizer/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_0_1": {
            "ports": [
              "s01_axi_aclk",
              "Synthesizer/s_axi_aclk"
            ]
          },
          "mult_sum_0_out": {
            "ports": [
              "Synthesizer/outData",
              "outData1",
              "outData0"
            ]
          },
          "audioClk256_0_1": {
            "ports": [
              "audio256Clk",
              "DSP_reset_0/audio256Clk",
              "audio_clk_gen_0/audio256Clk"
            ]
          },
          "nResetExt_0_1": {
            "ports": [
              "nResetExt",
              "DSP_reset_0/nResetExt"
            ]
          },
          "Synthesizer_sync_0": {
            "ports": [
              "Synthesizer/outDataValid",
              "outDataValid"
            ]
          },
          "DSP_reset_0_nResetAudioClk": {
            "ports": [
              "DSP_reset_0/nResetAudio256Clk",
              "nResetAudio256Clk",
              "audio_clk_gen_0/nResetAudio256Clk"
            ]
          },
          "DSP_reset_0_nResetSysClk1": {
            "ports": [
              "DSP_reset_0/nResetSysClk",
              "nResetSysClk",
              "Synthesizer/nReset",
              "audio_clk_gen_0/nResetSysClk",
              "xfft_0/aresetn",
              "axi_bram_ctrl_source/s_axi_aresetn",
              "axi_bram_ctrl_result/s_axi_aresetn",
              "FFTInputBitsConverter_0/nReset",
              "FFTOutputBitsConvert_0/nReset"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s00_axi_aclk",
              "DSP_registers_0/S_AXI_ACLK"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "DSP_registers_0/S_AXI_ARESETN"
            ]
          },
          "DSP_registers_0_sysNReset": {
            "ports": [
              "DSP_registers_0/sysNReset",
              "DSP_reset_0/nResetInt"
            ]
          },
          "DSP_registers_0_synth0Gain": {
            "ports": [
              "DSP_registers_0/synth0Gain",
              "Synthesizer/outGain"
            ]
          },
          "DSP_registers_0_audioClkInterrupt": {
            "ports": [
              "DSP_registers_0/audioClkInterrupt",
              "audioClkInterrupt"
            ]
          },
          "audioClkSync_0_1": {
            "ports": [
              "audioSample",
              "DSP_registers_0/audioSample"
            ]
          },
          "DSP_registers_0_fft_scale": {
            "ports": [
              "DSP_registers_0/fft_scale",
              "FFTInputBitsConverter_0/scale"
            ]
          },
          "FFTInputBitsConverter_0_bram_addr": {
            "ports": [
              "FFTInputBitsConverter_0/bram_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "FFTInputBitsConverter_0_bram_clk": {
            "ports": [
              "FFTInputBitsConverter_0/bram_clk",
              "blk_mem_gen_0/clkb"
            ]
          },
          "FFTInputBitsConverter_0_bram_en": {
            "ports": [
              "FFTInputBitsConverter_0/bram_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "FFTInputBitsConverter_0_bram_we": {
            "ports": [
              "FFTInputBitsConverter_0/bram_we",
              "blk_mem_gen_0/web"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "FFTInputBitsConverter_0/bram_rddata"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "FFTOutputBitsConvert_0_bram_addr": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_addr",
              "blk_mem_gen_1/addrb"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "FFTOutputBitsConvert_0_bram_clk": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_clk",
              "blk_mem_gen_1/clkb"
            ]
          },
          "FFTOutputBitsConvert_0_bram_wddata": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_wddata",
              "blk_mem_gen_1/dinb"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "FFTOutputBitsConvert_0_bram_en": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_en",
              "blk_mem_gen_1/enb"
            ]
          },
          "FFTOutputBitsConvert_0_bram_we": {
            "ports": [
              "FFTOutputBitsConvert_0/bram_we",
              "blk_mem_gen_1/web"
            ]
          },
          "FFTOutputBitsConvert_0_event_fft_complete": {
            "ports": [
              "FFTOutputBitsConvert_0/event_fft_complete",
              "DSP_registers_0/fftComplete"
            ]
          },
          "DSP_registers_0_fftCompleteInterrupt": {
            "ports": [
              "DSP_registers_0/fftCompleteInterrupt",
              "fftCompleteInterrupt"
            ]
          },
          "DSP_registers_0_fft_start": {
            "ports": [
              "DSP_registers_0/fft_start",
              "FFTInputBitsConverter_0/start"
            ]
          }
        }
      },
      "DAC_Interface": {
        "ports": {
          "Data0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Data1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DataValid": {
            "direction": "I"
          },
          "audio256Clk": {
            "type": "clk",
            "direction": "I"
          },
          "sysClk": {
            "direction": "I"
          },
          "fifo_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "nResetAudio256Clk": {
            "direction": "I"
          },
          "DAC_MCLK_0": {
            "direction": "O"
          },
          "DAC_BICK_0": {
            "direction": "O"
          },
          "DAC_LRCK_0": {
            "direction": "O"
          },
          "DAC_SDT_0": {
            "direction": "O"
          }
        },
        "components": {
          "DAC_FIFO_0": {
            "vlnv": "xilinx.com:module_ref:DAC_FIFO:1.0",
            "xci_name": "design_1_DAC_FIFO_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC_FIFO",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "Data0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "Data1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DataValid": {
                "direction": "I"
              }
            }
          },
          "DAC_IF_0": {
            "vlnv": "xilinx.com:module_ref:DAC_IF:1.0",
            "xci_name": "design_1_DAC_IF_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC_IF",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12288000",
                    "value_src": "ip_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12288000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "nReset": {
                "direction": "I"
              },
              "audio256Clk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12288000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "DAC_MCLK": {
                "direction": "O"
              },
              "DAC_BICK": {
                "direction": "O"
              },
              "DAC_LRCK": {
                "direction": "O"
              },
              "DAC_SDT": {
                "direction": "O"
              }
            }
          },
          "fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_0_0",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "16"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              },
              "TUSER_WIDTH": {
                "value": "0"
              },
              "Use_Embedded_Registers_axis": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "fifo_generator_0_M_AXIS": {
            "interface_ports": [
              "fifo_generator_0/M_AXIS",
              "DAC_IF_0/s_axis"
            ]
          },
          "DAC_FIFO_0_m_axis": {
            "interface_ports": [
              "fifo_generator_0/S_AXIS",
              "DAC_FIFO_0/m_axis"
            ]
          }
        },
        "nets": {
          "DSP_outDataValid1": {
            "ports": [
              "DataValid",
              "DAC_FIFO_0/DataValid"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "audio256Clk",
              "DAC_IF_0/s_axis_aclk",
              "DAC_IF_0/audio256Clk",
              "fifo_generator_0/m_aclk"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "sysClk",
              "fifo_generator_0/s_aclk"
            ]
          },
          "DSP_nResetSysClk": {
            "ports": [
              "fifo_aresetn",
              "fifo_generator_0/s_aresetn"
            ]
          },
          "DSP_outDataValid": {
            "ports": [
              "nResetAudio256Clk",
              "DAC_IF_0/nReset"
            ]
          },
          "DAC_IF_0_DAC_MCLK": {
            "ports": [
              "DAC_IF_0/DAC_MCLK",
              "DAC_MCLK_0"
            ]
          },
          "DAC_IF_0_DAC_BCLK": {
            "ports": [
              "DAC_IF_0/DAC_BICK",
              "DAC_BICK_0"
            ]
          },
          "DAC_IF_0_DAC_LRCK": {
            "ports": [
              "DAC_IF_0/DAC_LRCK",
              "DAC_LRCK_0"
            ]
          },
          "DAC_IF_0_DAC_SDT": {
            "ports": [
              "DAC_IF_0/DAC_SDT",
              "DAC_SDT_0"
            ]
          },
          "DSP_outData2": {
            "ports": [
              "Data1",
              "DAC_FIFO_0/Data1"
            ]
          },
          "Data0_1": {
            "ports": [
              "Data0",
              "DAC_FIFO_0/Data0"
            ]
          }
        }
      },
      "UIF": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UIF_Slave_1": {
            "mode": "Master",
            "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0"
          },
          "UIF_Master_1": {
            "mode": "Master",
            "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0"
          }
        },
        "ports": {
          "s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "UIF_Res_1": {
            "direction": "O"
          },
          "SPI_Master_CSn_1": {
            "direction": "O"
          }
        },
        "components": {
          "fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_0_1",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "fifo_generator_1": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_0_2",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "fifo_generator_2": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_0_3",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "fifo_generator_3": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_1_fifo_generator_1_0",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Common_Clock"
              },
              "Enable_Data_Counts_axis": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Enable_TLAST": {
                "value": "false"
              },
              "FIFO_Implementation_axis": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Common_Clock_Block_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "false"
              },
              "HAS_TSTRB": {
                "value": "false"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "Input_Depth_axis": {
                "value": "2048"
              },
              "TUSER_WIDTH": {
                "value": "0"
              }
            }
          },
          "UIF_AXI_0": {
            "vlnv": "xilinx.com:module_ref:UIF_AXI:1.0",
            "xci_name": "design_1_UIF_AXI_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_AXI",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_ht": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_ht_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_ht_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_ht_tready",
                    "direction": "I"
                  }
                }
              },
              "m_axis_sr": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_sr_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_sr_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_sr_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_hr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_hr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_hr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_hr_tready",
                    "direction": "O"
                  }
                }
              },
              "s_axis_st": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_st_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_st_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_st_tready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "st_fifo_count": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "hostStart": {
                "direction": "O"
              },
              "hostIsBusy": {
                "direction": "I"
              },
              "sys_nReset": {
                "direction": "O"
              },
              "UIF_res": {
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "UIF_SerialSlave_0": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialSlave:1.0",
            "xci_name": "design_1_UIF_SerialSlave_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Slave": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "UIF_Slave_S_SCK",
                    "direction": "I"
                  },
                  "S_RXD": {
                    "physical_name": "UIF_Slave_S_RXD",
                    "direction": "O"
                  },
                  "S_TXD": {
                    "physical_name": "UIF_Slave_S_TXD",
                    "direction": "I"
                  }
                }
              },
              "m_axis_st": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_st_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_st_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_st_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_sr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_sr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_sr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_sr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "UIF_SerialSlave_1": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialSlave:1.0",
            "xci_name": "design_1_UIF_SerialSlave_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Slave": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "UIF_Slave_S_SCK",
                    "direction": "I"
                  },
                  "S_RXD": {
                    "physical_name": "UIF_Slave_S_RXD",
                    "direction": "O"
                  },
                  "S_TXD": {
                    "physical_name": "UIF_Slave_S_TXD",
                    "direction": "I"
                  }
                }
              },
              "m_axis_st": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_st_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_st_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_st_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis_sr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_sr_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_sr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_sr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "UIF_SerialMasterCont_0": {
            "vlnv": "xilinx.com:module_ref:UIF_SerialMasterController:1.0",
            "xci_name": "design_1_UIF_SerialMasterCont_0_0",
            "parameters": {
              "preScale": {
                "value": "24"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UIF_SerialMasterController",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "UIF_Master": {
                "mode": "Master",
                "vlnv": "tamapochi1:user:UIF_Master_rtl:1.0",
                "port_maps": {
                  "H_SCK": {
                    "physical_name": "UIF_Master_H_SCK",
                    "direction": "O"
                  },
                  "H_RXD": {
                    "physical_name": "UIF_Master_H_RXD",
                    "direction": "I"
                  },
                  "H_TXD": {
                    "physical_name": "UIF_Master_H_TXD",
                    "direction": "O"
                  }
                }
              },
              "internal": {
                "mode": "Slave",
                "vlnv": "tamapochi1:user:UIF_Slave_rtl:1.0",
                "port_maps": {
                  "S_SCK": {
                    "physical_name": "internal_S_SCK",
                    "direction": "O"
                  },
                  "S_RXD": {
                    "physical_name": "internal_S_RXD",
                    "direction": "I"
                  },
                  "S_TXD": {
                    "physical_name": "internal_S_TXD",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "nReset": {
                "direction": "I"
              },
              "sysClk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "SPI_Master_CSn": {
                "direction": "O"
              },
              "start": {
                "direction": "I"
              },
              "txFifoCount": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "UIF_SerialSlave_0_m_axis_st": {
            "interface_ports": [
              "UIF_SerialSlave_0/m_axis_st",
              "fifo_generator_1/S_AXIS"
            ]
          },
          "fifo_generator_1_M_AXIS": {
            "interface_ports": [
              "fifo_generator_1/M_AXIS",
              "UIF_AXI_0/s_axis_st"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI",
              "UIF_AXI_0/S_AXI"
            ]
          },
          "fifo_generator_0_M_AXIS": {
            "interface_ports": [
              "UIF_SerialSlave_0/s_axis_sr",
              "fifo_generator_0/M_AXIS"
            ]
          },
          "fifo_generator_2_M_AXIS": {
            "interface_ports": [
              "UIF_SerialSlave_1/s_axis_sr",
              "fifo_generator_2/M_AXIS"
            ]
          },
          "UIF_SerialSlave_1_m_axis_st": {
            "interface_ports": [
              "UIF_SerialSlave_1/m_axis_st",
              "fifo_generator_3/S_AXIS"
            ]
          },
          "UIF_AXI_0_m_axis_sr": {
            "interface_ports": [
              "UIF_AXI_0/m_axis_sr",
              "fifo_generator_0/S_AXIS"
            ]
          },
          "UIF_SerialSlave_0_UIF_Slave": {
            "interface_ports": [
              "UIF_Slave_1",
              "UIF_SerialSlave_0/UIF_Slave"
            ]
          },
          "UIF_AXI_0_m_axis_ht": {
            "interface_ports": [
              "fifo_generator_2/S_AXIS",
              "UIF_AXI_0/m_axis_ht"
            ]
          },
          "UIF_SerialSlave_1_UIF_Slave": {
            "interface_ports": [
              "UIF_SerialMasterCont_0/internal",
              "UIF_SerialSlave_1/UIF_Slave"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "UIF_Master_1",
              "UIF_SerialMasterCont_0/UIF_Master"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "fifo_generator_3_M_AXIS": {
            "interface_ports": [
              "fifo_generator_3/M_AXIS",
              "UIF_AXI_0/s_axis_hr"
            ]
          }
        },
        "nets": {
          "fifo_generator_1_axis_data_count": {
            "ports": [
              "fifo_generator_1/axis_data_count",
              "UIF_AXI_0/st_fifo_count"
            ]
          },
          "UIF_AXI_0_sys_nReset": {
            "ports": [
              "UIF_AXI_0/sys_nReset",
              "fifo_generator_0/s_aresetn",
              "fifo_generator_1/s_aresetn",
              "fifo_generator_2/s_aresetn",
              "fifo_generator_3/s_aresetn",
              "UIF_SerialSlave_0/nReset",
              "UIF_SerialSlave_1/nReset",
              "UIF_SerialMasterCont_0/nReset"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_aclk",
              "fifo_generator_0/s_aclk",
              "fifo_generator_1/s_aclk",
              "fifo_generator_2/s_aclk",
              "fifo_generator_3/s_aclk",
              "UIF_AXI_0/S_AXI_ACLK",
              "UIF_SerialSlave_0/sysClk",
              "UIF_SerialSlave_1/sysClk",
              "UIF_SerialMasterCont_0/sysClk"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "UIF_AXI_0/S_AXI_ARESETN"
            ]
          },
          "UIF_AXI_0_UIF_res": {
            "ports": [
              "UIF_AXI_0/UIF_res",
              "UIF_Res_1"
            ]
          },
          "fifo_generator_2_axis_data_count": {
            "ports": [
              "fifo_generator_2/axis_data_count",
              "UIF_SerialMasterCont_0/txFifoCount"
            ]
          },
          "UIF_SerialMasterCont_0_SPI_Master_CSn": {
            "ports": [
              "UIF_SerialMasterCont_0/SPI_Master_CSn",
              "SPI_Master_CSn_1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "UIF_SerialMasterCont_0_busy": {
            "ports": [
              "UIF_SerialMasterCont_0/busy",
              "UIF_AXI_0/hostIsBusy"
            ]
          },
          "UIF_AXI_0_hostStart": {
            "ports": [
              "UIF_AXI_0/hostStart",
              "UIF_SerialMasterCont_0/start"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "360.948"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "301.601"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "No_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "78.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_IN_FREQ": {
            "value": "100"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_INCLK_STOPPED": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_50M_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0"
      },
      "prescaler_0": {
        "vlnv": "xilinx.com:module_ref:prescaler:1.0",
        "xci_name": "design_1_prescaler_0_0",
        "parameters": {
          "preScale": {
            "value": "780"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "prescaler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1e+08",
                "value_src": "user_prop"
              }
            }
          },
          "nReset": {
            "direction": "I"
          },
          "clkOut": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "UIF/S_AXI"
        ]
      },
      "UIF_UIF_Master_0": {
        "interface_ports": [
          "UIF_Master_1",
          "UIF/UIF_Master_1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "processing_system7_0_UART_1": {
        "interface_ports": [
          "UART_1",
          "processing_system7_0/UART_1"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "myip_0/S00_AXI"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "DSP/S02_AXI",
          "ps7_0_axi_periph/M04_AXI"
        ]
      },
      "S00_AXI_0_1": {
        "interface_ports": [
          "DSP/S00_AXI",
          "ps7_0_axi_periph/M01_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "DSP/S01_AXI"
        ]
      },
      "UIF_SerialSlave_0_UIF_Slave": {
        "interface_ports": [
          "UIF_Slave_1",
          "UIF/UIF_Slave_1"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "DSP/S03_AXI",
          "ps7_0_axi_periph/M05_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "clk_wiz_0/resetn",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "myip_0/s00_axi_aresetn",
          "DSP/s00_axi_aresetn",
          "DSP/s01_axi_aresetn",
          "UIF/S_AXI_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN"
        ]
      },
      "rst_ps7_0_50M_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_50M/interconnect_aresetn",
          "ps7_0_axi_periph/ARESETN"
        ]
      },
      "myip_0_RGB_OUT": {
        "ports": [
          "myip_0/RGB_OUT",
          "RGB_OUT_0"
        ]
      },
      "myip_0_USB_nRESET": {
        "ports": [
          "myip_0/USB_nRESET",
          "USB_nRESET_0"
        ]
      },
      "DAC_IF_0_DAC_BCLK": {
        "ports": [
          "DAC_Interface/DAC_BICK_0",
          "DAC_BICK_0"
        ]
      },
      "DAC_IF_0_DAC_MCLK": {
        "ports": [
          "DAC_Interface/DAC_MCLK_0",
          "DAC_MCLK_0"
        ]
      },
      "DAC_IF_0_DAC_SDT": {
        "ports": [
          "DAC_Interface/DAC_SDT_0",
          "DAC_SDT_0"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "myip_0/s00_axi_aclk",
          "DSP/sysClk",
          "DSP/s00_axi_aclk",
          "DSP/s01_axi_aclk",
          "DAC_Interface/sysClk",
          "UIF/s_aclk",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0_axi_periph/M05_ACLK",
          "prescaler_0/clk"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "DSP/nResetExt"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "DSP/audio256Clk",
          "DAC_Interface/audio256Clk"
        ]
      },
      "DSP_outData1": {
        "ports": [
          "DSP/outData0",
          "DAC_Interface/Data0"
        ]
      },
      "DSP_outData2": {
        "ports": [
          "DSP/outData1",
          "DAC_Interface/Data1"
        ]
      },
      "DSP_outDataValid1": {
        "ports": [
          "DSP/outDataValid",
          "DAC_Interface/DataValid"
        ]
      },
      "DSP_nResetSysClk": {
        "ports": [
          "DSP/nResetSysClk",
          "DAC_Interface/fifo_aresetn",
          "prescaler_0/nReset"
        ]
      },
      "DSP_outDataValid": {
        "ports": [
          "DSP/nResetAudio256Clk",
          "DAC_Interface/nResetAudio256Clk"
        ]
      },
      "UIF_AXI_0_UIF_res": {
        "ports": [
          "UIF/UIF_Res_1",
          "UIF_Res_1"
        ]
      },
      "UIF_SPI_Master_CSn_0": {
        "ports": [
          "UIF/SPI_Master_CSn_1",
          "SPI_Master_CSn_1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "DSP_audioClkInterrupt": {
        "ports": [
          "DSP/audioClkInterrupt",
          "xlconcat_0/In0"
        ]
      },
      "DSP_fftCompleteInterrupt": {
        "ports": [
          "DSP/fftCompleteInterrupt",
          "xlconcat_0/In1"
        ]
      },
      "DAC_Interface_DAC_LRCK_0": {
        "ports": [
          "DAC_Interface/DAC_LRCK_0",
          "DAC_LRCK_0"
        ]
      },
      "prescaler_0_clkOut": {
        "ports": [
          "prescaler_0/clkOut",
          "DSP/audioSample"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_DSP_registers_0_reg0": {
                "address_block": "/DSP/DSP_registers_0/S_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_UIF_AXI_0_reg0": {
                "address_block": "/UIF/UIF_AXI_0/S_AXI/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/DSP/Synthesizer/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_result_Mem0": {
                "address_block": "/DSP/axi_bram_ctrl_result/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_source_Mem0": {
                "address_block": "/DSP/axi_bram_ctrl_source/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "16K"
              },
              "SEG_myip_0_S00_AXI_reg": {
                "address_block": "/myip_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}