#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Feb  3 20:36:44 2020
# Process ID: 8444
# Current directory: E:/FPGA/ejercicios/EF31/UART_TB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14340 E:\FPGA\ejercicios\EF31\UART_TB\UART_TB.xpr
# Log file: E:/FPGA/ejercicios/EF31/UART_TB/vivado.log
# Journal file: E:/FPGA/ejercicios/EF31/UART_TB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.xpr
update_compile_order -fileset sources_1
add_files -norecurse {E:/FPGA/ejercicios/EF31/SRC/UART_RX.vhd E:/FPGA/ejercicios/EF31/SRC/UART_TX.vhd}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source TOP.tcl
cd E:/FPGA/ejercicios/EF31/SRC/
source sim.tcl
close_sim
launch_simulation
source TOP.tcl
source sim.tcl
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1}] [get_ips clk_wiz]
source sim.tcl
export_ip_user_files -of_objects  [get_files E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz/clk_wiz.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz -dir e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT2_USED {false} CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz]
generate_target {instantiation_template} [get_files e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci]
launch_runs -jobs 4 clk_wiz_synth_1
export_simulation -of_objects [get_files e:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xci] -directory E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.ip_user_files -ipstatic_source_dir E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/modelsim} {questa=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/questa} {riviera=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/riviera} {activehdl=E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse E:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source TOP.tcl
source sim.tcl
source sim.tcl
write_project_tcl -no_copy_sources -use_bd_files {E:/FPGA/ejercicios/EF31/EF31.tcl}
relaunch_sim
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
relaunch_sim
source sim.tcl
source sim.tcl
close_sim
launch_simulation
source TOP.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
relaunch_sim
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
relaunch_sim
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
source UART_TX_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source TOP.tcl
source BAUDGEN.tcl
source BAUDGEN_tb.tcl
source BAUDGEN_tb.tcl
source BAUDGEN_tb.tcl
source BAUDGEN_tb.tcl
relaunch_sim
source BAUDGEN_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
add_files -norecurse E:/FPGA/ejercicios/EF31/SRC/UART.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -name rtl_1
close_design
source UART_tb.tcl
launch_simulation
source TOP.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
source UART_tb.tcl
close_sim
