# ğŸ•’ Digital Clock using Verilog

Hey there! I'm Bhanu A. Nair, and this is one of my personal digital design projects created during my B.Tech journey in Electronics and Communication Engineering. 

This project is a 24-hour digital clock built using **Verilog HDL** and fully simulated in **ModelSim**. I took up this project independently to strengthen my understanding of real-time digital systems, like clock division, counters, and modular Verilog coding. 

Itâ€™s part of my growing portfolio of core ECE and embedded system projects.


---

## ğŸ”§ Tools & Technologies Used

- **Verilog HDL** â€“ Hardware Description Language used to write the modules.
- **ModelSim** â€“ Used for simulating and verifying the clock behavior.
- **Clock Divider & Counters** â€“ Core logic built using basic digital concepts.

---

## ğŸ§  Project Overview

Hereâ€™s what the clock does:

- It receives a high-speed clock signal (like 50 MHz).
- A **clock divider** reduces this to 1 Hz â€” one pulse per second.
- This 1 Hz pulse is used to count:
  - **Seconds** (0 to 59)
  - **Minutes** (0 to 59)
  - **Hours** (0 to 23)

All these counters are connected logically, so when seconds reach 60, the minutes increase, and when minutes hit 60, the hours increment. It's a basic but working digital clock!

---

## ğŸ“ Files in This Repository

- `clk_divider.v` â†’ Divides the input clock frequency
- `sec_counter.v` â†’ Second counter logic
- `min_counter.v` â†’ Minute counter logic
- `hr_counter.v` â†’ Hour counter logic
- `top_clock.v` â†’ Integrates all components into a complete clock
- `tb_top_clock.v` â†’ Testbench for simulating the clock

---

## ğŸ–¼ï¸ Simulation Output

After compiling and running the simulation in ModelSim, I got the waveform showing the second, minute, and hour counting. Iâ€™ll upload the screenshot soon here.

---

## âœ… What I Gained From This

This was more than just a Verilog assignment. It helped me understand:

- How modular design works in hardware systems
- How to use testbenches to verify logic
- How to debug signal transitions using simulation waveforms
- And overall, how a simple project can teach core ECE concepts practically

---

## ğŸŒ Portfolio Integration

Iâ€™ve also featured this project on my portfolio website along with diagrams and simulation results. You can check it out here:  
ğŸ‘‰ [Visit My Portfolio](#)

---

Thanks a lot for going through this project!  

â€” Bhanu A. Nair
