# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Audio_V0.ip_user_files/ipstatic" \
"../../../../Audio_V0.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" \
"../../../../Audio_V0.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" \
"../../../../Audio_V0.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../Audio_V0.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../Audio_V0.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_clk_wiz.v" \
"../../../../Audio_V0.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.v" \
"../../../../Audio_V0.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../Audio_V0.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../Audio_V0.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Audio_V0.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Audio_V0.srcs/sources_1/new/attenuation_filter.v" \
"../../../../Audio_V0.srcs/sources_1/new/audio_i2s.v" \
"../../../../Audio_V0.srcs/sources_1/new/clock_divider.v" \
"../../../../Audio_V0.srcs/sources_1/new/crc32_parallel.v" \
"../../../../Audio_V0.srcs/sources_1/new/high_pass_filter.v" \
"../../../../Audio_V0.srcs/sources_1/new/low_pass_filter.v" \
"../../../../Audio_V0.srcs/sources_1/new/mac_rx.v" \
"../../../../Audio_V0.srcs/sources_1/new/mac_tx.v" \
"../../../../Audio_V0.srcs/sources_1/new/notch_filter.v" \
"../../../../Audio_V0.srcs/sources_1/new/timer.v" \
"../../../../Audio_V0.srcs/sources_1/new/top.v" \
"../../../../Audio_V0.srcs/sources_1/new/tremolo_filter.v" \

sv xil_defaultlib  --include "../../../../Audio_V0.ip_user_files/ipstatic" \
"../../../../Audio_V0.srcs/sources_1/new/audio_i2c.sv" \
"../../../../Audio_V0.srcs/sources_1/new/mac_mdio.sv" \

verilog xil_defaultlib  --include "../../../../Audio_V0.ip_user_files/ipstatic" \
"../../../../Audio_V0.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
