--------------------------------------------------------------------------------
Release 9.1.01i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -u -e 10 -s -1 routed -o routed mapped.pcf

Design file:              routed.ncd
Physical constraint file: mapped.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (ADVANCED 1.52 2007-02-05, STEPPING level 0)
Report level:             error report, limited to 10 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "user_clk" PERIOD = 8 ns HIGH 50%;

 128921 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.980ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "core_clk" PERIOD = 4 ns HIGH 50%;

 779 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.969ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<0>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<1>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.823ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<2>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<3>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.689ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<4>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<5>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.834ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<6>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<7>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.689ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>" MAXDELAY = 1        
 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.704ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>" MAXDELAY =       
  1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.809ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_compliance_reg<0>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.704ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<0>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.712ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<1>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.890ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<8>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<9>" MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.822ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<10>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.688ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<11>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.706ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<12>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<13>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.980ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<14>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.706ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<15>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.836ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>" MAXDELAY = 1        
 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.825ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>" MAXDELAY =       
  1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_compliance_reg<1>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.836ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.706ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<2>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.507ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<3>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.984ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<16>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<17>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.834ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<18>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<19>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.689ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<20>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<21>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.834ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<22>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<23>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.691ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_k_reg<2>" MAXDELAY = 1        
 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>" MAXDELAY =       
  1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.860ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.863ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<4>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.886ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<5>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.844ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<24>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<25>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.822ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<26>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.688ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<27>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.829ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<28>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<29>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.834ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<30>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.688ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_reg<31>" MAXDELAY = 1         
ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_data_k_reg<3>" MAXDELAY = 1        
 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.507ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>" MAXDELAY =       
  1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.704ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_compliance_reg<3>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.858ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.841ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<6>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.507ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<7>" MAXDELAY =      
   1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.984ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained period analysis for net "core_clk" 

 320 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "core_clk" 

 1 item analyzed, 0 timing errors detected.
 Maximum allowable offset is  13.937ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained period analysis for net "user_clk" 

 544 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.172ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained period analysis for net "refclk_out_bufg" 

 6 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.629ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"refclk_out_bufg" 

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   0.206ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 1541 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.208ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.380ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.321ns dut_b/pcie_top_inst/pcie_ep/CRMCORECLK
  Arrival 2:            3.086ns dut_b/pcie_top_inst/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.381ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.319ns dut_b/pcie_top_inst/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.085ns dut_b/pcie_top_inst/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.383ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.289ns dut_b/pcie_top_inst/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.057ns dut_b/pcie_top_inst/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock REFCLK_N
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
GTPRESET_N  |    0.204(R)|    1.967(R)|refclk_out_bufg   |   0.000|
RST_N       |    0.206(R)|    1.941(R)|refclk_out_bufg   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock REFCLK_P
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
GTPRESET_N  |    0.204(R)|    1.967(R)|refclk_out_bufg   |   0.000|
RST_N       |    0.206(R)|    1.941(R)|refclk_out_bufg   |   0.000|
------------+------------+------------+------------------+--------+

Clock REFCLK_N to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LINKUP      |   13.937(R)|core_clk          |   0.000|
------------+------------+------------------+--------+

Clock REFCLK_P to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LINKUP      |   13.937(R)|core_clk          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock REFCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
REFCLK_N       |    7.980|         |    0.812|         |
REFCLK_P       |    7.980|         |    0.812|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock REFCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
REFCLK_N       |    7.980|         |    0.812|         |
REFCLK_P       |    7.980|         |    0.812|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
REFCLK_N       |CORECLK        |    8.170|
REFCLK_N       |REFCLKOUT      |    8.069|
REFCLK_N       |USERCLK        |    8.208|
REFCLK_P       |CORECLK        |    8.170|
REFCLK_P       |REFCLKOUT      |    8.069|
REFCLK_P       |USERCLK        |    8.208|
---------------+---------------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 132114 paths, 56 nets, and 4796 connections

Design statistics:
   Minimum period:   7.980ns   (Maximum frequency: 125.313MHz)
   Maximum combinational path delay:   8.208ns
   Maximum net delay:   0.984ns
   Minimum input required time before clock:   0.206ns
   Maximum output delay after clock:  13.937ns


Analysis completed Fri Feb 23 11:10:53 2007 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



