# started on Tue Jan 14 23:09:42 2025

1802.26	msec	task-clock:u	1802264734	100.00	1.000	CPUs utilized
0		context-switches:u	1802264734	100.00	0.000	/sec
0		cpu-migrations:u	1802264734	100.00	0.000	/sec
33		page-faults:u	1802264734	100.00	18.310	/sec
4319477743		cycles:u	898021290	49.00	2.397	GHz
6498906399		instructions:u	902009427	50.00	1.50	insn per cycle
2189810447		branches:u	905996956	50.00	1.215	G/sec
4595		branch-misses:u	906267740	50.00	0.00	of all branches
77301		L1-dcache-loads:u	906268623	50.00	42.891	K/sec
3736		L1-dcache-load-misses:u	906272053	50.00	4.83	of all L1-dcache accesses
7628		LLC-loads:u	906273627	50.00	4.232	K/sec
595		LLC-load-misses:u	772254366	42.00	7.80	of all LL-cache accesses
4300060849		L1-icache-loads:u	768266868	42.00	2.386	G/sec
4		L1-icache-load-misses:u	767999090	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	767997089	42.00	0.000	/sec
2		dTLB-load-misses:u	767997129	42.00		
4290168168		iTLB-loads:u	767992664	42.00	2.380	G/sec
0		iTLB-load-misses:u	767992772	42.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
