Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul  5 23:39:32 2022
| Host         : DESKTOP-EHUO157 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Traffic_Light_timing_summary_routed.rpt -pb Traffic_Light_timing_summary_routed.pb -rpx Traffic_Light_timing_summary_routed.rpx -warn_on_violation
| Design       : Traffic_Light
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M1_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M1_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M1_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M1_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M1_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M1_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M2_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M2_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M2_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M2_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M2_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_M2_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_MT_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_MT_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_MT_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_MT_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_MT_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_MT_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_S_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_S_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_S_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_S_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_S_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: light_S_reg[2]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.410     -135.536                     12                   60        0.306        0.000                      0                   60        3.565        0.000                       0                    25  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.065}        8.130           123.001         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -14.410     -135.536                     12                   36        0.306        0.000                      0                   36        3.565        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.325        0.000                      0                   24        0.455        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           12  Failing Endpoints,  Worst Slack      -14.410ns,  Total Violation     -135.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.410ns  (required time - arrival time)
  Source:                 light_MT_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 4.152ns (65.144%)  route 2.222ns (34.856%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X111Y106       FDPE                                         r  light_MT_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDPE (Prop_fdpe_C_Q)         0.456     6.587 r  light_MT_reg[0]_P/Q
                         net (fo=3, routed)           0.547     7.134    light_MT_reg[0]_P_n_0
    SLICE_X113Y106       LUT3 (Prop_lut3_I0_O)        0.124     7.258 r  light_MT_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.675     8.932    light_MT_OBUF[0]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.505 r  light_MT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.505    light_MT[0]
    N16                                                               r  light_MT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay               -10.000    -1.905    
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                -14.410    

Slack (VIOLATED) :        -14.172ns  (required time - arrival time)
  Source:                 light_MT_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 4.183ns (66.009%)  route 2.154ns (33.991%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.856     5.930    clk_IBUF_BUFG
    SLICE_X113Y82        FDPE                                         r  light_MT_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.456     6.386 r  light_MT_reg[1]_P/Q
                         net (fo=3, routed)           0.471     6.857    light_MT_reg[1]_P_n_0
    SLICE_X112Y82        LUT3 (Prop_lut3_I0_O)        0.124     6.981 r  light_MT_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.683     8.664    light_MT_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.603    12.266 r  light_MT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.266    light_MT[1]
    U17                                                               r  light_MT[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay               -10.000    -1.905    
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                -14.172    

Slack (VIOLATED) :        -13.991ns  (required time - arrival time)
  Source:                 light_MT_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT[2]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 4.146ns (67.432%)  route 2.002ns (32.568%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.938    clk_IBUF_BUFG
    SLICE_X113Y58        FDCE                                         r  light_MT_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  light_MT_reg[2]_C/Q
                         net (fo=3, routed)           0.454     6.848    light_MT_reg[2]_C_n_0
    SLICE_X112Y58        LUT3 (Prop_lut3_I2_O)        0.124     6.972 r  light_MT_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.548     8.520    light_MT_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.566    12.086 r  light_MT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.086    light_MT[2]
    V17                                                               r  light_MT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay               -10.000    -1.905    
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                -13.991    

Slack (VIOLATED) :        -12.407ns  (required time - arrival time)
  Source:                 light_S_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 4.161ns (65.314%)  route 2.210ns (34.686%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X111Y103       FDPE                                         r  light_S_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.587 r  light_S_reg[0]_P/Q
                         net (fo=3, routed)           0.547     7.134    light_S_reg[0]_P_n_0
    SLICE_X113Y103       LUT3 (Prop_lut3_I0_O)        0.124     7.258 r  light_S_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.663     8.920    light_S_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.501 r  light_S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.501    light_S[0]
    M14                                                               r  light_S[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -8.000     0.095    
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                -12.407    

Slack (VIOLATED) :        -12.193ns  (required time - arrival time)
  Source:                 light_S_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 4.227ns (66.460%)  route 2.133ns (33.540%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -5.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDPE                                         r  light_S_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDPE (Prop_fdpe_C_Q)         0.518     6.446 r  light_S_reg[1]_P/Q
                         net (fo=3, routed)           0.443     6.889    light_S_reg[1]_P_n_0
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  light_S_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.690     8.703    light_S_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         3.585    12.288 r  light_S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.288    light_S[1]
    T16                                                               r  light_S[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -8.000     0.095    
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                -12.193    

Slack (VIOLATED) :        -12.155ns  (required time - arrival time)
  Source:                 light_S_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S[2]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 4.108ns (65.063%)  route 2.206ns (34.937%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clk_IBUF_BUFG
    SLICE_X111Y61        FDPE                                         r  light_S_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDPE (Prop_fdpe_C_Q)         0.456     6.392 r  light_S_reg[2]_P/Q
                         net (fo=3, routed)           0.547     6.939    light_S_reg[2]_P_n_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I0_O)        0.124     7.063 r  light_S_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.659     8.722    light_S_OBUF[2]
    R17                  OBUF (Prop_obuf_I_O)         3.528    12.250 r  light_S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.250    light_S[2]
    R17                                                               r  light_S[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -8.000     0.095    
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                -12.155    

Slack (VIOLATED) :        -10.607ns  (required time - arrival time)
  Source:                 light_M2_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2[2]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 4.225ns (66.319%)  route 2.146ns (33.681%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           6.200ns
  Clock Path Skew:        -6.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  light_M2_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  light_M2_reg[2]_C/Q
                         net (fo=3, routed)           0.467     7.116    light_M2_reg[2]_C_n_0
    SLICE_X113Y102       LUT3 (Prop_lut3_I2_O)        0.124     7.240 r  light_M2_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.679     8.919    light_M2_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.502 r  light_M2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.502    light_M2[2]
    M15                                                               r  light_M2[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -6.200     1.895    
  -------------------------------------------------------------------
                         required time                          1.895    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                -10.607    

Slack (VIOLATED) :        -10.384ns  (required time - arrival time)
  Source:                 light_M2_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 4.155ns (67.464%)  route 2.004ns (32.536%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           6.200ns
  Clock Path Skew:        -6.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          2.046     6.120    clk_IBUF_BUFG
    SLICE_X112Y118       FDCE                                         r  light_M2_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDCE (Prop_fdce_C_Q)         0.518     6.638 r  light_M2_reg[1]_C/Q
                         net (fo=3, routed)           0.467     7.104    light_M2_reg[1]_C_n_0
    SLICE_X113Y118       LUT3 (Prop_lut3_I2_O)        0.124     7.228 r  light_M2_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.537     8.765    light_M2_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.278 r  light_M2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.278    light_M2[1]
    G17                                                               r  light_M2[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -6.200     1.895    
  -------------------------------------------------------------------
                         required time                          1.895    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                -10.384    

Slack (VIOLATED) :        -10.175ns  (required time - arrival time)
  Source:                 light_M2_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 4.137ns (67.452%)  route 1.996ns (32.548%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           6.200ns
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clk_IBUF_BUFG
    SLICE_X113Y88        FDCE                                         r  light_M2_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  light_M2_reg[0]_C/Q
                         net (fo=3, routed)           0.448     6.840    light_M2_reg[0]_C_n_0
    SLICE_X112Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.964 r  light_M2_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.548     8.512    light_M2_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.069 r  light_M2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.069    light_M2[0]
    P14                                                               r  light_M2[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -6.200     1.895    
  -------------------------------------------------------------------
                         required time                          1.895    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                -10.175    

Slack (VIOLATED) :        -8.490ns  (required time - arrival time)
  Source:                 light_M1_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1[2]
                            (output port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 4.237ns (65.659%)  route 2.216ns (34.341%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.130 - 8.130 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  light_M1_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  light_M1_reg[2]_C/Q
                         net (fo=3, routed)           0.666     7.315    light_M1_reg[2]_C_n_0
    SLICE_X113Y106       LUT3 (Prop_lut3_I2_O)        0.124     7.439 r  light_M1_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.550     8.989    light_M1_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.595    12.584 r  light_M1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.584    light_M1[2]
    L14                                                               r  light_M1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
                         clock pessimism              0.000     8.130    
                         clock uncertainty           -0.035     8.095    
                         output delay                -4.000     4.095    
  -------------------------------------------------------------------
                         required time                          4.095    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                 -8.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 light_S_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.040%)  route 0.186ns (49.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.629     1.715    clk_IBUF_BUFG
    SLICE_X111Y81        FDCE                                         r  light_S_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  light_S_reg[1]_C/Q
                         net (fo=3, routed)           0.106     1.962    light_S_reg[1]_C_n_0
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.045     2.007 r  light_S_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.080     2.087    light_S_OBUF[1]
    SLICE_X112Y81        FDPE                                         r  light_S_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDPE                                         r  light_S_reg[1]_P/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDPE (Hold_fdpe_C_D)         0.052     1.781    light_S_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 light_M1_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.771%)  route 0.195ns (48.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  light_M1_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  light_M1_reg[0]_C/Q
                         net (fo=3, routed)           0.072     1.956    light_M1_reg[0]_C_n_0
    SLICE_X113Y88        LUT3 (Prop_lut3_I2_O)        0.045     2.001 r  light_M1_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.122     2.124    light_M1_OBUF[0]
    SLICE_X111Y88        FDPE                                         r  light_M1_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X111Y88        FDPE                                         r  light_M1_reg[0]_P/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y88        FDPE (Hold_fdpe_C_D)         0.066     1.802    light_M1_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 light_M1_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.925%)  route 0.219ns (54.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X111Y108       FDCE                                         r  light_M1_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  light_M1_reg[1]_C/Q
                         net (fo=3, routed)           0.106     2.051    light_M1_reg[1]_C_n_0
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.045     2.096 r  light_M1_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.113     2.209    light_M1_OBUF[1]
    SLICE_X111Y108       FDCE                                         r  light_M1_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X111Y108       FDCE                                         r  light_M1_reg[1]_C/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y108       FDCE (Hold_fdce_C_D)         0.072     1.876    light_M1_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 light_M2_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.472%)  route 0.252ns (57.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X110Y88        FDPE                                         r  light_M2_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDPE (Prop_fdpe_C_Q)         0.141     1.861 r  light_M2_reg[0]_P/Q
                         net (fo=3, routed)           0.112     1.973    light_M2_reg[0]_P_n_0
    SLICE_X112Y88        LUT3 (Prop_lut3_I0_O)        0.045     2.018 r  light_M2_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.140     2.158    light_M2_OBUF[0]
    SLICE_X113Y88        FDCE                                         r  light_M2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X113Y88        FDCE                                         r  light_M2_reg[0]_C/C
                         clock pessimism             -0.512     1.736    
    SLICE_X113Y88        FDCE (Hold_fdce_C_D)         0.070     1.806    light_M2_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 light_MT_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.702%)  route 0.240ns (56.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X110Y106       FDCE                                         r  light_MT_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  light_MT_reg[0]_C/Q
                         net (fo=3, routed)           0.119     2.065    light_MT_reg[0]_C_n_0
    SLICE_X113Y106       LUT3 (Prop_lut3_I2_O)        0.045     2.110 r  light_MT_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.121     2.230    light_MT_OBUF[0]
    SLICE_X110Y106       FDCE                                         r  light_MT_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X110Y106       FDCE                                         r  light_MT_reg[0]_C/C
                         clock pessimism             -0.532     1.805    
    SLICE_X110Y106       FDCE (Hold_fdce_C_D)         0.070     1.875    light_MT_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 light_MT_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.883%)  route 0.258ns (58.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.721    clk_IBUF_BUFG
    SLICE_X111Y58        FDPE                                         r  light_MT_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.862 r  light_MT_reg[2]_P/Q
                         net (fo=3, routed)           0.118     1.980    light_MT_reg[2]_P_n_0
    SLICE_X112Y58        LUT3 (Prop_lut3_I0_O)        0.045     2.025 r  light_MT_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.140     2.165    light_MT_OBUF[2]
    SLICE_X113Y58        FDCE                                         r  light_MT_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.249    clk_IBUF_BUFG
    SLICE_X113Y58        FDCE                                         r  light_MT_reg[2]_C/C
                         clock pessimism             -0.512     1.737    
    SLICE_X113Y58        FDCE (Hold_fdce_C_D)         0.070     1.807    light_MT_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 light_M1_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.443%)  route 0.252ns (57.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y105       FDPE                                         r  light_M1_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDPE (Prop_fdpe_C_Q)         0.141     1.946 r  light_M1_reg[2]_P/Q
                         net (fo=3, routed)           0.124     2.070    light_M1_reg[2]_P_n_0
    SLICE_X113Y106       LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  light_M1_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.128     2.243    light_M1_OBUF[2]
    SLICE_X112Y106       FDCE                                         r  light_M1_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  light_M1_reg[2]_C/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y106       FDCE (Hold_fdce_C_D)         0.063     1.884    light_M1_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 light_S_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.993%)  route 0.236ns (53.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  light_S_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.969 r  light_S_reg[0]_C/Q
                         net (fo=3, routed)           0.074     2.043    light_S_reg[0]_C_n_0
    SLICE_X113Y103       LUT3 (Prop_lut3_I2_O)        0.045     2.088 r  light_S_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.161     2.249    light_S_OBUF[0]
    SLICE_X112Y103       FDCE                                         r  light_S_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  light_S_reg[0]_C/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.052     1.857    light_S_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 light_S_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.993%)  route 0.236ns (53.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X112Y61        FDCE                                         r  light_S_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  light_S_reg[2]_C/Q
                         net (fo=3, routed)           0.074     1.958    light_S_reg[2]_C_n_0
    SLICE_X113Y61        LUT3 (Prop_lut3_I2_O)        0.045     2.003 r  light_S_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.161     2.165    light_S_OBUF[2]
    SLICE_X112Y61        FDCE                                         r  light_S_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X112Y61        FDCE                                         r  light_S_reg[2]_C/C
                         clock pessimism             -0.528     1.720    
    SLICE_X112Y61        FDCE (Hold_fdce_C_D)         0.052     1.772    light_S_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 light_M2_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.670%)  route 0.283ns (60.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.711     1.798    clk_IBUF_BUFG
    SLICE_X111Y118       FDPE                                         r  light_M2_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDPE (Prop_fdpe_C_Q)         0.141     1.939 r  light_M2_reg[1]_P/Q
                         net (fo=3, routed)           0.161     2.100    light_M2_reg[1]_P_n_0
    SLICE_X113Y118       LUT3 (Prop_lut3_I0_O)        0.045     2.145 r  light_M2_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.122     2.266    light_M2_OBUF[1]
    SLICE_X111Y118       FDPE                                         r  light_M2_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.985     2.327    clk_IBUF_BUFG
    SLICE_X111Y118       FDPE                                         r  light_M2_reg[1]_P/C
                         clock pessimism             -0.530     1.798    
    SLICE_X111Y118       FDPE (Hold_fdpe_C_D)         0.070     1.868    light_M2_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.065 }
Period(ns):         8.130
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.130       5.975      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.130       7.130      SLICE_X112Y88   light_M1_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.130       7.130      SLICE_X111Y88   light_M1_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.130       7.130      SLICE_X111Y108  light_M1_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.130       7.130      SLICE_X113Y108  light_M1_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.130       7.130      SLICE_X112Y106  light_M1_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.130       7.130      SLICE_X113Y105  light_M1_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.130       7.130      SLICE_X113Y88   light_M2_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.130       7.130      SLICE_X110Y88   light_M2_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.130       7.130      SLICE_X112Y118  light_M2_reg[1]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X111Y82   light_MT_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X113Y82   light_MT_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X112Y88   light_M1_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X112Y88   light_M1_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X111Y88   light_M1_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X111Y88   light_M1_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X111Y108  light_M1_reg[1]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X111Y108  light_M1_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X113Y108  light_M1_reg[1]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X113Y108  light_M1_reg[1]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X111Y108  light_M1_reg[1]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X113Y108  light_M1_reg[1]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X112Y106  light_M1_reg[2]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X113Y105  light_M1_reg[2]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X112Y118  light_M2_reg[1]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X111Y118  light_M2_reg[1]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X112Y102  light_M2_reg[2]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X111Y102  light_M2_reg[2]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.065       3.565      SLICE_X110Y106  light_MT_reg[0]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.065       3.565      SLICE_X111Y106  light_MT_reg[0]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.476ns (20.107%)  route 1.890ns (79.893%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 9.851 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.399     7.819    rst_IBUF
    SLICE_X112Y58        LUT4 (Prop_lut4_I0_O)        0.056     7.875 f  light_MT_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.490     8.365    light_MT_reg[2]_LDC_i_1_n_0
    SLICE_X111Y58        FDPE                                         f  light_MT_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     9.851    clk_IBUF_BUFG
    SLICE_X111Y58        FDPE                                         r  light_MT_reg[2]_P/C
                         clock pessimism              0.000     9.851    
                         clock uncertainty           -0.035     9.816    
    SLICE_X111Y58        FDPE (Recov_fdpe_C_PRE)     -0.126     9.690    light_MT_reg[2]_P
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.476ns (20.870%)  route 1.803ns (79.130%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 9.851 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.565     7.985    rst_IBUF
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.056     8.041 f  light_MT_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.238     8.279    light_MT_reg[2]_LDC_i_2_n_0
    SLICE_X113Y58        FDCE                                         f  light_MT_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     9.851    clk_IBUF_BUFG
    SLICE_X113Y58        FDCE                                         r  light_MT_reg[2]_C/C
                         clock pessimism              0.000     9.851    
                         clock uncertainty           -0.035     9.816    
    SLICE_X113Y58        FDCE (Recov_fdce_C_CLR)     -0.153     9.663    light_MT_reg[2]_C
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.476ns (21.213%)  route 1.766ns (78.787%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 9.845 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.402     7.821    rst_IBUF
    SLICE_X112Y80        LUT4 (Prop_lut4_I3_O)        0.056     7.877 f  light_S_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.365     8.242    light_S_reg[1]_LDC_i_2_n_0
    SLICE_X111Y81        FDCE                                         f  light_S_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.629     9.845    clk_IBUF_BUFG
    SLICE_X111Y81        FDCE                                         r  light_S_reg[1]_C/C
                         clock pessimism              0.000     9.845    
                         clock uncertainty           -0.035     9.810    
    SLICE_X111Y81        FDCE (Recov_fdce_C_CLR)     -0.153     9.657    light_S_reg[1]_C
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.476ns (21.539%)  route 1.732ns (78.461%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 9.850 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.526     7.946    rst_IBUF
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.056     8.002 f  light_S_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.206     8.208    light_S_reg[2]_LDC_i_1_n_0
    SLICE_X111Y61        FDPE                                         f  light_S_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     9.850    clk_IBUF_BUFG
    SLICE_X111Y61        FDPE                                         r  light_S_reg[2]_P/C
                         clock pessimism              0.000     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X111Y61        FDPE (Recov_fdpe_C_PRE)     -0.126     9.689    light_S_reg[2]_P
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.476ns (22.423%)  route 1.645ns (77.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 9.850 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.349     7.768    rst_IBUF
    SLICE_X113Y86        LUT4 (Prop_lut4_I3_O)        0.056     7.824 f  light_M2_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.297     8.121    light_M2_reg[0]_LDC_i_2_n_0
    SLICE_X113Y88        FDCE                                         f  light_M2_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     9.850    clk_IBUF_BUFG
    SLICE_X113Y88        FDCE                                         r  light_M2_reg[0]_C/C
                         clock pessimism              0.000     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.153     9.662    light_M2_reg[0]_C
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.476ns (22.144%)  route 1.672ns (77.856%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 9.850 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.346     7.765    rst_IBUF
    SLICE_X113Y86        LUT4 (Prop_lut4_I0_O)        0.056     7.821 f  light_M2_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.327     8.148    light_M2_reg[0]_LDC_i_1_n_0
    SLICE_X110Y88        FDPE                                         f  light_M2_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     9.850    clk_IBUF_BUFG
    SLICE_X110Y88        FDPE                                         r  light_M2_reg[0]_P/C
                         clock pessimism              0.000     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X110Y88        FDPE (Recov_fdpe_C_PRE)     -0.126     9.689    light_M2_reg[0]_P
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.476ns (22.381%)  route 1.649ns (77.619%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 9.845 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.409     7.828    rst_IBUF
    SLICE_X112Y80        LUT4 (Prop_lut4_I0_O)        0.056     7.884 f  light_S_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.240     8.125    light_S_reg[1]_LDC_i_1_n_0
    SLICE_X112Y81        FDPE                                         f  light_S_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.629     9.845    clk_IBUF_BUFG
    SLICE_X112Y81        FDPE                                         r  light_S_reg[1]_P/C
                         clock pessimism              0.000     9.845    
                         clock uncertainty           -0.035     9.810    
    SLICE_X112Y81        FDPE (Recov_fdpe_C_PRE)     -0.131     9.679    light_S_reg[1]_P
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.476ns (22.139%)  route 1.673ns (77.861%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 9.850 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.419     7.839    rst_IBUF
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.056     7.895 f  light_S_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.253     8.148    light_S_reg[2]_LDC_i_2_n_0
    SLICE_X112Y61        FDCE                                         f  light_S_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     9.850    clk_IBUF_BUFG
    SLICE_X112Y61        FDCE                                         r  light_S_reg[2]_C/C
                         clock pessimism              0.000     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.105     9.710    light_S_reg[2]_C
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.476ns (22.797%)  route 1.611ns (77.203%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 9.846 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.331     7.751    rst_IBUF
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.056     7.807 f  light_MT_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.279     8.086    light_MT_reg[1]_LDC_i_1_n_0
    SLICE_X113Y82        FDPE                                         f  light_MT_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.630     9.846    clk_IBUF_BUFG
    SLICE_X113Y82        FDPE                                         r  light_MT_reg[1]_P/C
                         clock pessimism              0.000     9.846    
                         clock uncertainty           -0.035     9.811    
    SLICE_X113Y82        FDPE (Recov_fdpe_C_PRE)     -0.126     9.685    light_MT_reg[1]_P
  -------------------------------------------------------------------
                         required time                          9.685    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.130ns  (clk rise@8.130ns - clk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.476ns (24.573%)  route 1.460ns (75.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 9.846 - 8.130 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    D20                                               0.000     6.000 f  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.420     6.420 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.324     7.744    rst_IBUF
    SLICE_X112Y82        LUT4 (Prop_lut4_I3_O)        0.056     7.800 f  light_MT_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.135     7.935    light_MT_reg[1]_LDC_i_2_n_0
    SLICE_X111Y82        FDCE                                         f  light_MT_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.130     8.130 r  
    H16                                               0.000     8.130 r  clk (IN)
                         net (fo=0)                   0.000     8.130    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.349 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.190    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.630     9.846    clk_IBUF_BUFG
    SLICE_X111Y82        FDCE                                         r  light_MT_reg[1]_C/C
                         clock pessimism              0.000     9.846    
                         clock uncertainty           -0.035     9.811    
    SLICE_X111Y82        FDCE (Recov_fdce_C_CLR)     -0.153     9.658    light_MT_reg[1]_C
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  1.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 light_M1_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.121%)  route 0.193ns (50.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y108       FDPE                                         r  light_M1_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  light_M1_reg[1]_P/Q
                         net (fo=3, routed)           0.076     2.021    light_M1_reg[1]_P_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I2_O)        0.045     2.066 f  light_M1_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.116     2.182    light_M1_reg[1]_LDC_i_2_n_0
    SLICE_X111Y108       FDCE                                         f  light_M1_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X111Y108       FDCE                                         r  light_M1_reg[1]_C/C
                         clock pessimism             -0.516     1.820    
    SLICE_X111Y108       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    light_M1_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 light_MT_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.113%)  route 0.193ns (50.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X113Y82        FDPE                                         r  light_MT_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141     1.857 f  light_MT_reg[1]_P/Q
                         net (fo=3, routed)           0.076     1.933    light_MT_reg[1]_P_n_0
    SLICE_X112Y82        LUT4 (Prop_lut4_I2_O)        0.045     1.978 f  light_MT_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.116     2.095    light_MT_reg[1]_LDC_i_2_n_0
    SLICE_X111Y82        FDCE                                         f  light_MT_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X111Y82        FDCE                                         r  light_MT_reg[1]_C/C
                         clock pessimism             -0.512     1.730    
    SLICE_X111Y82        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    light_MT_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 light_M1_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.284%)  route 0.265ns (58.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y108       FDPE                                         r  light_M1_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDPE (Prop_fdpe_C_Q)         0.141     1.945 r  light_M1_reg[1]_P/Q
                         net (fo=3, routed)           0.078     2.023    light_M1_reg[1]_P_n_0
    SLICE_X112Y108       LUT4 (Prop_lut4_I3_O)        0.045     2.068 f  light_M1_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.254    light_M1_reg[1]_LDC_i_1_n_0
    SLICE_X113Y108       FDPE                                         f  light_M1_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDPE                                         r  light_M1_reg[1]_P/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y108       FDPE (Remov_fdpe_C_PRE)     -0.095     1.709    light_M1_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 light_M2_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M2_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.659%)  route 0.336ns (64.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.711     1.798    clk_IBUF_BUFG
    SLICE_X111Y118       FDPE                                         r  light_M2_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDPE (Prop_fdpe_C_Q)         0.141     1.939 f  light_M2_reg[1]_P/Q
                         net (fo=3, routed)           0.121     2.060    light_M2_reg[1]_P_n_0
    SLICE_X112Y118       LUT4 (Prop_lut4_I2_O)        0.045     2.105 f  light_M2_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.214     2.319    light_M2_reg[1]_LDC_i_2_n_0
    SLICE_X112Y118       FDCE                                         f  light_M2_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.985     2.327    clk_IBUF_BUFG
    SLICE_X112Y118       FDCE                                         r  light_M2_reg[1]_C/C
                         clock pessimism             -0.516     1.812    
    SLICE_X112Y118       FDCE (Remov_fdce_C_CLR)     -0.067     1.745    light_M2_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 light_M1_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[2]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.102%)  route 0.315ns (62.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y105       FDPE                                         r  light_M1_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDPE (Prop_fdpe_C_Q)         0.141     1.946 r  light_M1_reg[2]_P/Q
                         net (fo=3, routed)           0.125     2.071    light_M1_reg[2]_P_n_0
    SLICE_X113Y106       LUT4 (Prop_lut4_I3_O)        0.045     2.116 f  light_M1_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.190     2.306    light_M1_reg[2]_LDC_i_1_n_0
    SLICE_X113Y105       FDPE                                         f  light_M1_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X113Y105       FDPE                                         r  light_M1_reg[2]_P/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y105       FDPE (Remov_fdpe_C_PRE)     -0.095     1.710    light_M1_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 light_MT_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_MT_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.794%)  route 0.320ns (63.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X113Y82        FDPE                                         r  light_MT_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141     1.857 r  light_MT_reg[1]_P/Q
                         net (fo=3, routed)           0.078     1.935    light_MT_reg[1]_P_n_0
    SLICE_X112Y82        LUT4 (Prop_lut4_I3_O)        0.045     1.980 f  light_MT_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.241     2.222    light_MT_reg[1]_LDC_i_1_n_0
    SLICE_X113Y82        FDPE                                         f  light_MT_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDPE                                         r  light_MT_reg[1]_P/C
                         clock pessimism             -0.526     1.716    
    SLICE_X113Y82        FDPE (Remov_fdpe_C_PRE)     -0.095     1.621    light_MT_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 light_M1_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_M1_reg[2]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.464%)  route 0.370ns (66.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y105       FDPE                                         r  light_M1_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDPE (Prop_fdpe_C_Q)         0.141     1.946 f  light_M1_reg[2]_P/Q
                         net (fo=3, routed)           0.130     2.076    light_M1_reg[2]_P_n_0
    SLICE_X112Y106       LUT4 (Prop_lut4_I2_O)        0.045     2.121 f  light_M1_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.240     2.360    light_M1_reg[2]_LDC_i_2_n_0
    SLICE_X112Y106       FDCE                                         f  light_M1_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  light_M1_reg[2]_C/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y106       FDCE (Remov_fdce_C_CLR)     -0.067     1.754    light_M1_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 light_S_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[2]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.232%)  route 0.374ns (66.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X111Y61        FDPE                                         r  light_S_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  light_S_reg[2]_P/Q
                         net (fo=3, routed)           0.157     2.019    light_S_reg[2]_P_n_0
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.045     2.064 f  light_S_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.216     2.280    light_S_reg[2]_LDC_i_2_n_0
    SLICE_X112Y61        FDCE                                         f  light_S_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X112Y61        FDCE                                         r  light_S_reg[2]_C/C
                         clock pessimism             -0.512     1.736    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.067     1.669    light_S_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 light_S_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[2]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.011%)  route 0.331ns (63.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X111Y61        FDPE                                         r  light_S_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDPE (Prop_fdpe_C_Q)         0.141     1.861 r  light_S_reg[2]_P/Q
                         net (fo=3, routed)           0.153     2.015    light_S_reg[2]_P_n_0
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045     2.060 f  light_S_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.177     2.237    light_S_reg[2]_LDC_i_1_n_0
    SLICE_X111Y61        FDPE                                         f  light_S_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X111Y61        FDPE                                         r  light_S_reg[2]_P/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y61        FDPE (Remov_fdpe_C_PRE)     -0.095     1.625    light_S_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 light_S_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Destination:            light_S_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.065ns period=8.130ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.629     1.715    clk_IBUF_BUFG
    SLICE_X111Y81        FDCE                                         r  light_S_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  light_S_reg[1]_C/Q
                         net (fo=3, routed)           0.174     2.030    light_S_reg[1]_C_n_0
    SLICE_X112Y80        LUT4 (Prop_lut4_I1_O)        0.045     2.075 f  light_S_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.202     2.278    light_S_reg[1]_LDC_i_1_n_0
    SLICE_X112Y81        FDPE                                         f  light_S_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDPE                                         r  light_S_reg[1]_P/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDPE (Remov_fdpe_C_PRE)     -0.071     1.658    light_S_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.620    





