{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324276051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324276051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:55 2017 " "Processing started: Wed Oct 18 12:57:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324276051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508324276051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508324276051 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1508324276148 ""}
{ "Info" "0" "" "Project  = shet" {  } {  } 0 0 "Project  = shet" 0 0 "Fitter" 0 0 1508324276148 ""}
{ "Info" "0" "" "Revision = shet" {  } {  } 0 0 "Revision = shet" 0 0 "Fitter" 0 0 1508324276148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:19 2017 " "Processing started: Wed Oct 18 12:58:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508324303278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508324303429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:24 2017 " "Processing ended: Wed Oct 18 12:58:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508324304980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:19 2017 " "Processing started: Wed Oct 18 12:58:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508324303278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508324303429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:24 2017 " "Processing ended: Wed Oct 18 12:58:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508324304980 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1508324305742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:26 2017 " "Processing started: Wed Oct 18 12:58:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shet -c shet " "Command: quartus_sta shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1508324307004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324307151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1508324307452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name step step " "create_clock -period 1.000 -name step step" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1508324307567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1508324307583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -201.197 step  " "   -5.061            -201.197 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.029 " "Worst-case hold slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 step  " "   -0.029              -0.029 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324308206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1508324308221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1508324308838 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.573 " "Worst-case setup slack is -4.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.573            -178.388 step  " "   -4.573            -178.388 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.127 " "Worst-case hold slack is -0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.127 step  " "   -0.127              -0.127 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324309038 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.971 " "Worst-case setup slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -67.871 step  " "   -1.971             -67.871 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 step  " "   -0.150              -0.150 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:29 2017 " "Processing ended: Wed Oct 18 12:58:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:19 2017 " "Processing started: Wed Oct 18 12:58:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508324303278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508324303429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:24 2017 " "Processing ended: Wed Oct 18 12:58:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508324304980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:26 2017 " "Processing started: Wed Oct 18 12:58:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shet -c shet " "Command: quartus_sta shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1508324307004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324307151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1508324307452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name step step " "create_clock -period 1.000 -name step step" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1508324307567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1508324307583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -201.197 step  " "   -5.061            -201.197 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.029 " "Worst-case hold slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 step  " "   -0.029              -0.029 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324308206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1508324308221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1508324308838 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.573 " "Worst-case setup slack is -4.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.573            -178.388 step  " "   -4.573            -178.388 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.127 " "Worst-case hold slack is -0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.127 step  " "   -0.127              -0.127 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324309038 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.971 " "Worst-case setup slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -67.871 step  " "   -1.971             -67.871 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 step  " "   -0.150              -0.150 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:29 2017 " "Processing ended: Wed Oct 18 12:58:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324311772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:31 2017 " "Processing started: Wed Oct 18 12:58:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:19 2017 " "Processing started: Wed Oct 18 12:58:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508324303278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508324303429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:24 2017 " "Processing ended: Wed Oct 18 12:58:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508324304980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:26 2017 " "Processing started: Wed Oct 18 12:58:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shet -c shet " "Command: quartus_sta shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1508324307004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324307151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1508324307452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name step step " "create_clock -period 1.000 -name step step" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1508324307567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1508324307583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -201.197 step  " "   -5.061            -201.197 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.029 " "Worst-case hold slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 step  " "   -0.029              -0.029 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324308206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1508324308221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1508324308838 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.573 " "Worst-case setup slack is -4.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.573            -178.388 step  " "   -4.573            -178.388 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.127 " "Worst-case hold slack is -0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.127 step  " "   -0.127              -0.127 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324309038 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.971 " "Worst-case setup slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -67.871 step  " "   -1.971             -67.871 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 step  " "   -0.150              -0.150 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:29 2017 " "Processing ended: Wed Oct 18 12:58:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_85c_slow.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_85c_slow.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312272 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_0c_slow.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_0c_slow.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_min_1200mv_0c_fast.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_min_1200mv_0c_fast.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_85c_vhd_slow.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_0c_vhd_slow.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_min_1200mv_0c_vhd_fast.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_vhd.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_vhd.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324312710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:32 2017 " "Processing ended: Wed Oct 18 12:58:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:57:52 2017 " "Processing started: Wed Oct 18 12:57:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324272158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324272443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324272859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324272896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324272896 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272900 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272904 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272908 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324272912 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324273553 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324273553 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hex\[7\] " "Bidir \"hex\[7\]\" has no driver" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324273569 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324273569 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324273616 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324273616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324273744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324274076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324274145 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324274145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324274145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324274145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:57:54 2017 " "Processing ended: Wed Oct 18 12:57:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324274208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"shet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508324276214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508324276267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508324276414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508324276429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508324276984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508324276984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[0\] " "Pin counts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[1\] " "Pin counts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[2\] " "Pin counts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[3\] " "Pin counts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[4\] " "Pin counts\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[5\] " "Pin counts\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[6\] " "Pin counts\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[7\] " "Pin counts\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[8\] " "Pin counts\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[8] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[9\] " "Pin counts\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[9] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[10\] " "Pin counts\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[10] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[11\] " "Pin counts\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[11] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[12\] " "Pin counts\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[12] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[13\] " "Pin counts\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[13] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[14\] " "Pin counts\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[14] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[15\] " "Pin counts\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[15] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[16\] " "Pin counts\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[16] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[17\] " "Pin counts\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[17] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[18\] " "Pin counts\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[18] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[19\] " "Pin counts\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[19] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[20\] " "Pin counts\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[20] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[21\] " "Pin counts\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[21] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[22\] " "Pin counts\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[22] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[23\] " "Pin counts\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[23] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[24\] " "Pin counts\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[24] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[25\] " "Pin counts\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[25] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[26\] " "Pin counts\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[26] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[27\] " "Pin counts\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[27] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[28\] " "Pin counts\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[28] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[29\] " "Pin counts\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[29] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[30\] " "Pin counts\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[30] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counts\[31\] " "Pin counts\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { counts[31] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counts[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[7\] " "Pin hex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[0\] " "Pin hex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[1\] " "Pin hex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[2\] " "Pin hex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[3\] " "Pin hex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[4\] " "Pin hex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[5\] " "Pin hex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex\[6\] " "Pin hex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step " "Pin step not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { step } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { step } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508324278554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508324278554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324278932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508324278932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~0  " "Automatically promoted node process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508324278953 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508324278953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508324279354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508324279354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 32 8 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 32 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508324279369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508324279369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324279416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508324285323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324285592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508324285608 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508324289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324289875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508324290259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508324293310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508324293310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508324294142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508324294142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508324294178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324294664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508324294742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508324295143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508324295826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[7\] a permanently disabled " "Pin hex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[7] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[0\] a permanently enabled " "Pin hex\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[0] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[1\] a permanently enabled " "Pin hex\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[1] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[2\] a permanently enabled " "Pin hex\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[2] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[3\] a permanently enabled " "Pin hex\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[3] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[4\] a permanently enabled " "Pin hex\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[4] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[5\] a permanently enabled " "Pin hex\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[5] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hex\[6\] a permanently enabled " "Pin hex\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex[6] } } } { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Slim/Documents/VHDL/shet/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1508324297026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508324297026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg " "Generated suppressed messages file C:/Users/Slim/Documents/VHDL/shet/output_files/shet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508324297110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:17 2017 " "Processing ended: Wed Oct 18 12:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324297558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508324297558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:19 2017 " "Processing started: Wed Oct 18 12:58:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324299277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508324299277 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508324303278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508324303429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:24 2017 " "Processing ended: Wed Oct 18 12:58:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324304980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508324304980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:26 2017 " "Processing started: Wed Oct 18 12:58:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shet -c shet " "Command: quartus_sta shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324306920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1508324307004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324307151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508324307205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1508324307452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shet.sdc " "Synopsys Design Constraints File file not found: 'shet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name step step " "create_clock -period 1.000 -name step step" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324307567 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1508324307567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1508324307583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.061 " "Worst-case setup slack is -5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -201.197 step  " "   -5.061            -201.197 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.029 " "Worst-case hold slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 step  " "   -0.029              -0.029 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324308206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1508324308221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1508324308838 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324308922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324308922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.573 " "Worst-case setup slack is -4.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.573            -178.388 step  " "   -4.573            -178.388 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.127 " "Worst-case hold slack is -0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.127 step  " "   -0.127              -0.127 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324308963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508324309038 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_0~0  from: datad  to: combout " "Cell: process_0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1508324309222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1508324309222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.971 " "Worst-case setup slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -67.871 step  " "   -1.971             -67.871 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 step  " "   -0.150              -0.150 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508324309281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1508324309285 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508324309822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:29 2017 " "Processing ended: Wed Oct 18 12:58:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324309970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324311772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:58:31 2017 " "Processing started: Wed Oct 18 12:58:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shet -c shet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324311772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_85c_slow.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_85c_slow.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312272 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_0c_slow.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_0c_slow.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_min_1200mv_0c_fast.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_min_1200mv_0c_fast.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet.vho C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet.vho in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_85c_vhd_slow.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_7_1200mv_0c_vhd_slow.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_min_1200mv_0c_vhd_fast.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shet_vhd.sdo C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/ simulation " "Generated file shet_vhd.sdo in folder \"C:/Users/Slim/Documents/VHDL/shet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508324312642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324312710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:58:32 2017 " "Processing ended: Wed Oct 18 12:58:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324312710 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324313459 ""}
