Classic Timing Analyzer report for Receive_Port
Tue Apr 28 12:40:33 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock25'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                       ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.797 ns                                       ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; mii_rdv_out                                                                                                       ; clock25    ; --       ; 0            ;
; Clock Setup: 'clock25'       ; N/A   ; None          ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] ; clock25    ; clock25  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                            ;                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock25         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock25'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 299.67 MHz ( period = 3.337 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 299.85 MHz ( period = 3.335 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 309.60 MHz ( period = 3.230 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; 309.79 MHz ( period = 3.228 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 313.09 MHz ( period = 3.194 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                ; clock25    ; clock25  ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                ; clock25    ; clock25  ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                ; clock25    ; clock25  ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 313.28 MHz ( period = 3.192 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                ; clock25    ; clock25  ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                ; clock25    ; clock25  ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 324.99 MHz ( period = 3.077 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 326.69 MHz ( period = 3.061 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                ; clock25    ; clock25  ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; clock25    ; clock25  ; None                        ; None                      ; 1.844 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; clock25    ; clock25  ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; clock25    ; clock25  ; None                        ; None                      ; 1.682 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; clock25    ; clock25  ; None                        ; None                      ; 1.677 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; clock25    ; clock25  ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; clock25    ; clock25  ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; clock25    ; clock25  ; None                        ; None                      ; 1.668 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; clock25    ; clock25  ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; clock25    ; clock25  ; None                        ; None                      ; 1.659 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                       ; To                 ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+------------+
; N/A   ; None         ; 8.797 ns   ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.612 ns   ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.505 ns   ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.472 ns   ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.470 ns   ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.336 ns   ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.189 ns   ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.163 ns   ; MII_to_RCV:phy_inst|y_current.run                                                                                          ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.065 ns   ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 8.055 ns   ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 7.923 ns   ; MII_to_RCV:phy_inst|addr_curr[0]                                                                                           ; mii_rdv_out        ; clock25    ;
; N/A   ; None         ; 7.368 ns   ; CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                            ; check_result_valid ; clock25    ;
; N/A   ; None         ; 7.334 ns   ; CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; check_result       ; clock25    ;
; N/A   ; None         ; 6.945 ns   ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                           ; crc_rdv_out        ; clock25    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 28 12:40:33 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock25" is an undefined clock
Info: Clock "clock25" has Internal fmax of 280.9 MHz between source register "MII_to_RCV:phy_inst|addr_curr[4]" and destination register "MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]" (period= 3.56 ns)
    Info: + Longest register to register delay is 3.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N15; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[4]'
        Info: 2: + IC(0.485 ns) + CELL(0.438 ns) = 0.923 ns; Loc. = LCCOMB_X38_Y11_N2; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst|Equal1~1'
        Info: 3: + IC(0.459 ns) + CELL(0.398 ns) = 1.780 ns; Loc. = LCCOMB_X37_Y11_N28; Fanout = 1; COMB Node = 'MII_to_RCV:phy_inst|Selector2~0'
        Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.453 ns; Loc. = LCCOMB_X37_Y11_N30; Fanout = 12; COMB Node = 'MII_to_RCV:phy_inst|Selector3~1'
        Info: 5: + IC(0.232 ns) + CELL(0.659 ns) = 3.344 ns; Loc. = LCFF_X37_Y11_N23; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]'
        Info: Total cell delay = 1.915 ns ( 57.27 % )
        Info: Total interconnect delay = 1.429 ns ( 42.73 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "clock25" to destination register is 2.650 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 84; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X37_Y11_N23; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]'
            Info: Total cell delay = 1.536 ns ( 57.96 % )
            Info: Total interconnect delay = 1.114 ns ( 42.04 % )
        Info: - Longest clock path from clock "clock25" to source register is 2.652 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 84; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X38_Y11_N15; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[4]'
            Info: Total cell delay = 1.536 ns ( 57.92 % )
            Info: Total interconnect delay = 1.116 ns ( 42.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock25" to destination pin "mii_rdv_out" through register "MII_to_RCV:phy_inst|addr_curr[4]" is 8.797 ns
    Info: + Longest clock path from clock "clock25" to source register is 2.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 84; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X38_Y11_N15; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[4]'
        Info: Total cell delay = 1.536 ns ( 57.92 % )
        Info: Total interconnect delay = 1.116 ns ( 42.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N15; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[4]'
        Info: 2: + IC(0.485 ns) + CELL(0.438 ns) = 0.923 ns; Loc. = LCCOMB_X38_Y11_N2; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst|Equal1~1'
        Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.601 ns; Loc. = LCCOMB_X38_Y11_N24; Fanout = 8; COMB Node = 'MII_to_RCV:phy_inst|rcv_data_valid~0'
        Info: 4: + IC(1.506 ns) + CELL(2.788 ns) = 5.895 ns; Loc. = PIN_AE16; Fanout = 0; PIN Node = 'mii_rdv_out'
        Info: Total cell delay = 3.646 ns ( 61.85 % )
        Info: Total interconnect delay = 2.249 ns ( 38.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Tue Apr 28 12:40:33 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


