{
    "TPU v1":{
        "TDP": 100,
        "TFLOPS": 200
    },
    "TPU v2":{
        "TDP": 100,
        "TFLOPS": 200,
        "chip": {"brand": "TSMC", "size": "16nm"},
        "peak TFLOPS":45,
        "power":{"min": 123, "mean": 224, "max": 260},
        "hardware_utilization": 0.51,
        "die size": 6.25
    },
    "TPU v3":{
        "TDP": 200,
        "TFLOPS": 300,
        "chip": {"brand": "TSMC", "size": "16nm"},
        "peak TFLOPS": 123,
        "power":{"min": 123, "mean": 220, "max": 260},
        "cpus per tpu": 8,
        "hardware_utilization": 0.325,
        "die size": 7
    },
    "TPU v4":{
        "chip": {"brand": "TSMC", "size": "7nm"},
        "peak TFLOPS":  275,
        "power":    {"min": 90, "mean": 170, "max": 192},
        "cpus per tpu": 4,
        "hardware_utilization": 0.578

    }
}