
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033448                       # Number of seconds simulated
sim_ticks                                 33447814779                       # Number of ticks simulated
final_tick                               604950737898                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110926                       # Simulator instruction rate (inst/s)
host_op_rate                                   142755                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1072176                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913832                       # Number of bytes of host memory used
host_seconds                                 31196.19                       # Real time elapsed on the host
sim_insts                                  3460465145                       # Number of instructions simulated
sim_ops                                    4453415606                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2176000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       438912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4391424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       970112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            970112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17000                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3429                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34308                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7579                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7579                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52925431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65056567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        80364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13122292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131291806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        80364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29003748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29003748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29003748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52925431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65056567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        80364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13122292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160295554                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80210588                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28419551                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24849148                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801644                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14208662                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13673048                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045356                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56923                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158148504                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28419551                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718404                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32559771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841484                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4070100                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526713                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77187194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44627423     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613665      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949606      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769944      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554807      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4752784      6.16%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127535      1.46%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848324      1.10%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13943106     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77187194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354312                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971666                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34581378                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3942782                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31512874                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125754                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024396                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092449                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176957363                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024396                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36032174                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1507016                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434517                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30174628                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014454                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172318238                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689483                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       813493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228799762                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784348875                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784348875                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79903590                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20351                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5392478                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26499145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96393                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2006440                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163070311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137654013                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182416                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48900496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134266836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77187194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839999                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26826172     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14357251     18.60%     53.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12570959     16.29%     69.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7668494      9.93%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8017567     10.39%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722534      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085951      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555410      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382856      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77187194                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542113     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175171     21.42%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100482     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107977795     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085319      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690702     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890276      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137654013                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716158                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817766                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353495402                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211991091                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133165658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138471779                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340009                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7569074                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          863                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409820                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024396                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         917837                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163090175                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26499145                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763175                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          202                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959951                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020853                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135086949                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22771718                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2567064                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27543987                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415947                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772269                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684154                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133315249                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133165658                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81823017                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199702820                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660200                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49479290                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806402                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70162798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317496                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32351620     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844209     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304494     11.84%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816285      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695805      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127112      1.61%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009218      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876992      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4137063      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70162798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4137063                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229116613                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333211904                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3023394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802106                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802106                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246718                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246718                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624871941                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174558014                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182376566                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80210588                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28038658                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22811673                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1914299                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11779166                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10929163                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2958526                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28146367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155593962                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28038658                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13887689                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34216177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10289550                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6540299                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13771279                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       806750                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77235089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.488150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43018912     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3009105      3.90%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2442554      3.16%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5898408      7.64%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1594488      2.06%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2050832      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1491195      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          833024      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16896571     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77235089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349563                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.939818                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29440755                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6370115                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32906583                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223410                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8294221                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4774665                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38338                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185999690                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74032                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8294221                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31589440                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1330136                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1858911                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30930315                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3232061                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179469740                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29276                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1340755                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1004919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1231                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251303253                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    837867344                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    837867344                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153922031                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97381217                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37072                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21023                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8869785                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16736677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8519801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133418                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2868258                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169676072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134732956                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264127                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58660817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179285822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5943                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77235089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.744453                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884125                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27264134     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16467154     21.32%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10859575     14.06%     70.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7981366     10.33%     81.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6845180      8.86%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3555984      4.60%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3040165      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       571324      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       650207      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77235089                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         789384     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160098     14.44%     85.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158963     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112265131     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1918141      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14907      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13384204      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7150573      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134732956                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.679740                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1108456                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348073584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228373226                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131309668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135841412                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       506852                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6607713                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2648                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          581                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2185459                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8294221                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         545578                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74068                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169711832                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       425694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16736677                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8519801                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20851                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          581                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1075409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220221                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132605934                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12557395                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2127022                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19527335                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18704765                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6969940                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.653222                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131396767                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131309668                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85580300                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241588985                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637062                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354239                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90170636                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110736479                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58976263                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29816                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1918934                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68940867                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.606253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134018                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27250861     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18899932     27.41%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7689028     11.15%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4324681      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3535325      5.13%     89.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1435940      2.08%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1710847      2.48%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855658      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3238595      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68940867                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90170636                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110736479                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16463303                       # Number of memory references committed
system.switch_cpus1.commit.loads             10128961                       # Number of loads committed
system.switch_cpus1.commit.membars              14908                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15910457                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99777436                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2254147                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3238595                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235415014                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347724982                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2975499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90170636                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110736479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90170636                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.889542                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889542                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124174                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124174                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596560038                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181515907                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171635053                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29816                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80210588                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30068855                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24542709                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2007584                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12759562                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11868947                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3111853                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88423                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31159443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163439751                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30068855                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14980800                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35438707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10468674                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4896489                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15173649                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79939084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44500377     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2898920      3.63%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4370209      5.47%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3009140      3.76%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2118788      2.65%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2076877      2.60%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1245098      1.56%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2667670      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17052005     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79939084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374874                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037633                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32042247                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5115657                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33841377                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       495792                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8443998                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5060820                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          518                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195731474                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2431                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8443998                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33836412                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         469461                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2066277                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32506191                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2616734                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189880692                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1097170                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       888496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    266216746                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    883874412                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    883874412                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164024547                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102192128                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34151                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16325                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7780746                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17434913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8918123                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111925                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2597380                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177010196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32597                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141434042                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280825                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58979735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180458312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79939084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769273                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918024                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28762475     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15960465     19.97%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11468375     14.35%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7632876      9.55%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7729603      9.67%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3718338      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3291315      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       624889      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       750748      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79939084                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         768375     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152865     14.12%     85.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161297     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118278599     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1790405      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16273      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13912074      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7436691      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141434042                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763284                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1082544                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364170529                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236022991                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137516088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142516586                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       443569                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6761041                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6004                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          468                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2136351                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8443998                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         241815                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46615                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177042795                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       659429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17434913                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8918123                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16325                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39671                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          468                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1221947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1093538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2315485                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138831047                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13004580                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2602987                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20258021                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19729635                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7253441                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.730832                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137576048                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137516088                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89086665                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253012983                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714438                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352103                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95395069                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117584551                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59458386                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2023481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71495086                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174817                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27507857     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20394483     28.53%     67.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7714175     10.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4321593      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3643619      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1632594      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1558640      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1069347      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3652778      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71495086                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95395069                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117584551                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17455629                       # Number of memory references committed
system.switch_cpus2.commit.loads             10673868                       # Number of loads committed
system.switch_cpus2.commit.membars              16272                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17054177                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105856891                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2429581                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3652778                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           244885245                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362535339                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 271504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95395069                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117584551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95395069                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840825                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840825                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189308                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189308                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623564017                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191206725                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179948131                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32544                       # number of misc regfile writes
system.l20.replacements                         13845                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214979                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24085                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.925846                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          198.672970                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.195392                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5360.341058                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4672.790580                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019402                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523471                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456327                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35693                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35693                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9363                       # number of Writeback hits
system.l20.Writeback_hits::total                 9363                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35693                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35693                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35693                       # number of overall hits
system.l20.overall_hits::total                  35693                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13830                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13845                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13830                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13845                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13830                       # number of overall misses
system.l20.overall_misses::total                13845                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1772388004                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1775052663                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1772388004                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1775052663                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1772388004                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1775052663                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49523                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49538                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9363                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9363                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49523                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49538                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49523                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49538                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279264                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279482                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279264                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279482                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279264                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279482                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128155.314823                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128208.931961                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128155.314823                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128208.931961                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128155.314823                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128208.931961                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2208                       # number of writebacks
system.l20.writebacks::total                     2208                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13830                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13845                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13830                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13845                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13830                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13845                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1641739318                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1644261388                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1641739318                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1644261388                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1641739318                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1644261388                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279264                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279482                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279264                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279482                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279264                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279482                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118708.555170                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118762.108198                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118708.555170                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118762.108198                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118708.555170                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118762.108198                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17013                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          755119                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27253                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.707739                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          231.407765                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.144271                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3454.661402                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6544.786562                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022598                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000893                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.337369                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.639139                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48485                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48485                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17852                       # number of Writeback hits
system.l21.Writeback_hits::total                17852                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48485                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48485                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48485                       # number of overall hits
system.l21.overall_hits::total                  48485                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17000                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17013                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17000                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17013                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17000                       # number of overall misses
system.l21.overall_misses::total                17013                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1641036                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2343761638                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2345402674                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1641036                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2343761638                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2345402674                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1641036                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2343761638                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2345402674                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65485                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65498                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17852                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17852                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65485                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65498                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65485                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65498                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259601                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259748                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259601                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259748                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259601                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259748                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137868.331647                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137859.441251                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137868.331647                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137859.441251                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137868.331647                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137859.441251                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3026                       # number of writebacks
system.l21.writebacks::total                     3026                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17000                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17013                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17000                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17013                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17000                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17013                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2183191458                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2184709561                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2183191458                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2184709561                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2183191458                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2184709561                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259601                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259748                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259601                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259748                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259601                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259748                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128423.026941                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 128414.128079                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128423.026941                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 128414.128079                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128423.026941                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 128414.128079                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3450                       # number of replacements
system.l22.tagsinuse                     12287.890857                       # Cycle average of tags in use
system.l22.total_refs                          359917                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15738                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.869297                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          669.434872                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.114357                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1618.136740                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             3.708820                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9978.496067                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.054479                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001474                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.131684                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000302                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.812052                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        28230                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28231                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9328                       # number of Writeback hits
system.l22.Writeback_hits::total                 9328                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        28231                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28232                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        28231                       # number of overall hits
system.l22.overall_hits::total                  28232                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3411                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3432                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3429                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3450                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3429                       # number of overall misses
system.l22.overall_misses::total                 3450                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3482629                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    460353334                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      463835963                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2244403                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2244403                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3482629                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    462597737                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       466080366                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3482629                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    462597737                       # number of overall miss cycles
system.l22.overall_miss_latency::total      466080366                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           22                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31641                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31663                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9328                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9328                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           22                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31660                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31682                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           22                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31660                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31682                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107803                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108391                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108307                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108895                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108307                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108895                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 165839.476190                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 134961.399590                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 135150.338869                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 124689.055556                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 124689.055556                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 165839.476190                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 134907.476524                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 135095.758261                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 165839.476190                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 134907.476524                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 135095.758261                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2345                       # number of writebacks
system.l22.writebacks::total                     2345                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3411                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3432                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3429                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3450                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3429                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3450                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3283268                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    428117642                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    431400910                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      2074562                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      2074562                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3283268                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    430192204                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    433475472                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3283268                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    430192204                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    433475472                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107803                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108391                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108307                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108895                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108307                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108895                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156346.095238                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 125510.888889                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 125699.565851                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 115253.444444                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 115253.444444                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 156346.095238                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 125457.044036                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 125645.064348                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 156346.095238                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 125457.044036                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 125645.064348                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988931                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558808                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875569.756458                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988931                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526694                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526694                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526694                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526713                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526713                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526713                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526713                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49523                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453753                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49779                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.958296                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.616802                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.383198                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826628                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173372                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670983                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670983                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004475                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004475                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004475                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004475                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156985                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156985                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156985                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156985                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156985                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12307528939                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12307528939                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12307528939                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12307528939                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12307528939                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12307528939                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20827968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20827968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161460                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007537                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007537                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78399.394458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78399.394458                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78399.394458                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78399.394458                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78399.394458                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78399.394458                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9363                       # number of writebacks
system.cpu0.dcache.writebacks::total             9363                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107462                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107462                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49523                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49523                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49523                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2032425990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2032425990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2032425990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2032425990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2032425990                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2032425990                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41040.041799                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41040.041799                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41040.041799                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41040.041799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41040.041799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41040.041799                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996704                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100744677                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219243.300403                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996704                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13771263                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13771263                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13771263                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13771263                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13771263                       # number of overall hits
system.cpu1.icache.overall_hits::total       13771263                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1970768                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1970768                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1970768                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1970768                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1970768                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1970768                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13771279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13771279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13771279                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13771279                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13771279                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13771279                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       123173                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       123173                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       123173                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       123173                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       123173                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       123173                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1669706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1669706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1669706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128438.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65485                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192076865                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65741                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2921.721072                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107144                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892856                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9536255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9536255                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6304527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6304527                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20491                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14908                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14908                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15840782                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15840782                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15840782                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15840782                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142664                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142664                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142664                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142664                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8308065217                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8308065217                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8308065217                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8308065217                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8308065217                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8308065217                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9678919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9678919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6304527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6304527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14908                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14908                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15983446                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15983446                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15983446                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15983446                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014740                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014740                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008926                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58235.190497                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58235.190497                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 58235.190497                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58235.190497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 58235.190497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58235.190497                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17852                       # number of writebacks
system.cpu1.dcache.writebacks::total            17852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77179                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77179                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77179                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65485                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65485                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65485                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65485                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65485                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2725166166                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2725166166                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2725166166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2725166166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2725166166                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2725166166                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41615.120501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41615.120501                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41615.120501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41615.120501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41615.120501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41615.120501                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.451316                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103114910                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2357083.141026                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.451316                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.029569                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.744313                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15173623                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15173623                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15173623                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15173623                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15173623                       # number of overall hits
system.cpu2.icache.overall_hits::total       15173623                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.cpu2.icache.overall_misses::total           26                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3937204                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3937204                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3937204                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3937204                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3937204                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3937204                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15173649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15173649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15173649                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15173649                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15173649                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15173649                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151430.923077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151430.923077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151430.923077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151430.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151430.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151430.923077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           22                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           22                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           22                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3511288                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3511288                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3511288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3511288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3511288                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3511288                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       159604                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       159604                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       159604                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       159604                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       159604                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       159604                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31660                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176272037                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31916                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5522.999029                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.936190                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.063810                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902094                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097906                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9904988                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9904988                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6748805                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6748805                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16303                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16272                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16272                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16653793                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16653793                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16653793                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16653793                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63690                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63831                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63831                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63831                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63831                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2121977349                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2121977349                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     16770027                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     16770027                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2138747376                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2138747376                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2138747376                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2138747376                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9968678                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9968678                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6748946                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6748946                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16272                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16272                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16717624                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16717624                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16717624                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16717624                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006389                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003818                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003818                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003818                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003818                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33317.276637                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33317.276637                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 118936.361702                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 118936.361702                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33506.405602                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33506.405602                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33506.405602                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33506.405602                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        58193                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        58193                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9328                       # number of writebacks
system.cpu2.dcache.writebacks::total             9328                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32049                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32049                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32171                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32171                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32171                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32171                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31641                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31660                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31660                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31660                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31660                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    683170688                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    683170688                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2275486                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2275486                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    685446174                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    685446174                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    685446174                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    685446174                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21591.311526                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21591.311526                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 119762.421053                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119762.421053                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21650.226595                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21650.226595                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21650.226595                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21650.226595                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
