<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn230223134927"></A><B><U><big>pn230223134927</big></U></B>
#Start recording tcl command: 2/23/2023 10:39:15
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217/c25x_fpga.ldf"
#Stop recording: 2/23/2023 13:49:27



<A name="pn230223162343"></A><B><U><big>pn230223162343</big></U></B>
#Start recording tcl command: 2/23/2023 14:10:31
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217/c25x_fpga.ldf"
#Stop recording: 2/23/2023 16:23:43



<A name="pn230224105443"></A><B><U><big>pn230224105443</big></U></B>
#Start recording tcl command: 2/24/2023 09:46:49
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217/c25x_fpga.ldf"
#Stop recording: 2/24/2023 10:54:43



<A name="pn230306103755"></A><B><U><big>pn230306103755</big></U></B>
#Start recording tcl command: 3/6/2023 10:33:35
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217/c25x_fpga.ldf"
#Stop recording: 3/6/2023 10:37:55



<A name="pn230308170629"></A><B><U><big>pn230308170629</big></U></B>
#Start recording tcl command: 3/7/2023 17:36:24
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217/c25x_fpga.ldf"
#Stop recording: 3/8/2023 17:06:29



<A name="pn230308173421"></A><B><U><big>pn230308173421</big></U></B>
#Start recording tcl command: 3/8/2023 17:33:35
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23022217/c25x_fpga.ldf"
#Stop recording: 3/8/2023 17:34:21



<A name="pn230329200930"></A><B><U><big>pn230329200930</big></U></B>
#Start recording tcl command: 3/29/2023 16:35:24
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_22032115/H100_FPGA_23032115; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_22032115/H100_FPGA_23032115/c25x_fpga.ldf"
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
prj_run Export -impl c25x_fpga -task Bitgen
sbp_design open -dsgn "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_22032115/H100_FPGA_23032115/c25x_fpga_ip/c25x_fpga_ip.sbx"
prj_src add "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_22032115/H100_FPGA_23032115/source/dist/data_process_4.v"
prj_run Export -impl c25x_fpga -task Bitgen
prj_src remove "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_22032115/H100_FPGA_23032115/source/dist/data_process_4.v"
prj_run Export -impl c25x_fpga -task Bitgen
#Stop recording: 3/29/2023 20:09:30



<A name="pn230417092303"></A><B><U><big>pn230417092303</big></U></B>
#Start recording tcl command: 4/14/2023 20:08:14
#Project Location: C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23033018/H100_FPGA_23033018; Project name: c25x_fpga
prj_project open "C:/Users/guoxiang/Desktop/FPGA/H100/custom/xiangong/H100_FPGA_23033018/H100_FPGA_23033018/c25x_fpga.ldf"
prj_run Export -impl c25x_fpga -task Bitgen
#Stop recording: 4/17/2023 09:23:03



<A name="pn250430181043"></A><B><U><big>pn250430181043</big></U></B>
#Start recording tcl command: 4/29/2025 16:02:21
#Project Location: D:/Project/H100_FPGA; Project name: c25x_fpga
prj_project open "D:/Project/H100_FPGA/c25x_fpga.ldf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim_04290A/sim_04290A.spf"
sbp_design open -dsgn "D:/Project/H100_FPGA/c25x_fpga_ip/c25x_fpga_ip.sbx"
sbp_builder export_add -comp {c25x_fpga_ip/SBP_c25x_pll}
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf"
prj_src add "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A.spf"
#Stop recording: 4/30/2025 18:10:43



<A name="pn250513174247"></A><B><U><big>pn250513174247</big></U></B>
#Start recording tcl command: 5/13/2025 16:40:58
#Project Location: D:/Project/H100_FPGA; Project name: c25x_fpga
prj_project open "D:/Project/H100_FPGA/c25x_fpga.ldf"
rva_project new -rva "debug" -cable USB -rvl "D:/Project/H100_FPGA/debug0513.rvl" -dev "1. LFE5U-25F:0x41111043" -port 0 -xcf ""
prj_src add "D:/Project/H100_FPGA/debug.rva"
rva_project run
rva_project run
rva_te set -name TE1 -expression "TU2"
rva_tu set -name TU2 -operator "!="
rva_project run
rva_tu set -name TU2 -operator "=="
rva_project run
rvl_project open D:/Project/H100_FPGA/debug/c25x_fpga.rvl
prj_src remove "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A.spf" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim04290A/sim04290A/sim04290A.spf" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim_04290A/sim_04290A.spf" "D:/Project/H100_FPGA/sim04290A/sim04290A.spf"
prj_src remove "D:/Project/H100_FPGA/debug/untitled.rva"
prj_src add "D:/Project/H100_FPGA/debug0513.rvl"
rvl_project close
rvl_project open D:/Project/H100_FPGA/debug0513.rvl
rva_project save "D:/Project/H100_FPGA/debug.rva"
rva_project close
prj_run Synthesis -impl c25x_fpga
prj_run Synthesis -impl c25x_fpga
rvl_project open D:/Project/H100_FPGA/debug/c25x_fpga.rvl
rvl_project close -force
prj_src enable "D:/Project/H100_FPGA/debug0513.rvl"
rvl_project open D:/Project/H100_FPGA/debug/c25x_fpga.rvl
rvl_core delete c25x_fpga_LA1
prj_run Synthesis -impl c25x_fpga
rvl_project save -overwrite D:/Project/H100_FPGA/debug/c25x_fpga.rvl
rvl_project close -force
prj_run Synthesis -impl c25x_fpga -task Lattice_Synthesis
prj_run Synthesis -impl c25x_fpga -task Lattice_Synthesis
prj_run Export -impl c25x_fpga -task Bitgen -forceAll
prj_src remove "D:/Project/H100_FPGA/debug/c25x_fpga.rvl"
prj_run Synthesis -impl c25x_fpga -forceOne
#Stop recording: 5/13/2025 17:42:47



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
