<profile>

<ReportVersion>
<Version>2018.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg400-2</Part>
<TopModelName>DWT</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.588</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>65211</Average-caseLatency>
<Worst-caseLatency>676908</Worst-caseLatency>
<Interval-min>2</Interval-min>
<Interval-max>676909</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_data_store>
<TripCount>2048</TripCount>
<Latency>2047</Latency>
<IterationLatency>1</IterationLatency>
</memset_data_store>
<memset_data_output>
<TripCount>5</TripCount>
<Latency>10244</Latency>
<IterationLatency>2049</IterationLatency>
<memset_data_output>
<TripCount>2048</TripCount>
<Latency>2047</Latency>
<IterationLatency>1</IterationLatency>
</memset_data_output>
</memset_data_output>
<memset_data_input>
<TripCount>2048</TripCount>
<Latency>2047</Latency>
<IterationLatency>1</IterationLatency>
</memset_data_input>
<Loop4>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<IterationLatency>2</IterationLatency>
</Loop4>
<Loop5>
<TripCount>5</TripCount>
<Latency>
<range>
<min>5155</min>
<max>660515</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1031</min>
<max>132103</max>
</range>
</IterationLatency>
<loop6>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>124928</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>122</max>
</range>
</IterationLatency>
<loop1>
<TripCount>
<range>
<min>0</min>
<max>12</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>120</max>
</range>
</Latency>
<IterationLatency>10</IterationLatency>
</loop1>
</loop6>
<loop2>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>2048</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</loop2>
<loop5>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>1024</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</loop5>
<loop3>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>2048</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</loop3>
<loop4>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>1024</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</loop4>
<Loop5.6>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<IterationLatency>1</IterationLatency>
</Loop5.6>
</Loop5>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>50</BRAM_18K>
<DSP48E>10</DSP48E>
<FF>1803</FF>
<LUT>2325</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_out</name>
<Object>data_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>data_out_ap_vld</name>
<Object>data_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>data</name>
<Object>data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>read_valid</name>
<Object>read_valid</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_ready</name>
<Object>read_ready</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_ready_ap_vld</name>
<Object>read_ready</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_over</name>
<Object>read_over</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_over_ap_vld</name>
<Object>read_over</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>write_valid</name>
<Object>write_valid</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>write_valid_ap_vld</name>
<Object>write_valid</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
