
DCmotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c74  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  08010e18  08010e18  00020e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801143c  0801143c  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  0801143c  0801143c  0002143c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011444  08011444  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011444  08011444  00021444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801144c  0801144c  0002144c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08011450  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bb0  20000204  08011654  00030204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001db4  08011654  00031db4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028ca5  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000531d  00000000  00000000  00058ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c98  00000000  00000000  0005e1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  0005fe90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d90a  00000000  00000000  00061980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024fd1  00000000  00000000  0007f28a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a06e2  00000000  00000000  000a425b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014493d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c34  00000000  00000000  00144990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010dfc 	.word	0x08010dfc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	08010dfc 	.word	0x08010dfc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <HAL_GPIO_EXTI_Callback>:
float rpm_left_velocity,rpm_right_velocity,previous_rpm_left_velocity,previous_rpm_right_velocity;
float previous_pos,pos;
float AntiWindupError,ResetError;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]
 static unsigned char state0,state1,state2,state3;
 static bool LEFT_ENCODER_A,RIGHT_ENCODER_A, LEFT_ENCODER_B,RIGHT_ENCODER_B;
 /* MOTOR A */
 if (GPIO_Pin == GPIO_PIN_12)
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f6c:	f040 80a1 	bne.w	80010b2 <HAL_GPIO_EXTI_Callback+0x156>
 {
   // chương trình ngắt của chân 12

	 LEFT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_12);
 8000f70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f74:	4892      	ldr	r0, [pc, #584]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 8000f76:	f004 fc39 	bl	80057ec <HAL_GPIO_ReadPin>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf14      	ite	ne
 8000f80:	2301      	movne	r3, #1
 8000f82:	2300      	moveq	r3, #0
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4b8f      	ldr	r3, [pc, #572]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f88:	701a      	strb	r2, [r3, #0]
	 state0=state0|LEFT_ENCODER_A;
 8000f8a:	4b8e      	ldr	r3, [pc, #568]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4b8d      	ldr	r3, [pc, #564]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	4b8b      	ldr	r3, [pc, #556]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f9a:	701a      	strb	r2, [r3, #0]

	 state0=state0<<1;
 8000f9c:	4b8a      	ldr	r3, [pc, #552]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b88      	ldr	r3, [pc, #544]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fa6:	701a      	strb	r2, [r3, #0]
	 LEFT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13);
 8000fa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fac:	4884      	ldr	r0, [pc, #528]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 8000fae:	f004 fc1d 	bl	80057ec <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	bf14      	ite	ne
 8000fb8:	2301      	movne	r3, #1
 8000fba:	2300      	moveq	r3, #0
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b83      	ldr	r3, [pc, #524]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8000fc0:	701a      	strb	r2, [r3, #0]
	 state0=state0|LEFT_ENCODER_B;
 8000fc2:	4b82      	ldr	r3, [pc, #520]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b7d      	ldr	r3, [pc, #500]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fd2:	701a      	strb	r2, [r3, #0]
	 state0=state0 & 0x03;
 8000fd4:	4b7c      	ldr	r3, [pc, #496]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b7a      	ldr	r3, [pc, #488]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fe0:	701a      	strb	r2, [r3, #0]

	 switch(state0)
 8000fe2:	4b79      	ldr	r3, [pc, #484]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d85d      	bhi.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
 8000fea:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	08001001 	.word	0x08001001
 8000ff4:	08001027 	.word	0x08001027
 8000ff8:	0800104d 	.word	0x0800104d
 8000ffc:	08001073 	.word	0x08001073
	 {
		 	 	 	 	 case 0:
							 	 if(left_previous==1){left_count++;}
 8001000:	4b73      	ldr	r3, [pc, #460]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d104      	bne.n	8001012 <HAL_GPIO_EXTI_Callback+0xb6>
 8001008:	4b72      	ldr	r3, [pc, #456]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	4a71      	ldr	r2, [pc, #452]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001010:	6013      	str	r3, [r2, #0]
							 	 if(left_previous==2) {left_count--;}
 8001012:	4b6f      	ldr	r3, [pc, #444]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d13e      	bne.n	8001098 <HAL_GPIO_EXTI_Callback+0x13c>
 800101a:	4b6e      	ldr	r3, [pc, #440]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	3b01      	subs	r3, #1
 8001020:	4a6c      	ldr	r2, [pc, #432]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001022:	6013      	str	r3, [r2, #0]
							 	 break;
 8001024:	e038      	b.n	8001098 <HAL_GPIO_EXTI_Callback+0x13c>
		 	 	 	 	 case 1:
		 	 	 	 		 	 if(left_previous==3){left_count++;}
 8001026:	4b6a      	ldr	r3, [pc, #424]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b03      	cmp	r3, #3
 800102c:	d104      	bne.n	8001038 <HAL_GPIO_EXTI_Callback+0xdc>
 800102e:	4b69      	ldr	r3, [pc, #420]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	4a67      	ldr	r2, [pc, #412]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001036:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==0){left_count--;}
 8001038:	4b65      	ldr	r3, [pc, #404]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d12d      	bne.n	800109c <HAL_GPIO_EXTI_Callback+0x140>
 8001040:	4b64      	ldr	r3, [pc, #400]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	3b01      	subs	r3, #1
 8001046:	4a63      	ldr	r2, [pc, #396]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001048:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 800104a:	e027      	b.n	800109c <HAL_GPIO_EXTI_Callback+0x140>
		 	 	 	 	 case 2:
		 	 	 	 		 	 if(left_previous==0){left_count++;}
 800104c:	4b60      	ldr	r3, [pc, #384]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d104      	bne.n	800105e <HAL_GPIO_EXTI_Callback+0x102>
 8001054:	4b5f      	ldr	r3, [pc, #380]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	4a5e      	ldr	r2, [pc, #376]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800105c:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==3) {left_count--;}
 800105e:	4b5c      	ldr	r3, [pc, #368]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b03      	cmp	r3, #3
 8001064:	d11c      	bne.n	80010a0 <HAL_GPIO_EXTI_Callback+0x144>
 8001066:	4b5b      	ldr	r3, [pc, #364]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	3b01      	subs	r3, #1
 800106c:	4a59      	ldr	r2, [pc, #356]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800106e:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001070:	e016      	b.n	80010a0 <HAL_GPIO_EXTI_Callback+0x144>
		 	 	 	 	 case 3:
		 	 	 	 		 	 if(left_previous==2){left_count++;}
 8001072:	4b57      	ldr	r3, [pc, #348]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b02      	cmp	r3, #2
 8001078:	d104      	bne.n	8001084 <HAL_GPIO_EXTI_Callback+0x128>
 800107a:	4b56      	ldr	r3, [pc, #344]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	4a54      	ldr	r2, [pc, #336]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001082:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==1) {left_count--;}
 8001084:	4b52      	ldr	r3, [pc, #328]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d10b      	bne.n	80010a4 <HAL_GPIO_EXTI_Callback+0x148>
 800108c:	4b51      	ldr	r3, [pc, #324]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	3b01      	subs	r3, #1
 8001092:	4a50      	ldr	r2, [pc, #320]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001094:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001096:	e005      	b.n	80010a4 <HAL_GPIO_EXTI_Callback+0x148>
							 	 break;
 8001098:	bf00      	nop
 800109a:	e004      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 800109c:	bf00      	nop
 800109e:	e002      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 80010a0:	bf00      	nop
 80010a2:	e000      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 80010a4:	bf00      	nop
	 }
	 left_previous=state0;
 80010a6:	4b48      	ldr	r3, [pc, #288]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 80010ae:	601a      	str	r2, [r3, #0]
		 	 	 	 		 	 if(right_previous==1) {right_count--;}
		 	 	 	 		 	 break;
		 }
		 right_previous=state3;
	 }
}
 80010b0:	e215      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_13)
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010b8:	f040 80b0 	bne.w	800121c <HAL_GPIO_EXTI_Callback+0x2c0>
		 LEFT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_12);
 80010bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010c0:	483f      	ldr	r0, [pc, #252]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 80010c2:	f004 fb93 	bl	80057ec <HAL_GPIO_ReadPin>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bf14      	ite	ne
 80010cc:	2301      	movne	r3, #1
 80010ce:	2300      	moveq	r3, #0
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 80010d4:	701a      	strb	r2, [r3, #0]
		 state1=state1|LEFT_ENCODER_A;
 80010d6:	4b3b      	ldr	r3, [pc, #236]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b3c      	ldr	r3, [pc, #240]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010e6:	701a      	strb	r2, [r3, #0]
		 state1=state1<<1;
 80010e8:	4b3b      	ldr	r3, [pc, #236]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b39      	ldr	r3, [pc, #228]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010f2:	701a      	strb	r2, [r3, #0]
		 LEFT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13);
 80010f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010f8:	4831      	ldr	r0, [pc, #196]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 80010fa:	f004 fb77 	bl	80057ec <HAL_GPIO_ReadPin>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf14      	ite	ne
 8001104:	2301      	movne	r3, #1
 8001106:	2300      	moveq	r3, #0
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4b30      	ldr	r3, [pc, #192]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 800110c:	701a      	strb	r2, [r3, #0]
		 state1=state1|LEFT_ENCODER_B;
 800110e:	4b2f      	ldr	r3, [pc, #188]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4313      	orrs	r3, r2
 800111a:	b2da      	uxtb	r2, r3
 800111c:	4b2e      	ldr	r3, [pc, #184]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800111e:	701a      	strb	r2, [r3, #0]
		 state1=state1 & 0x03;
 8001120:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	f003 0303 	and.w	r3, r3, #3
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4b2b      	ldr	r3, [pc, #172]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800112c:	701a      	strb	r2, [r3, #0]
		 switch(state1)
 800112e:	4b2a      	ldr	r3, [pc, #168]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b03      	cmp	r3, #3
 8001134:	d86c      	bhi.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
 8001136:	a201      	add	r2, pc, #4	; (adr r2, 800113c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800114d 	.word	0x0800114d
 8001140:	08001173 	.word	0x08001173
 8001144:	08001199 	.word	0x08001199
 8001148:	080011dd 	.word	0x080011dd
							 	 if(left_previous==1){left_count++;}
 800114c:	4b20      	ldr	r3, [pc, #128]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d104      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x202>
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800115c:	6013      	str	r3, [r2, #0]
							 	 if(left_previous==2) {left_count--;}
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d14d      	bne.n	8001202 <HAL_GPIO_EXTI_Callback+0x2a6>
 8001166:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	4a19      	ldr	r2, [pc, #100]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800116e:	6013      	str	r3, [r2, #0]
							 	 break;
 8001170:	e047      	b.n	8001202 <HAL_GPIO_EXTI_Callback+0x2a6>
		 	 	 	 		 	 if(left_previous==3){left_count++;}
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d104      	bne.n	8001184 <HAL_GPIO_EXTI_Callback+0x228>
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	3301      	adds	r3, #1
 8001180:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001182:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==0){left_count--;}
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d13c      	bne.n	8001206 <HAL_GPIO_EXTI_Callback+0x2aa>
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3b01      	subs	r3, #1
 8001192:	4a10      	ldr	r2, [pc, #64]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001194:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001196:	e036      	b.n	8001206 <HAL_GPIO_EXTI_Callback+0x2aa>
		 	 	 	 		 	 if(left_previous==0){left_count++;}
 8001198:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d104      	bne.n	80011aa <HAL_GPIO_EXTI_Callback+0x24e>
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a8:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==3) {left_count--;}
 80011aa:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d12b      	bne.n	800120a <HAL_GPIO_EXTI_Callback+0x2ae>
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	4a06      	ldr	r2, [pc, #24]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011ba:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 80011bc:	e025      	b.n	800120a <HAL_GPIO_EXTI_Callback+0x2ae>
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
 80011c4:	20000220 	.word	0x20000220
 80011c8:	20000221 	.word	0x20000221
 80011cc:	20000222 	.word	0x20000222
 80011d0:	20001680 	.word	0x20001680
 80011d4:	200016d0 	.word	0x200016d0
 80011d8:	20000223 	.word	0x20000223
		 	 	 	 		 	 if(left_previous==2){left_count++;}
 80011dc:	4b93      	ldr	r3, [pc, #588]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d104      	bne.n	80011ee <HAL_GPIO_EXTI_Callback+0x292>
 80011e4:	4b92      	ldr	r3, [pc, #584]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a91      	ldr	r2, [pc, #580]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011ec:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==1) {left_count--;}
 80011ee:	4b8f      	ldr	r3, [pc, #572]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d10b      	bne.n	800120e <HAL_GPIO_EXTI_Callback+0x2b2>
 80011f6:	4b8e      	ldr	r3, [pc, #568]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	4a8c      	ldr	r2, [pc, #560]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011fe:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001200:	e005      	b.n	800120e <HAL_GPIO_EXTI_Callback+0x2b2>
							 	 break;
 8001202:	bf00      	nop
 8001204:	e004      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 8001206:	bf00      	nop
 8001208:	e002      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 800120a:	bf00      	nop
 800120c:	e000      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 800120e:	bf00      	nop
		 left_previous=state1;
 8001210:	4b88      	ldr	r3, [pc, #544]	; (8001434 <HAL_GPIO_EXTI_Callback+0x4d8>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b85      	ldr	r3, [pc, #532]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 8001218:	601a      	str	r2, [r3, #0]
}
 800121a:	e160      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_10)		 // LEFT CHANNEL B
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001222:	f040 80a2 	bne.w	800136a <HAL_GPIO_EXTI_Callback+0x40e>
		 RIGHT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10);
 8001226:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800122a:	4883      	ldr	r0, [pc, #524]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800122c:	f004 fade 	bl	80057ec <HAL_GPIO_ReadPin>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	bf14      	ite	ne
 8001236:	2301      	movne	r3, #1
 8001238:	2300      	moveq	r3, #0
 800123a:	b2da      	uxtb	r2, r3
 800123c:	4b7f      	ldr	r3, [pc, #508]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 800123e:	701a      	strb	r2, [r3, #0]
		 state2=state2|RIGHT_ENCODER_A;
 8001240:	4b7e      	ldr	r3, [pc, #504]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	4b7e      	ldr	r3, [pc, #504]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	4313      	orrs	r3, r2
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4b7c      	ldr	r3, [pc, #496]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001250:	701a      	strb	r2, [r3, #0]
		 state2=state2<<1;
 8001252:	4b7b      	ldr	r3, [pc, #492]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b79      	ldr	r3, [pc, #484]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800125c:	701a      	strb	r2, [r3, #0]
		 RIGHT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_11);
 800125e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001262:	4875      	ldr	r0, [pc, #468]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 8001264:	f004 fac2 	bl	80057ec <HAL_GPIO_ReadPin>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	bf14      	ite	ne
 800126e:	2301      	movne	r3, #1
 8001270:	2300      	moveq	r3, #0
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b73      	ldr	r3, [pc, #460]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 8001276:	701a      	strb	r2, [r3, #0]
		 state2=state2|RIGHT_ENCODER_B;
 8001278:	4b72      	ldr	r3, [pc, #456]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b70      	ldr	r3, [pc, #448]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4313      	orrs	r3, r2
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4b6e      	ldr	r3, [pc, #440]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001288:	701a      	strb	r2, [r3, #0]
		 state2=state2 & 0x03;
 800128a:	4b6d      	ldr	r3, [pc, #436]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	b2da      	uxtb	r2, r3
 8001294:	4b6a      	ldr	r3, [pc, #424]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001296:	701a      	strb	r2, [r3, #0]
		 switch(state2)
 8001298:	4b69      	ldr	r3, [pc, #420]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b03      	cmp	r3, #3
 800129e:	d85e      	bhi.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
 80012a0:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <HAL_GPIO_EXTI_Callback+0x34c>)
 80012a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a6:	bf00      	nop
 80012a8:	080012b9 	.word	0x080012b9
 80012ac:	080012df 	.word	0x080012df
 80012b0:	08001305 	.word	0x08001305
 80012b4:	0800132b 	.word	0x0800132b
				 if(right_previous==1){right_count++;}
 80012b8:	4b63      	ldr	r3, [pc, #396]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d104      	bne.n	80012ca <HAL_GPIO_EXTI_Callback+0x36e>
 80012c0:	4b62      	ldr	r3, [pc, #392]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	4a61      	ldr	r2, [pc, #388]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012c8:	6013      	str	r3, [r2, #0]
				 if(right_previous==2){right_count--;}
 80012ca:	4b5f      	ldr	r3, [pc, #380]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d13e      	bne.n	8001350 <HAL_GPIO_EXTI_Callback+0x3f4>
 80012d2:	4b5e      	ldr	r3, [pc, #376]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	4a5c      	ldr	r2, [pc, #368]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012da:	6013      	str	r3, [r2, #0]
				 break;
 80012dc:	e038      	b.n	8001350 <HAL_GPIO_EXTI_Callback+0x3f4>
	 	 		 	 if(right_previous==3){right_count++;}
 80012de:	4b5a      	ldr	r3, [pc, #360]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b03      	cmp	r3, #3
 80012e4:	d104      	bne.n	80012f0 <HAL_GPIO_EXTI_Callback+0x394>
 80012e6:	4b59      	ldr	r3, [pc, #356]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a57      	ldr	r2, [pc, #348]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012ee:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==0){right_count--;}
 80012f0:	4b55      	ldr	r3, [pc, #340]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d12d      	bne.n	8001354 <HAL_GPIO_EXTI_Callback+0x3f8>
 80012f8:	4b54      	ldr	r3, [pc, #336]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3b01      	subs	r3, #1
 80012fe:	4a53      	ldr	r2, [pc, #332]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001300:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 8001302:	e027      	b.n	8001354 <HAL_GPIO_EXTI_Callback+0x3f8>
	 	 		 	 if(right_previous==0){right_count++;}
 8001304:	4b50      	ldr	r3, [pc, #320]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d104      	bne.n	8001316 <HAL_GPIO_EXTI_Callback+0x3ba>
 800130c:	4b4f      	ldr	r3, [pc, #316]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	4a4e      	ldr	r2, [pc, #312]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001314:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==3) {right_count--;}
 8001316:	4b4c      	ldr	r3, [pc, #304]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b03      	cmp	r3, #3
 800131c:	d11c      	bne.n	8001358 <HAL_GPIO_EXTI_Callback+0x3fc>
 800131e:	4b4b      	ldr	r3, [pc, #300]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	3b01      	subs	r3, #1
 8001324:	4a49      	ldr	r2, [pc, #292]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001326:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 8001328:	e016      	b.n	8001358 <HAL_GPIO_EXTI_Callback+0x3fc>
	 	 		 	 if(right_previous==2){right_count++;}
 800132a:	4b47      	ldr	r3, [pc, #284]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d104      	bne.n	800133c <HAL_GPIO_EXTI_Callback+0x3e0>
 8001332:	4b46      	ldr	r3, [pc, #280]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3301      	adds	r3, #1
 8001338:	4a44      	ldr	r2, [pc, #272]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800133a:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==1) {right_count--;}
 800133c:	4b42      	ldr	r3, [pc, #264]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d10b      	bne.n	800135c <HAL_GPIO_EXTI_Callback+0x400>
 8001344:	4b41      	ldr	r3, [pc, #260]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	3b01      	subs	r3, #1
 800134a:	4a40      	ldr	r2, [pc, #256]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800134c:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 800134e:	e005      	b.n	800135c <HAL_GPIO_EXTI_Callback+0x400>
				 break;
 8001350:	bf00      	nop
 8001352:	e004      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 8001354:	bf00      	nop
 8001356:	e002      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 8001358:	bf00      	nop
 800135a:	e000      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 800135c:	bf00      	nop
		 right_previous=state2;
 800135e:	4b38      	ldr	r3, [pc, #224]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	461a      	mov	r2, r3
 8001364:	4b38      	ldr	r3, [pc, #224]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001366:	601a      	str	r2, [r3, #0]
}
 8001368:	e0b9      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_11)
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001370:	f040 80b5 	bne.w	80014de <HAL_GPIO_EXTI_Callback+0x582>
		 RIGHT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10);
 8001374:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001378:	482f      	ldr	r0, [pc, #188]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800137a:	f004 fa37 	bl	80057ec <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	bf14      	ite	ne
 8001384:	2301      	movne	r3, #1
 8001386:	2300      	moveq	r3, #0
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b2c      	ldr	r3, [pc, #176]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 800138c:	701a      	strb	r2, [r3, #0]
		 state3=state3|RIGHT_ENCODER_A;
 800138e:	4b2b      	ldr	r3, [pc, #172]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	461a      	mov	r2, r3
 8001394:	4b2e      	ldr	r3, [pc, #184]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4313      	orrs	r3, r2
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4b2c      	ldr	r3, [pc, #176]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 800139e:	701a      	strb	r2, [r3, #0]
		 state3=state3<<1;
 80013a0:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	4b29      	ldr	r3, [pc, #164]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013aa:	701a      	strb	r2, [r3, #0]
		 RIGHT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_11);
 80013ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b0:	4821      	ldr	r0, [pc, #132]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 80013b2:	f004 fa1b 	bl	80057ec <HAL_GPIO_ReadPin>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	bf14      	ite	ne
 80013bc:	2301      	movne	r3, #1
 80013be:	2300      	moveq	r3, #0
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 80013c4:	701a      	strb	r2, [r3, #0]
		 state3=state3|RIGHT_ENCODER_B;
 80013c6:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013d6:	701a      	strb	r2, [r3, #0]
		 state3=state3 & 0x03;
 80013d8:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	f003 0303 	and.w	r3, r3, #3
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013e4:	701a      	strb	r2, [r3, #0]
		 switch(state3)
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d872      	bhi.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
 80013ee:	a201      	add	r2, pc, #4	; (adr r2, 80013f4 <HAL_GPIO_EXTI_Callback+0x498>)
 80013f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f4:	08001405 	.word	0x08001405
 80013f8:	08001455 	.word	0x08001455
 80013fc:	0800147b 	.word	0x0800147b
 8001400:	080014a1 	.word	0x080014a1
								 if(right_previous==1){right_count++;}
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d104      	bne.n	8001416 <HAL_GPIO_EXTI_Callback+0x4ba>
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	4a0e      	ldr	r2, [pc, #56]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001414:	6013      	str	r3, [r2, #0]
								 if(right_previous==2){right_count--;}
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2b02      	cmp	r3, #2
 800141c:	d153      	bne.n	80014c6 <HAL_GPIO_EXTI_Callback+0x56a>
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3b01      	subs	r3, #1
 8001424:	4a09      	ldr	r2, [pc, #36]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001426:	6013      	str	r3, [r2, #0]
								 break;
 8001428:	e04d      	b.n	80014c6 <HAL_GPIO_EXTI_Callback+0x56a>
 800142a:	bf00      	nop
 800142c:	20001680 	.word	0x20001680
 8001430:	200016d0 	.word	0x200016d0
 8001434:	20000223 	.word	0x20000223
 8001438:	40021000 	.word	0x40021000
 800143c:	20000224 	.word	0x20000224
 8001440:	20000225 	.word	0x20000225
 8001444:	20000226 	.word	0x20000226
 8001448:	200016c4 	.word	0x200016c4
 800144c:	20001688 	.word	0x20001688
 8001450:	20000227 	.word	0x20000227
		 	 	 	 		 	 if(right_previous==3){right_count++;}
 8001454:	4b24      	ldr	r3, [pc, #144]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b03      	cmp	r3, #3
 800145a:	d104      	bne.n	8001466 <HAL_GPIO_EXTI_Callback+0x50a>
 800145c:	4b23      	ldr	r3, [pc, #140]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	4a22      	ldr	r2, [pc, #136]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001464:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==0){right_count--;}
 8001466:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d12d      	bne.n	80014ca <HAL_GPIO_EXTI_Callback+0x56e>
 800146e:	4b1f      	ldr	r3, [pc, #124]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3b01      	subs	r3, #1
 8001474:	4a1d      	ldr	r2, [pc, #116]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001476:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001478:	e027      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0x56e>
		 	 	 	 		 	 if(right_previous==0){right_count++;}
 800147a:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d104      	bne.n	800148c <HAL_GPIO_EXTI_Callback+0x530>
 8001482:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	3301      	adds	r3, #1
 8001488:	4a18      	ldr	r2, [pc, #96]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800148a:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==3) {right_count--;}
 800148c:	4b16      	ldr	r3, [pc, #88]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b03      	cmp	r3, #3
 8001492:	d11c      	bne.n	80014ce <HAL_GPIO_EXTI_Callback+0x572>
 8001494:	4b15      	ldr	r3, [pc, #84]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	3b01      	subs	r3, #1
 800149a:	4a14      	ldr	r2, [pc, #80]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800149c:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 800149e:	e016      	b.n	80014ce <HAL_GPIO_EXTI_Callback+0x572>
		 	 	 	 		 	 if(right_previous==2){right_count++;}
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d104      	bne.n	80014b2 <HAL_GPIO_EXTI_Callback+0x556>
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a0f      	ldr	r2, [pc, #60]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014b0:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==1) {right_count--;}
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d10b      	bne.n	80014d2 <HAL_GPIO_EXTI_Callback+0x576>
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3b01      	subs	r3, #1
 80014c0:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014c2:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 80014c4:	e005      	b.n	80014d2 <HAL_GPIO_EXTI_Callback+0x576>
								 break;
 80014c6:	bf00      	nop
 80014c8:	e004      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014ca:	bf00      	nop
 80014cc:	e002      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014ce:	bf00      	nop
 80014d0:	e000      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014d2:	bf00      	nop
		 right_previous=state3;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_GPIO_EXTI_Callback+0x594>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014dc:	601a      	str	r2, [r3, #0]
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200016c4 	.word	0x200016c4
 80014ec:	20001688 	.word	0x20001688
 80014f0:	20000227 	.word	0x20000227
 80014f4:	00000000 	.word	0x00000000

080014f8 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f8:	b5b0      	push	{r4, r5, r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	cnt++;
 8001500:	4b61      	ldr	r3, [pc, #388]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3301      	adds	r3, #1
 8001506:	4a60      	ldr	r2, [pc, #384]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001508:	6013      	str	r3, [r2, #0]
	if(cnt==(1000*SAMPLE_TIME)) //1 cnt = 0.001s, default:100 = 0.1s
 800150a:	4b5f      	ldr	r3, [pc, #380]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b64      	cmp	r3, #100	; 0x64
 8001510:	f040 80ab 	bne.w	800166a <HAL_TIM_PeriodElapsedCallback+0x172>
	{

		rads_left_velocity  = left_count*2*PI/(5376*0.001*cnt);
 8001514:	4b5d      	ldr	r3, [pc, #372]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f80a 	bl	8000534 <__aeabi_i2d>
 8001520:	a355      	add	r3, pc, #340	; (adr r3, 8001678 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001526:	f7ff f86f 	bl	8000608 <__aeabi_dmul>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4614      	mov	r4, r2
 8001530:	461d      	mov	r5, r3
 8001532:	4b55      	ldr	r3, [pc, #340]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fffc 	bl	8000534 <__aeabi_i2d>
 800153c:	a350      	add	r3, pc, #320	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7ff f861 	bl	8000608 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4620      	mov	r0, r4
 800154c:	4629      	mov	r1, r5
 800154e:	f7ff f985 	bl	800085c <__aeabi_ddiv>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	f7ff fb2d 	bl	8000bb8 <__aeabi_d2f>
 800155e:	4603      	mov	r3, r0
 8001560:	4a4b      	ldr	r2, [pc, #300]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001562:	6013      	str	r3, [r2, #0]
		rpm_left_velocity   = left_count*60/(5376*0.001*cnt);
 8001564:	4b49      	ldr	r3, [pc, #292]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4613      	mov	r3, r2
 800156a:	011b      	lsls	r3, r3, #4
 800156c:	1a9b      	subs	r3, r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffdf 	bl	8000534 <__aeabi_i2d>
 8001576:	4604      	mov	r4, r0
 8001578:	460d      	mov	r5, r1
 800157a:	4b43      	ldr	r3, [pc, #268]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ffd8 	bl	8000534 <__aeabi_i2d>
 8001584:	a33e      	add	r3, pc, #248	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f83d 	bl	8000608 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4620      	mov	r0, r4
 8001594:	4629      	mov	r1, r5
 8001596:	f7ff f961 	bl	800085c <__aeabi_ddiv>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f7ff fb09 	bl	8000bb8 <__aeabi_d2f>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a3a      	ldr	r2, [pc, #232]	; (8001694 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80015aa:	6013      	str	r3, [r2, #0]

		rads_right_velocity = right_count*2*PI/(5376*0.001*cnt);
 80015ac:	4b3a      	ldr	r3, [pc, #232]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe ffbe 	bl	8000534 <__aeabi_i2d>
 80015b8:	a32f      	add	r3, pc, #188	; (adr r3, 8001678 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80015ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015be:	f7ff f823 	bl	8000608 <__aeabi_dmul>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4614      	mov	r4, r2
 80015c8:	461d      	mov	r5, r3
 80015ca:	4b2f      	ldr	r3, [pc, #188]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ffb0 	bl	8000534 <__aeabi_i2d>
 80015d4:	a32a      	add	r3, pc, #168	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80015d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015da:	f7ff f815 	bl	8000608 <__aeabi_dmul>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4620      	mov	r0, r4
 80015e4:	4629      	mov	r1, r5
 80015e6:	f7ff f939 	bl	800085c <__aeabi_ddiv>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	f7ff fae1 	bl	8000bb8 <__aeabi_d2f>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a28      	ldr	r2, [pc, #160]	; (800169c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80015fa:	6013      	str	r3, [r2, #0]
		rpm_right_velocity  = right_count*60/(5376*0.001*cnt);
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4613      	mov	r3, r2
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	1a9b      	subs	r3, r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff93 	bl	8000534 <__aeabi_i2d>
 800160e:	4604      	mov	r4, r0
 8001610:	460d      	mov	r5, r1
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ff8c 	bl	8000534 <__aeabi_i2d>
 800161c:	a318      	add	r3, pc, #96	; (adr r3, 8001680 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	f7fe fff1 	bl	8000608 <__aeabi_dmul>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4620      	mov	r0, r4
 800162c:	4629      	mov	r1, r5
 800162e:	f7ff f915 	bl	800085c <__aeabi_ddiv>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4610      	mov	r0, r2
 8001638:	4619      	mov	r1, r3
 800163a:	f7ff fabd 	bl	8000bb8 <__aeabi_d2f>
 800163e:	4603      	mov	r3, r0
 8001640:	4a17      	ldr	r2, [pc, #92]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001642:	6013      	str	r3, [r2, #0]

//		pos=previous_pos+right_count*360/5376;
//		previous_pos=pos;
		printf("%0.5f\n",rpm_right_velocity);
 8001644:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff85 	bl	8000558 <__aeabi_f2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4814      	ldr	r0, [pc, #80]	; (80016a4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001654:	f00d fbca 	bl	800edec <iprintf>
		left_count=0;
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x194>)
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
		right_count=0;
 800165e:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
		cnt=0;
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
	}
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bdb0      	pop	{r4, r5, r7, pc}
 8001672:	bf00      	nop
 8001674:	f3af 8000 	nop.w
 8001678:	54442d18 	.word	0x54442d18
 800167c:	400921fb 	.word	0x400921fb
 8001680:	24dd2f1b 	.word	0x24dd2f1b
 8001684:	40158106 	.word	0x40158106
 8001688:	20001694 	.word	0x20001694
 800168c:	200016d0 	.word	0x200016d0
 8001690:	200016bc 	.word	0x200016bc
 8001694:	200016b4 	.word	0x200016b4
 8001698:	20001688 	.word	0x20001688
 800169c:	200016a8 	.word	0x200016a8
 80016a0:	200016cc 	.word	0x200016cc
 80016a4:	08010e18 	.word	0x08010e18

080016a8 <PID>:
float CurrentError;
void PID(float *SetPoint, float* ControlledVariable,float* PidOutput)
{
 80016a8:	b5b0      	push	{r4, r5, r7, lr}
 80016aa:	b08a      	sub	sp, #40	; 0x28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	// PWM mode has the range from 0 to 400.
	float HighLimit=400,ManipulatedVariable,ManipulatedVariableHat,uk,ui;
 80016b4:	4b6e      	ldr	r3, [pc, #440]	; (8001870 <PID+0x1c8>)
 80016b6:	623b      	str	r3, [r7, #32]
	static float previous_ui;

	// Calculate the error
	CurrentError=*SetPoint-fabs(*ControlledVariable);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	ed93 7a00 	vldr	s14, [r3]
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	edd3 7a00 	vldr	s15, [r3]
 80016c4:	eef0 7ae7 	vabs.f32	s15, s15
 80016c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016cc:	4b69      	ldr	r3, [pc, #420]	; (8001874 <PID+0x1cc>)
 80016ce:	edc3 7a00 	vstr	s15, [r3]

	// Proportion
	uk=Kp*CurrentError;
 80016d2:	4b68      	ldr	r3, [pc, #416]	; (8001874 <PID+0x1cc>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff3e 	bl	8000558 <__aeabi_f2d>
 80016dc:	a35c      	add	r3, pc, #368	; (adr r3, 8001850 <PID+0x1a8>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe ff91 	bl	8000608 <__aeabi_dmul>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	f7ff fa63 	bl	8000bb8 <__aeabi_d2f>
 80016f2:	4603      	mov	r3, r0
 80016f4:	61fb      	str	r3, [r7, #28]

	// Integration
	ui=previous_ui+Ki*CurrentError*SAMPLE_TIME;
 80016f6:	4b60      	ldr	r3, [pc, #384]	; (8001878 <PID+0x1d0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe ff2c 	bl	8000558 <__aeabi_f2d>
 8001700:	4604      	mov	r4, r0
 8001702:	460d      	mov	r5, r1
 8001704:	4b5b      	ldr	r3, [pc, #364]	; (8001874 <PID+0x1cc>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe ff25 	bl	8000558 <__aeabi_f2d>
 800170e:	a352      	add	r3, pc, #328	; (adr r3, 8001858 <PID+0x1b0>)
 8001710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001714:	f7fe ff78 	bl	8000608 <__aeabi_dmul>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4610      	mov	r0, r2
 800171e:	4619      	mov	r1, r3
 8001720:	a34f      	add	r3, pc, #316	; (adr r3, 8001860 <PID+0x1b8>)
 8001722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001726:	f7fe ff6f 	bl	8000608 <__aeabi_dmul>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4620      	mov	r0, r4
 8001730:	4629      	mov	r1, r5
 8001732:	f7fe fdb3 	bl	800029c <__adddf3>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4610      	mov	r0, r2
 800173c:	4619      	mov	r1, r3
 800173e:	f7ff fa3b 	bl	8000bb8 <__aeabi_d2f>
 8001742:	4603      	mov	r3, r0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
	ManipulatedVariable=ui+uk;
 8001746:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800174a:	edd7 7a07 	vldr	s15, [r7, #28]
 800174e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001752:	edc7 7a06 	vstr	s15, [r7, #24]

	if(ManipulatedVariable<HighLimit)
 8001756:	ed97 7a06 	vldr	s14, [r7, #24]
 800175a:	edd7 7a08 	vldr	s15, [r7, #32]
 800175e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001766:	d508      	bpl.n	800177a <PID+0xd2>
	{
		ManipulatedVariableHat=ManipulatedVariable;
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	617b      	str	r3, [r7, #20]
		ResetError=0;
 800176c:	4b43      	ldr	r3, [pc, #268]	; (800187c <PID+0x1d4>)
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
		*PidOutput=ManipulatedVariable;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	601a      	str	r2, [r3, #0]
	}
	if(ManipulatedVariable>HighLimit)
 800177a:	ed97 7a06 	vldr	s14, [r7, #24]
 800177e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001782:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	dd59      	ble.n	8001840 <PID+0x198>
	{
		ManipulatedVariableHat=HighLimit;
 800178c:	6a3b      	ldr	r3, [r7, #32]
 800178e:	617b      	str	r3, [r7, #20]
		ResetError=ManipulatedVariableHat-ManipulatedVariable;
 8001790:	ed97 7a05 	vldr	s14, [r7, #20]
 8001794:	edd7 7a06 	vldr	s15, [r7, #24]
 8001798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179c:	4b37      	ldr	r3, [pc, #220]	; (800187c <PID+0x1d4>)
 800179e:	edc3 7a00 	vstr	s15, [r3]
		AntiWindupError=Ki*CurrentError+ResetError*Kb;
 80017a2:	4b34      	ldr	r3, [pc, #208]	; (8001874 <PID+0x1cc>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7fe fed6 	bl	8000558 <__aeabi_f2d>
 80017ac:	a32a      	add	r3, pc, #168	; (adr r3, 8001858 <PID+0x1b0>)
 80017ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b2:	f7fe ff29 	bl	8000608 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4614      	mov	r4, r2
 80017bc:	461d      	mov	r5, r3
 80017be:	4b2f      	ldr	r3, [pc, #188]	; (800187c <PID+0x1d4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fec8 	bl	8000558 <__aeabi_f2d>
 80017c8:	a327      	add	r3, pc, #156	; (adr r3, 8001868 <PID+0x1c0>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe ff1b 	bl	8000608 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe fd5f 	bl	800029c <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff f9e7 	bl	8000bb8 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4a24      	ldr	r2, [pc, #144]	; (8001880 <PID+0x1d8>)
 80017ee:	6013      	str	r3, [r2, #0]
		ui=previous_ui+AntiWindupError*SAMPLE_TIME;
 80017f0:	4b21      	ldr	r3, [pc, #132]	; (8001878 <PID+0x1d0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe feaf 	bl	8000558 <__aeabi_f2d>
 80017fa:	4604      	mov	r4, r0
 80017fc:	460d      	mov	r5, r1
 80017fe:	4b20      	ldr	r3, [pc, #128]	; (8001880 <PID+0x1d8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea8 	bl	8000558 <__aeabi_f2d>
 8001808:	a315      	add	r3, pc, #84	; (adr r3, 8001860 <PID+0x1b8>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe fefb 	bl	8000608 <__aeabi_dmul>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4620      	mov	r0, r4
 8001818:	4629      	mov	r1, r5
 800181a:	f7fe fd3f 	bl	800029c <__adddf3>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f7ff f9c7 	bl	8000bb8 <__aeabi_d2f>
 800182a:	4603      	mov	r3, r0
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
		*PidOutput=uk+ui;
 800182e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001832:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	edc3 7a00 	vstr	s15, [r3]
	}
	previous_ui=ui;
 8001840:	4a0d      	ldr	r2, [pc, #52]	; (8001878 <PID+0x1d0>)
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001844:	6013      	str	r3, [r2, #0]

}
 8001846:	bf00      	nop
 8001848:	3728      	adds	r7, #40	; 0x28
 800184a:	46bd      	mov	sp, r7
 800184c:	bdb0      	pop	{r4, r5, r7, pc}
 800184e:	bf00      	nop
 8001850:	3b645a1d 	.word	0x3b645a1d
 8001854:	3fcd4fdf 	.word	0x3fcd4fdf
 8001858:	9999999a 	.word	0x9999999a
 800185c:	402e9999 	.word	0x402e9999
 8001860:	9999999a 	.word	0x9999999a
 8001864:	3fb99999 	.word	0x3fb99999
 8001868:	fdf3b646 	.word	0xfdf3b646
 800186c:	403638d4 	.word	0x403638d4
 8001870:	43c80000 	.word	0x43c80000
 8001874:	200016b8 	.word	0x200016b8
 8001878:	20000228 	.word	0x20000228
 800187c:	200016c8 	.word	0x200016c8
 8001880:	200016a0 	.word	0x200016a0

08001884 <ReadEncoder>:

void ReadEncoder()
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <ComputeVelocity>:

void ComputeVelocity()
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <SubcribeVelocityFromRos>:

void SubcribeVelocityFromRos(float *linear_velocity,float *angular_velocity,float *left_velocity,float *right_velocity)
{
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	603b      	str	r3, [r7, #0]

	// Calculate vel of each wheel
	*left_velocity  = ((2*(*linear_velocity)-(*angular_velocity)*WHEEL_SEPARATION))/2;  // unit: m/s
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80018b8:	ee17 0a90 	vmov	r0, s15
 80018bc:	f7fe fe4c 	bl	8000558 <__aeabi_f2d>
 80018c0:	4604      	mov	r4, r0
 80018c2:	460d      	mov	r5, r1
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe45 	bl	8000558 <__aeabi_f2d>
 80018ce:	a367      	add	r3, pc, #412	; (adr r3, 8001a6c <SubcribeVelocityFromRos+0x1cc>)
 80018d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d4:	f7fe fe98 	bl	8000608 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4620      	mov	r0, r4
 80018de:	4629      	mov	r1, r5
 80018e0:	f7fe fcda 	bl	8000298 <__aeabi_dsub>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4610      	mov	r0, r2
 80018ea:	4619      	mov	r1, r3
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018f4:	f7fe ffb2 	bl	800085c <__aeabi_ddiv>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff f95a 	bl	8000bb8 <__aeabi_d2f>
 8001904:	4602      	mov	r2, r0
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	601a      	str	r2, [r3, #0]
	*right_velocity = ((2*(*linear_velocity)+(*angular_velocity)*WHEEL_SEPARATION))/2;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	edd3 7a00 	vldr	s15, [r3]
 8001910:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001914:	ee17 0a90 	vmov	r0, s15
 8001918:	f7fe fe1e 	bl	8000558 <__aeabi_f2d>
 800191c:	4604      	mov	r4, r0
 800191e:	460d      	mov	r5, r1
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fe17 	bl	8000558 <__aeabi_f2d>
 800192a:	a350      	add	r3, pc, #320	; (adr r3, 8001a6c <SubcribeVelocityFromRos+0x1cc>)
 800192c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001930:	f7fe fe6a 	bl	8000608 <__aeabi_dmul>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4620      	mov	r0, r4
 800193a:	4629      	mov	r1, r5
 800193c:	f7fe fcae 	bl	800029c <__adddf3>
 8001940:	4602      	mov	r2, r0
 8001942:	460b      	mov	r3, r1
 8001944:	4610      	mov	r0, r2
 8001946:	4619      	mov	r1, r3
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001950:	f7fe ff84 	bl	800085c <__aeabi_ddiv>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	f7ff f92c 	bl	8000bb8 <__aeabi_d2f>
 8001960:	4602      	mov	r2, r0
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	601a      	str	r2, [r3, #0]

	//v=omega.r => omega=v/r (rad/s)
	*left_velocity  = (*left_velocity)/WHEEL_RADIUS;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fdf4 	bl	8000558 <__aeabi_f2d>
 8001970:	a340      	add	r3, pc, #256	; (adr r3, 8001a74 <SubcribeVelocityFromRos+0x1d4>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	f7fe ff71 	bl	800085c <__aeabi_ddiv>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4610      	mov	r0, r2
 8001980:	4619      	mov	r1, r3
 8001982:	f7ff f919 	bl	8000bb8 <__aeabi_d2f>
 8001986:	4602      	mov	r2, r0
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	601a      	str	r2, [r3, #0]
	*right_velocity = (*right_velocity)/WHEEL_RADIUS;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fde1 	bl	8000558 <__aeabi_f2d>
 8001996:	a337      	add	r3, pc, #220	; (adr r3, 8001a74 <SubcribeVelocityFromRos+0x1d4>)
 8001998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199c:	f7fe ff5e 	bl	800085c <__aeabi_ddiv>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	f7ff f906 	bl	8000bb8 <__aeabi_d2f>
 80019ac:	4602      	mov	r2, r0
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	601a      	str	r2, [r3, #0]

	// convert to RPM
	*left_velocity  = ((*left_velocity)*60)/(2*PI);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001a60 <SubcribeVelocityFromRos+0x1c0>
 80019bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019c0:	ee17 0a90 	vmov	r0, s15
 80019c4:	f7fe fdc8 	bl	8000558 <__aeabi_f2d>
 80019c8:	a323      	add	r3, pc, #140	; (adr r3, 8001a58 <SubcribeVelocityFromRos+0x1b8>)
 80019ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ce:	f7fe ff45 	bl	800085c <__aeabi_ddiv>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4610      	mov	r0, r2
 80019d8:	4619      	mov	r1, r3
 80019da:	f7ff f8ed 	bl	8000bb8 <__aeabi_d2f>
 80019de:	4602      	mov	r2, r0
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	601a      	str	r2, [r3, #0]
	*right_velocity = ((*right_velocity)*60)/(2*PI);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	edd3 7a00 	vldr	s15, [r3]
 80019ea:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001a60 <SubcribeVelocityFromRos+0x1c0>
 80019ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f2:	ee17 0a90 	vmov	r0, s15
 80019f6:	f7fe fdaf 	bl	8000558 <__aeabi_f2d>
 80019fa:	a317      	add	r3, pc, #92	; (adr r3, 8001a58 <SubcribeVelocityFromRos+0x1b8>)
 80019fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a00:	f7fe ff2c 	bl	800085c <__aeabi_ddiv>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f7ff f8d4 	bl	8000bb8 <__aeabi_d2f>
 8001a10:	4602      	mov	r2, r0
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	601a      	str	r2, [r3, #0]

	// Determine the direction with the sign of value corresponding
	// (0,1): clockwise, (1,0): counter clockwise.

	if((left_velocity>0)&&(right_velocity>0))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d018      	beq.n	8001a4e <SubcribeVelocityFromRos+0x1ae>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d015      	beq.n	8001a4e <SubcribeVelocityFromRos+0x1ae>
	{
		  // IN1,IN2 pin    (motor A)
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	2102      	movs	r1, #2
 8001a26:	480f      	ldr	r0, [pc, #60]	; (8001a64 <SubcribeVelocityFromRos+0x1c4>)
 8001a28:	f003 fef8 	bl	800581c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_RESET);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2104      	movs	r1, #4
 8001a30:	480c      	ldr	r0, [pc, #48]	; (8001a64 <SubcribeVelocityFromRos+0x1c4>)
 8001a32:	f003 fef3 	bl	800581c <HAL_GPIO_WritePin>

		  // IN3,IN4 pin	(motor B)
		  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);
 8001a36:	2200      	movs	r2, #0
 8001a38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a3c:	480a      	ldr	r0, [pc, #40]	; (8001a68 <SubcribeVelocityFromRos+0x1c8>)
 8001a3e:	f003 feed 	bl	800581c <HAL_GPIO_WritePin>
	          HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 8001a42:	2201      	movs	r2, #1
 8001a44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a48:	4807      	ldr	r0, [pc, #28]	; (8001a68 <SubcribeVelocityFromRos+0x1c8>)
 8001a4a:	f003 fee7 	bl	800581c <HAL_GPIO_WritePin>
		  // IN3,IN4 pin	(motor B)
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
	}

}
 8001a4e:	bf00      	nop
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bdb0      	pop	{r4, r5, r7, pc}
 8001a56:	bf00      	nop
 8001a58:	54442d18 	.word	0x54442d18
 8001a5c:	401921fb 	.word	0x401921fb
 8001a60:	42700000 	.word	0x42700000
 8001a64:	40020400 	.word	0x40020400
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	33333333 	.word	0x33333333
 8001a70:	3fd33333 	.word	0x3fd33333
 8001a74:	9999999a 	.word	0x9999999a
 8001a78:	3fa99999 	.word	0x3fa99999

08001a7c <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a86:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a8a:	eef0 7ae7 	vabs.f32	s15, s15
 8001a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001aa6:	ed97 0a01 	vldr	s0, [r7, #4]
 8001aaa:	f00c fbd9 	bl	800e260 <roundf>
 8001aae:	eef0 7a40 	vmov.f32	s15, s0
 8001ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac0:	f002 ff66 	bl	8004990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ac4:	f000 f87a 	bl	8001bbc <_Z18SystemClock_Configv>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001ac8:	f000 f8ea 	bl	8001ca0 <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001acc:	f000 fb38 	bl	8002140 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001ad0:	f000 fb0e 	bl	80020f0 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8001ad4:	f000 f90a 	bl	8001cec <_ZL12MX_I2C1_Initv>
  MX_I2S2_Init();
 8001ad8:	f000 f93c 	bl	8001d54 <_ZL12MX_I2S2_Initv>
  MX_I2S3_Init();
 8001adc:	f000 f96e 	bl	8001dbc <_ZL12MX_I2S3_Initv>
  MX_SPI1_Init();
 8001ae0:	f000 f9a0 	bl	8001e24 <_ZL12MX_SPI1_Initv>
  MX_USB_HOST_Init();
 8001ae4:	f00c f89e 	bl	800dc24 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 8001ae8:	f000 fa34 	bl	8001f54 <_ZL12MX_TIM3_Initv>
  MX_TIM2_Init();
 8001aec:	f000 f9d6 	bl	8001e9c <_ZL12MX_TIM2_Initv>
  MX_USART1_UART_Init();
 8001af0:	f000 fad0 	bl	8002094 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
  setup();
 8001af4:	f001 fd4c 	bl	8003590 <setup>
  HAL_TIM_Base_Start_IT(&htim2);
 8001af8:	4826      	ldr	r0, [pc, #152]	; (8001b94 <main+0xd8>)
 8001afa:	f006 ff6f 	bl	80089dc <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8001afe:	2100      	movs	r1, #0
 8001b00:	4825      	ldr	r0, [pc, #148]	; (8001b98 <main+0xdc>)
 8001b02:	f007 f827 	bl	8008b54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8001b06:	2108      	movs	r1, #8
 8001b08:	4823      	ldr	r0, [pc, #140]	; (8001b98 <main+0xdc>)
 8001b0a:	f007 f823 	bl	8008b54 <HAL_TIM_PWM_Start>


  // IN1,IN2 pin   (motor A)
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2102      	movs	r1, #2
 8001b12:	4822      	ldr	r0, [pc, #136]	; (8001b9c <main+0xe0>)
 8001b14:	f003 fe82 	bl	800581c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8001b18:	2201      	movs	r2, #1
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	481f      	ldr	r0, [pc, #124]	; (8001b9c <main+0xe0>)
 8001b1e:	f003 fe7d 	bl	800581c <HAL_GPIO_WritePin>

  // IN3,IN4 pin	(motor B)
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);    // (0,1): < 0: forward. (1,0): >0 : reverse.
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b28:	481d      	ldr	r0, [pc, #116]	; (8001ba0 <main+0xe4>)
 8001b2a:	f003 fe77 	bl	800581c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b34:	481a      	ldr	r0, [pc, #104]	; (8001ba0 <main+0xe4>)
 8001b36:	f003 fe71 	bl	800581c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001b3a:	f00c f899 	bl	800dc70 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    loop();
 8001b3e:	f001 fd2e 	bl	800359e <loop>
    ReadEncoder();
 8001b42:	f7ff fe9f 	bl	8001884 <ReadEncoder>
    ComputeVelocity();
 8001b46:	f7ff fea4 	bl	8001892 <ComputeVelocity>
    SubcribeVelocityFromRos(&v,&omega,&left_vel,&right_vel);
 8001b4a:	4b16      	ldr	r3, [pc, #88]	; (8001ba4 <main+0xe8>)
 8001b4c:	4a16      	ldr	r2, [pc, #88]	; (8001ba8 <main+0xec>)
 8001b4e:	4917      	ldr	r1, [pc, #92]	; (8001bac <main+0xf0>)
 8001b50:	4817      	ldr	r0, [pc, #92]	; (8001bb0 <main+0xf4>)
 8001b52:	f7ff fea5 	bl	80018a0 <SubcribeVelocityFromRos>
    PID(&left_vel,&rpm_left_velocity,&LeftPidOut);
 8001b56:	4a17      	ldr	r2, [pc, #92]	; (8001bb4 <main+0xf8>)
 8001b58:	4917      	ldr	r1, [pc, #92]	; (8001bb8 <main+0xfc>)
 8001b5a:	4813      	ldr	r0, [pc, #76]	; (8001ba8 <main+0xec>)
 8001b5c:	f7ff fda4 	bl	80016a8 <PID>
//    PID(&right_vel,&rpm_right_velocity,&RightPidOut);
    HAL_Delay(1000*SAMPLE_TIME);
 8001b60:	2064      	movs	r0, #100	; 0x64
 8001b62:	f002 ff87 	bl	8004a74 <HAL_Delay>
	  __HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_3,fabs(round(LeftPidOut)));
 8001b66:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <main+0xf8>)
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b70:	f7ff ff94 	bl	8001a9c <_ZSt5roundf>
 8001b74:	eef0 7a40 	vmov.f32	s15, s0
 8001b78:	eeb0 0a67 	vmov.f32	s0, s15
 8001b7c:	f7ff ff7e 	bl	8001a7c <_ZSt4fabsf>
 8001b80:	eef0 7a40 	vmov.f32	s15, s0
 8001b84:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <main+0xdc>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b8c:	ee17 2a90 	vmov	r2, s15
 8001b90:	63da      	str	r2, [r3, #60]	; 0x3c
    MX_USB_HOST_Process();
 8001b92:	e7d2      	b.n	8001b3a <main+0x7e>
 8001b94:	20000368 	.word	0x20000368
 8001b98:	200003b0 	.word	0x200003b0
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	20000504 	.word	0x20000504
 8001ba8:	20000500 	.word	0x20000500
 8001bac:	20000508 	.word	0x20000508
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	200004fc 	.word	0x200004fc
 8001bb8:	200016b4 	.word	0x200016b4

08001bbc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b094      	sub	sp, #80	; 0x50
 8001bc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bc2:	f107 0320 	add.w	r3, r7, #32
 8001bc6:	2230      	movs	r2, #48	; 0x30
 8001bc8:	2100      	movs	r1, #0
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f00c fbbc 	bl	800e348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	4b2c      	ldr	r3, [pc, #176]	; (8001c98 <_Z18SystemClock_Configv+0xdc>)
 8001be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be8:	4a2b      	ldr	r2, [pc, #172]	; (8001c98 <_Z18SystemClock_Configv+0xdc>)
 8001bea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bee:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf0:	4b29      	ldr	r3, [pc, #164]	; (8001c98 <_Z18SystemClock_Configv+0xdc>)
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	607b      	str	r3, [r7, #4]
 8001c00:	4b26      	ldr	r3, [pc, #152]	; (8001c9c <_Z18SystemClock_Configv+0xe0>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a25      	ldr	r2, [pc, #148]	; (8001c9c <_Z18SystemClock_Configv+0xe0>)
 8001c06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	4b23      	ldr	r3, [pc, #140]	; (8001c9c <_Z18SystemClock_Configv+0xe0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c22:	2302      	movs	r3, #2
 8001c24:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c30:	23c0      	movs	r3, #192	; 0xc0
 8001c32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c34:	2304      	movs	r3, #4
 8001c36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001c38:	2308      	movs	r3, #8
 8001c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c3c:	f107 0320 	add.w	r3, r7, #32
 8001c40:	4618      	mov	r0, r3
 8001c42:	f006 f80b 	bl	8007c5c <HAL_RCC_OscConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	bf14      	ite	ne
 8001c4c:	2301      	movne	r3, #1
 8001c4e:	2300      	moveq	r3, #0
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8001c56:	f000 fb97 	bl	8002388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c5a:	230f      	movs	r3, #15
 8001c5c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c66:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2103      	movs	r1, #3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f006 fa68 	bl	800814c <HAL_RCC_ClockConfig>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	bf14      	ite	ne
 8001c82:	2301      	movne	r3, #1
 8001c84:	2300      	moveq	r3, #0
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 8001c8c:	f000 fb7c 	bl	8002388 <Error_Handler>
  }
}
 8001c90:	bf00      	nop
 8001c92:	3750      	adds	r7, #80	; 0x50
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40007000 	.word	0x40007000

08001ca0 <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
 8001cb4:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001cba:	23c8      	movs	r3, #200	; 0xc8
 8001cbc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001cbe:	2305      	movs	r3, #5
 8001cc0:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f006 fc5f 	bl	800858c <HAL_RCCEx_PeriphCLKConfig>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	bf14      	ite	ne
 8001cd4:	2301      	movne	r3, #1
 8001cd6:	2300      	moveq	r3, #0
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <_Z24PeriphCommonClock_Configv+0x42>
  {
    Error_Handler();
 8001cde:	f000 fb53 	bl	8002388 <Error_Handler>
  }
}
 8001ce2:	bf00      	nop
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cf0:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001cf2:	4a16      	ldr	r2, [pc, #88]	; (8001d4c <_ZL12MX_I2C1_Initv+0x60>)
 8001cf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001cf6:	4b14      	ldr	r3, [pc, #80]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001cf8:	4a15      	ldr	r2, [pc, #84]	; (8001d50 <_ZL12MX_I2C1_Initv+0x64>)
 8001cfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cfc:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d02:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d10:	4b0d      	ldr	r3, [pc, #52]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d16:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d28:	4807      	ldr	r0, [pc, #28]	; (8001d48 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d2a:	f005 f9b3 	bl	8007094 <HAL_I2C_Init>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	bf14      	ite	ne
 8001d34:	2301      	movne	r3, #1
 8001d36:	2300      	moveq	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001d3e:	f000 fb23 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	2000022c 	.word	0x2000022c
 8001d4c:	40005400 	.word	0x40005400
 8001d50:	000186a0 	.word	0x000186a0

08001d54 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d5a:	4a16      	ldr	r2, [pc, #88]	; (8001db4 <_ZL12MX_I2S2_Initv+0x60>)
 8001d5c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001d5e:	4b14      	ldr	r3, [pc, #80]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d64:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001d66:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001d72:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001d78:	4b0d      	ldr	r3, [pc, #52]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d7a:	4a0f      	ldr	r2, [pc, #60]	; (8001db8 <_ZL12MX_I2S2_Initv+0x64>)
 8001d7c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001d7e:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001d84:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001d90:	4807      	ldr	r0, [pc, #28]	; (8001db0 <_ZL12MX_I2S2_Initv+0x5c>)
 8001d92:	f005 fac3 	bl	800731c <HAL_I2S_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf14      	ite	ne
 8001d9c:	2301      	movne	r3, #1
 8001d9e:	2300      	moveq	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <_ZL12MX_I2S2_Initv+0x56>
  {
    Error_Handler();
 8001da6:	f000 faef 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000280 	.word	0x20000280
 8001db4:	40003800 	.word	0x40003800
 8001db8:	00017700 	.word	0x00017700

08001dbc <_ZL12MX_I2S3_Initv>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001dc0:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001dc2:	4a16      	ldr	r2, [pc, #88]	; (8001e1c <_ZL12MX_I2S3_Initv+0x60>)
 8001dc4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001dc6:	4b14      	ldr	r3, [pc, #80]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dcc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001dce:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001dd4:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001dda:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001ddc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001de2:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001de4:	4a0e      	ldr	r2, [pc, #56]	; (8001e20 <_ZL12MX_I2S3_Initv+0x64>)
 8001de6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001dfa:	4807      	ldr	r0, [pc, #28]	; (8001e18 <_ZL12MX_I2S3_Initv+0x5c>)
 8001dfc:	f005 fa8e 	bl	800731c <HAL_I2S_Init>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	bf14      	ite	ne
 8001e06:	2301      	movne	r3, #1
 8001e08:	2300      	moveq	r3, #0
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <_ZL12MX_I2S3_Initv+0x58>
  {
    Error_Handler();
 8001e10:	f000 faba 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	200002c8 	.word	0x200002c8
 8001e1c:	40003c00 	.word	0x40003c00
 8001e20:	00017700 	.word	0x00017700

08001e24 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e28:	4b1a      	ldr	r3, [pc, #104]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e2a:	4a1b      	ldr	r2, [pc, #108]	; (8001e98 <_ZL12MX_SPI1_Initv+0x74>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e2e:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e36:	4b17      	ldr	r3, [pc, #92]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e3c:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e42:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e48:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e4e:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e56:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e68:	4b0a      	ldr	r3, [pc, #40]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e6e:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e70:	220a      	movs	r2, #10
 8001e72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e74:	4807      	ldr	r0, [pc, #28]	; (8001e94 <_ZL12MX_SPI1_Initv+0x70>)
 8001e76:	f006 fcd9 	bl	800882c <HAL_SPI_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	bf14      	ite	ne
 8001e80:	2301      	movne	r3, #1
 8001e82:	2300      	moveq	r3, #0
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 8001e8a:	f000 fa7d 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000310 	.word	0x20000310
 8001e98:	40013000 	.word	0x40013000

08001e9c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ea2:	f107 0308 	add.w	r3, r7, #8
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001eb8:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001eba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ebe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001ec0:	4b23      	ldr	r3, [pc, #140]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ec2:	222f      	movs	r2, #47	; 0x2f
 8001ec4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec6:	4b22      	ldr	r3, [pc, #136]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001ecc:	4b20      	ldr	r3, [pc, #128]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ece:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ed2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ee0:	481b      	ldr	r0, [pc, #108]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ee2:	f006 fd2c 	bl	800893e <HAL_TIM_Base_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	bf14      	ite	ne
 8001eec:	2301      	movne	r3, #1
 8001eee:	2300      	moveq	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001ef6:	f000 fa47 	bl	8002388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f00:	f107 0308 	add.w	r3, r7, #8
 8001f04:	4619      	mov	r1, r3
 8001f06:	4812      	ldr	r0, [pc, #72]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f08:	f007 f89e 	bl	8009048 <HAL_TIM_ConfigClockSource>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	bf14      	ite	ne
 8001f12:	2301      	movne	r3, #1
 8001f14:	2300      	moveq	r3, #0
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001f1c:	f000 fa34 	bl	8002388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f20:	2300      	movs	r3, #0
 8001f22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4808      	ldr	r0, [pc, #32]	; (8001f50 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f2e:	f007 fc47 	bl	80097c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	bf14      	ite	ne
 8001f38:	2301      	movne	r3, #1
 8001f3a:	2300      	moveq	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001f42:	f000 fa21 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f46:	bf00      	nop
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000368 	.word	0x20000368

08001f54 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08e      	sub	sp, #56	; 0x38
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
 8001f64:	609a      	str	r2, [r3, #8]
 8001f66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f68:	f107 0320 	add.w	r3, r7, #32
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
 8001f78:	605a      	str	r2, [r3, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	60da      	str	r2, [r3, #12]
 8001f7e:	611a      	str	r2, [r3, #16]
 8001f80:	615a      	str	r2, [r3, #20]
 8001f82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f84:	4b41      	ldr	r3, [pc, #260]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001f86:	4a42      	ldr	r2, [pc, #264]	; (8002090 <_ZL12MX_TIM3_Initv+0x13c>)
 8001f88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 11;
 8001f8a:	4b40      	ldr	r3, [pc, #256]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001f8c:	220b      	movs	r2, #11
 8001f8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f90:	4b3e      	ldr	r3, [pc, #248]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 8001f96:	4b3d      	ldr	r3, [pc, #244]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001f98:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001f9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9e:	4b3b      	ldr	r3, [pc, #236]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa4:	4b39      	ldr	r3, [pc, #228]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001faa:	4838      	ldr	r0, [pc, #224]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001fac:	f006 fcc7 	bl	800893e <HAL_TIM_Base_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	bf14      	ite	ne
 8001fb6:	2301      	movne	r3, #1
 8001fb8:	2300      	moveq	r3, #0
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8001fc0:	f000 f9e2 	bl	8002388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fce:	4619      	mov	r1, r3
 8001fd0:	482e      	ldr	r0, [pc, #184]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001fd2:	f007 f839 	bl	8009048 <HAL_TIM_ConfigClockSource>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	bf14      	ite	ne
 8001fdc:	2301      	movne	r3, #1
 8001fde:	2300      	moveq	r3, #0
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 8001fe6:	f000 f9cf 	bl	8002388 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fea:	4828      	ldr	r0, [pc, #160]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8001fec:	f006 fd58 	bl	8008aa0 <HAL_TIM_PWM_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	bf14      	ite	ne
 8001ff6:	2301      	movne	r3, #1
 8001ff8:	2300      	moveq	r3, #0
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <_ZL12MX_TIM3_Initv+0xb0>
  {
    Error_Handler();
 8002000:	f000 f9c2 	bl	8002388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002004:	2300      	movs	r3, #0
 8002006:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800200c:	f107 0320 	add.w	r3, r7, #32
 8002010:	4619      	mov	r1, r3
 8002012:	481e      	ldr	r0, [pc, #120]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8002014:	f007 fbd4 	bl	80097c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	bf14      	ite	ne
 800201e:	2301      	movne	r3, #1
 8002020:	2300      	moveq	r3, #0
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8002028:	f000 f9ae 	bl	8002388 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800202c:	2360      	movs	r3, #96	; 0x60
 800202e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002034:	2300      	movs	r3, #0
 8002036:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800203c:	1d3b      	adds	r3, r7, #4
 800203e:	2200      	movs	r2, #0
 8002040:	4619      	mov	r1, r3
 8002042:	4812      	ldr	r0, [pc, #72]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8002044:	f006 ff3e 	bl	8008ec4 <HAL_TIM_PWM_ConfigChannel>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	bf14      	ite	ne
 800204e:	2301      	movne	r3, #1
 8002050:	2300      	moveq	r3, #0
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <_ZL12MX_TIM3_Initv+0x108>
  {
    Error_Handler();
 8002058:	f000 f996 	bl	8002388 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	2208      	movs	r2, #8
 8002060:	4619      	mov	r1, r3
 8002062:	480a      	ldr	r0, [pc, #40]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 8002064:	f006 ff2e 	bl	8008ec4 <HAL_TIM_PWM_ConfigChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	bf14      	ite	ne
 800206e:	2301      	movne	r3, #1
 8002070:	2300      	moveq	r3, #0
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <_ZL12MX_TIM3_Initv+0x128>
  {
    Error_Handler();
 8002078:	f000 f986 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <_ZL12MX_TIM3_Initv+0x138>)
 800207e:	f002 f9ab 	bl	80043d8 <HAL_TIM_MspPostInit>

}
 8002082:	bf00      	nop
 8002084:	3738      	adds	r7, #56	; 0x38
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200003b0 	.word	0x200003b0
 8002090:	40000400 	.word	0x40000400

08002094 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800209a:	4a14      	ldr	r2, [pc, #80]	; (80020ec <_ZL19MX_USART1_UART_Initv+0x58>)
 800209c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800209e:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020a0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80020a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020a6:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020ac:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020b2:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020b8:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020ba:	220c      	movs	r2, #12
 80020bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020be:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c4:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020ca:	4807      	ldr	r0, [pc, #28]	; (80020e8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020cc:	f007 fbfa 	bl	80098c4 <HAL_UART_Init>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	bf14      	ite	ne
 80020d6:	2301      	movne	r3, #1
 80020d8:	2300      	moveq	r3, #0
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80020e0:	f000 f952 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020e4:	bf00      	nop
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200003f8 	.word	0x200003f8
 80020ec:	40011000 	.word	0x40011000

080020f0 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <_ZL11MX_DMA_Initv+0x4c>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	4a0f      	ldr	r2, [pc, #60]	; (800213c <_ZL11MX_DMA_Initv+0x4c>)
 8002100:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002104:	6313      	str	r3, [r2, #48]	; 0x30
 8002106:	4b0d      	ldr	r3, [pc, #52]	; (800213c <_ZL11MX_DMA_Initv+0x4c>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002112:	2200      	movs	r2, #0
 8002114:	2100      	movs	r1, #0
 8002116:	203a      	movs	r0, #58	; 0x3a
 8002118:	f002 fdab 	bl	8004c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800211c:	203a      	movs	r0, #58	; 0x3a
 800211e:	f002 fdc4 	bl	8004caa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002122:	2200      	movs	r2, #0
 8002124:	2100      	movs	r1, #0
 8002126:	2046      	movs	r0, #70	; 0x46
 8002128:	f002 fda3 	bl	8004c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800212c:	2046      	movs	r0, #70	; 0x46
 800212e:	f002 fdbc 	bl	8004caa <HAL_NVIC_EnableIRQ>

}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40023800 	.word	0x40023800

08002140 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08c      	sub	sp, #48	; 0x30
 8002144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002146:	f107 031c 	add.w	r3, r7, #28
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
 8002154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	61bb      	str	r3, [r7, #24]
 800215a:	4b85      	ldr	r3, [pc, #532]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4a84      	ldr	r2, [pc, #528]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 8002160:	f043 0310 	orr.w	r3, r3, #16
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4b82      	ldr	r3, [pc, #520]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0310 	and.w	r3, r3, #16
 800216e:	61bb      	str	r3, [r7, #24]
 8002170:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	4b7e      	ldr	r3, [pc, #504]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4a7d      	ldr	r2, [pc, #500]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4b7b      	ldr	r3, [pc, #492]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b77      	ldr	r3, [pc, #476]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a76      	ldr	r2, [pc, #472]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 8002198:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b74      	ldr	r3, [pc, #464]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b70      	ldr	r3, [pc, #448]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a6f      	ldr	r2, [pc, #444]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b6d      	ldr	r3, [pc, #436]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	4b69      	ldr	r3, [pc, #420]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a68      	ldr	r2, [pc, #416]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021d0:	f043 0302 	orr.w	r3, r3, #2
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b66      	ldr	r3, [pc, #408]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	607b      	str	r3, [r7, #4]
 80021e6:	4b62      	ldr	r3, [pc, #392]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a61      	ldr	r2, [pc, #388]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021ec:	f043 0308 	orr.w	r3, r3, #8
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b5f      	ldr	r3, [pc, #380]	; (8002370 <_ZL12MX_GPIO_Initv+0x230>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	607b      	str	r3, [r7, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 80021fe:	2200      	movs	r2, #0
 8002200:	f44f 7142 	mov.w	r1, #776	; 0x308
 8002204:	485b      	ldr	r0, [pc, #364]	; (8002374 <_ZL12MX_GPIO_Initv+0x234>)
 8002206:	f003 fb09 	bl	800581c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800220a:	2201      	movs	r2, #1
 800220c:	2101      	movs	r1, #1
 800220e:	485a      	ldr	r0, [pc, #360]	; (8002378 <_ZL12MX_GPIO_Initv+0x238>)
 8002210:	f003 fb04 	bl	800581c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8002214:	2200      	movs	r2, #0
 8002216:	2106      	movs	r1, #6
 8002218:	4858      	ldr	r0, [pc, #352]	; (800237c <_ZL12MX_GPIO_Initv+0x23c>)
 800221a:	f003 faff 	bl	800581c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800221e:	2200      	movs	r2, #0
 8002220:	f24f 0110 	movw	r1, #61456	; 0xf010
 8002224:	4856      	ldr	r0, [pc, #344]	; (8002380 <_ZL12MX_GPIO_Initv+0x240>)
 8002226:	f003 faf9 	bl	800581c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 800222a:	2304      	movs	r3, #4
 800222c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800222e:	2300      	movs	r3, #0
 8002230:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8002236:	f107 031c 	add.w	r3, r7, #28
 800223a:	4619      	mov	r1, r3
 800223c:	484d      	ldr	r0, [pc, #308]	; (8002374 <_ZL12MX_GPIO_Initv+0x234>)
 800223e:	f003 f951 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|IN3_Pin|IN4_Pin;
 8002242:	f44f 7342 	mov.w	r3, #776	; 0x308
 8002246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002248:	2301      	movs	r3, #1
 800224a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002250:	2300      	movs	r3, #0
 8002252:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002254:	f107 031c 	add.w	r3, r7, #28
 8002258:	4619      	mov	r1, r3
 800225a:	4846      	ldr	r0, [pc, #280]	; (8002374 <_ZL12MX_GPIO_Initv+0x234>)
 800225c:	f003 f942 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8002260:	2332      	movs	r3, #50	; 0x32
 8002262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002264:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002268:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800226e:	f107 031c 	add.w	r3, r7, #28
 8002272:	4619      	mov	r1, r3
 8002274:	483f      	ldr	r0, [pc, #252]	; (8002374 <_ZL12MX_GPIO_Initv+0x234>)
 8002276:	f003 f935 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800227a:	2301      	movs	r3, #1
 800227c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227e:	2301      	movs	r3, #1
 8002280:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002286:	2300      	movs	r3, #0
 8002288:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800228a:	f107 031c 	add.w	r3, r7, #28
 800228e:	4619      	mov	r1, r3
 8002290:	4839      	ldr	r0, [pc, #228]	; (8002378 <_ZL12MX_GPIO_Initv+0x238>)
 8002292:	f003 f927 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002296:	2301      	movs	r3, #1
 8002298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800229a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800229e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	4619      	mov	r1, r3
 80022aa:	4836      	ldr	r0, [pc, #216]	; (8002384 <_ZL12MX_GPIO_Initv+0x244>)
 80022ac:	f003 f91a 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 80022b0:	2306      	movs	r3, #6
 80022b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b4:	2301      	movs	r3, #1
 80022b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022bc:	2300      	movs	r3, #0
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c0:	f107 031c 	add.w	r3, r7, #28
 80022c4:	4619      	mov	r1, r3
 80022c6:	482d      	ldr	r0, [pc, #180]	; (800237c <_ZL12MX_GPIO_Initv+0x23c>)
 80022c8:	f003 f90c 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_ENCODER_A_Pin LEFT_ENCODER_B_Pin RIGHT_ENCODER_A_Pin RIGHT_ENCODER_B_Pin */
  GPIO_InitStruct.Pin = LEFT_ENCODER_A_Pin|LEFT_ENCODER_B_Pin|RIGHT_ENCODER_A_Pin|RIGHT_ENCODER_B_Pin;
 80022cc:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80022d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80022d2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80022d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022dc:	f107 031c 	add.w	r3, r7, #28
 80022e0:	4619      	mov	r1, r3
 80022e2:	4824      	ldr	r0, [pc, #144]	; (8002374 <_ZL12MX_GPIO_Initv+0x234>)
 80022e4:	f003 f8fe 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80022e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022ee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	481f      	ldr	r0, [pc, #124]	; (800237c <_ZL12MX_GPIO_Initv+0x23c>)
 8002300:	f003 f8f0 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002304:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002308:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800230a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800230e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002314:	f107 031c 	add.w	r3, r7, #28
 8002318:	4619      	mov	r1, r3
 800231a:	4819      	ldr	r0, [pc, #100]	; (8002380 <_ZL12MX_GPIO_Initv+0x240>)
 800231c:	f003 f8e2 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002320:	f24f 0310 	movw	r3, #61456	; 0xf010
 8002324:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002326:	2301      	movs	r3, #1
 8002328:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232e:	2300      	movs	r3, #0
 8002330:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002332:	f107 031c 	add.w	r3, r7, #28
 8002336:	4619      	mov	r1, r3
 8002338:	4811      	ldr	r0, [pc, #68]	; (8002380 <_ZL12MX_GPIO_Initv+0x240>)
 800233a:	f003 f8d3 	bl	80054e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800233e:	2320      	movs	r3, #32
 8002340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002342:	2300      	movs	r3, #0
 8002344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800234a:	f107 031c 	add.w	r3, r7, #28
 800234e:	4619      	mov	r1, r3
 8002350:	480b      	ldr	r0, [pc, #44]	; (8002380 <_ZL12MX_GPIO_Initv+0x240>)
 8002352:	f003 f8c7 	bl	80054e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	2100      	movs	r1, #0
 800235a:	2028      	movs	r0, #40	; 0x28
 800235c:	f002 fc89 	bl	8004c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002360:	2028      	movs	r0, #40	; 0x28
 8002362:	f002 fca2 	bl	8004caa <HAL_NVIC_EnableIRQ>

}
 8002366:	bf00      	nop
 8002368:	3730      	adds	r7, #48	; 0x30
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40021000 	.word	0x40021000
 8002378:	40020800 	.word	0x40020800
 800237c:	40020400 	.word	0x40020400
 8002380:	40020c00 	.word	0x40020c00
 8002384:	40020000 	.word	0x40020000

08002388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800238c:	b672      	cpsid	i
}
 800238e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002390:	e7fe      	b.n	8002390 <Error_Handler+0x8>

08002392 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4618      	mov	r0, r3
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	4a04      	ldr	r2, [pc, #16]	; (80023d0 <_ZN3ros3MsgC1Ev+0x1c>)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4618      	mov	r0, r3
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	08011034 	.word	0x08011034

080023d4 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
      data()
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ffe8 	bl	80023b4 <_ZN3ros3MsgC1Ev>
 80023e4:	4a06      	ldr	r2, [pc, #24]	; (8002400 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3304      	adds	r3, #4
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ffcf 	bl	8002392 <_ZN3ros4TimeC1Ev>
    {
    }
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	0801101c 	.word	0x0801101c

08002404 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6859      	ldr	r1, [r3, #4]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	4413      	add	r3, r2
 800241c:	b2ca      	uxtb	r2, r1
 800241e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	0a19      	lsrs	r1, r3, #8
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	3301      	adds	r3, #1
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	4413      	add	r3, r2
 800242e:	b2ca      	uxtb	r2, r1
 8002430:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	0c19      	lsrs	r1, r3, #16
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	3302      	adds	r3, #2
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	4413      	add	r3, r2
 8002440:	b2ca      	uxtb	r2, r1
 8002442:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	0e19      	lsrs	r1, r3, #24
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3303      	adds	r3, #3
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	4413      	add	r3, r2
 8002452:	b2ca      	uxtb	r2, r1
 8002454:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	3304      	adds	r3, #4
 800245a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6899      	ldr	r1, [r3, #8]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	4413      	add	r3, r2
 8002466:	b2ca      	uxtb	r2, r1
 8002468:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	0a19      	lsrs	r1, r3, #8
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	3301      	adds	r3, #1
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	4413      	add	r3, r2
 8002478:	b2ca      	uxtb	r2, r1
 800247a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	0c19      	lsrs	r1, r3, #16
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	3302      	adds	r3, #2
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	4413      	add	r3, r2
 800248a:	b2ca      	uxtb	r2, r1
 800248c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	0e19      	lsrs	r1, r3, #24
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3303      	adds	r3, #3
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	4413      	add	r3, r2
 800249c:	b2ca      	uxtb	r2, r1
 800249e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	3304      	adds	r3, #4
 80024a4:	60fb      	str	r3, [r7, #12]
      return offset;
 80024a6:	68fb      	ldr	r3, [r7, #12]
    }
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	4413      	add	r3, r2
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	3301      	adds	r3, #1
 80024d8:	6839      	ldr	r1, [r7, #0]
 80024da:	440b      	add	r3, r1
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	021b      	lsls	r3, r3, #8
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	3302      	adds	r3, #2
 80024ee:	6839      	ldr	r1, [r7, #0]
 80024f0:	440b      	add	r3, r1
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	041b      	lsls	r3, r3, #16
 80024f6:	431a      	orrs	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	3303      	adds	r3, #3
 8002504:	6839      	ldr	r1, [r7, #0]
 8002506:	440b      	add	r3, r1
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	061b      	lsls	r3, r3, #24
 800250c:	431a      	orrs	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	3304      	adds	r3, #4
 8002516:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	4413      	add	r3, r2
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3301      	adds	r3, #1
 800252e:	6839      	ldr	r1, [r7, #0]
 8002530:	440b      	add	r3, r1
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	431a      	orrs	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	3302      	adds	r3, #2
 8002544:	6839      	ldr	r1, [r7, #0]
 8002546:	440b      	add	r3, r1
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	041b      	lsls	r3, r3, #16
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3303      	adds	r3, #3
 800255a:	6839      	ldr	r1, [r7, #0]
 800255c:	440b      	add	r3, r1
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	061b      	lsls	r3, r3, #24
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	3304      	adds	r3, #4
 800256c:	60fb      	str	r3, [r7, #12]
     return offset;
 800256e:	68fb      	ldr	r3, [r7, #12]
    }
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	4b03      	ldr	r3, [pc, #12]	; (8002594 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	08010e20 	.word	0x08010e20

08002598 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	4b03      	ldr	r3, [pc, #12]	; (80025b0 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	08010e30 	.word	0x08010e30

080025b4 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fef8 	bl	80023b4 <_ZN3ros3MsgC1Ev>
 80025c4:	4a0b      	ldr	r2, [pc, #44]	; (80025f4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	809a      	strh	r2, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a09      	ldr	r2, [pc, #36]	; (80025f8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a07      	ldr	r2, [pc, #28]	; (80025f8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80025da:	60da      	str	r2, [r3, #12]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80025e0:	611a      	str	r2, [r3, #16]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	615a      	str	r2, [r3, #20]
    {
    }
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	08011004 	.word	0x08011004
 80025f8:	08010e54 	.word	0x08010e54

080025fc <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b088      	sub	sp, #32
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	8899      	ldrh	r1, [r3, #4]
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	4413      	add	r3, r2
 8002614:	b2ca      	uxtb	r2, r1
 8002616:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	889b      	ldrh	r3, [r3, #4]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	b299      	uxth	r1, r3
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	3301      	adds	r3, #1
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	4413      	add	r3, r2
 8002628:	b2ca      	uxtb	r2, r1
 800262a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	3302      	adds	r3, #2
 8002630:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	4618      	mov	r0, r3
 8002638:	f7fd fdd2 	bl	80001e0 <strlen>
 800263c:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	4413      	add	r3, r2
 8002644:	69b9      	ldr	r1, [r7, #24]
 8002646:	4618      	mov	r0, r3
 8002648:	f000 ffb0 	bl	80035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	3304      	adds	r3, #4
 8002650:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	18d0      	adds	r0, r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	4619      	mov	r1, r3
 8002660:	f00b fe64 	bl	800e32c <memcpy>
      offset += length_topic_name;
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4413      	add	r3, r2
 800266a:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fd fdb5 	bl	80001e0 <strlen>
 8002676:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	4413      	add	r3, r2
 800267e:	6979      	ldr	r1, [r7, #20]
 8002680:	4618      	mov	r0, r3
 8002682:	f000 ff93 	bl	80035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3304      	adds	r3, #4
 800268a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	18d0      	adds	r0, r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	4619      	mov	r1, r3
 800269a:	f00b fe47 	bl	800e32c <memcpy>
      offset += length_message_type;
 800269e:	69fa      	ldr	r2, [r7, #28]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	4413      	add	r3, r2
 80026a4:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd fd98 	bl	80001e0 <strlen>
 80026b0:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	6939      	ldr	r1, [r7, #16]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 ff76 	bl	80035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	3304      	adds	r3, #4
 80026c4:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	18d0      	adds	r0, r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	4619      	mov	r1, r3
 80026d4:	f00b fe2a 	bl	800e32c <memcpy>
      offset += length_md5sum;
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4413      	add	r3, r2
 80026de:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80026e6:	68f9      	ldr	r1, [r7, #12]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	4413      	add	r3, r2
 80026ee:	b2ca      	uxtb	r2, r1
 80026f0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	0a19      	lsrs	r1, r3, #8
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3301      	adds	r3, #1
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	4413      	add	r3, r2
 80026fe:	b2ca      	uxtb	r2, r1
 8002700:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	0c19      	lsrs	r1, r3, #16
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3302      	adds	r3, #2
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	4413      	add	r3, r2
 800270e:	b2ca      	uxtb	r2, r1
 8002710:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	0e19      	lsrs	r1, r3, #24
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	3303      	adds	r3, #3
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	4413      	add	r3, r2
 800271e:	b2ca      	uxtb	r2, r1
 8002720:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3304      	adds	r3, #4
 8002726:	61fb      	str	r3, [r7, #28]
      return offset;
 8002728:	69fb      	ldr	r3, [r7, #28]
    }
 800272a:	4618      	mov	r0, r3
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002732:	b580      	push	{r7, lr}
 8002734:	b08a      	sub	sp, #40	; 0x28
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	4413      	add	r3, r2
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	b29a      	uxth	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	889b      	ldrh	r3, [r3, #4]
 8002752:	b21a      	sxth	r2, r3
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	3301      	adds	r3, #1
 8002758:	6839      	ldr	r1, [r7, #0]
 800275a:	440b      	add	r3, r1
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b21b      	sxth	r3, r3
 8002762:	4313      	orrs	r3, r2
 8002764:	b21b      	sxth	r3, r3
 8002766:	b29a      	uxth	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	3302      	adds	r3, #2
 8002770:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	441a      	add	r2, r3
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	4611      	mov	r1, r2
 800277e:	4618      	mov	r0, r3
 8002780:	f000 ff32 	bl	80035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	3304      	adds	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	4413      	add	r3, r2
 8002794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002796:	429a      	cmp	r2, r3
 8002798:	d20c      	bcs.n	80027b4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279e:	441a      	add	r2, r3
 80027a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a2:	3b01      	subs	r3, #1
 80027a4:	6839      	ldr	r1, [r7, #0]
 80027a6:	440b      	add	r3, r1
 80027a8:	7812      	ldrb	r2, [r2, #0]
 80027aa:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	3301      	adds	r3, #1
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
 80027b2:	e7ec      	b.n	800278e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	4413      	add	r3, r2
 80027ba:	3b01      	subs	r3, #1
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	4413      	add	r3, r2
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	441a      	add	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	4413      	add	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	441a      	add	r2, r3
 80027de:	f107 0310 	add.w	r3, r7, #16
 80027e2:	4611      	mov	r1, r2
 80027e4:	4618      	mov	r0, r3
 80027e6:	f000 feff 	bl	80035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	3304      	adds	r3, #4
 80027ee:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	623b      	str	r3, [r7, #32]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	4413      	add	r3, r2
 80027fa:	6a3a      	ldr	r2, [r7, #32]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d20c      	bcs.n	800281a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	441a      	add	r2, r3
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	3b01      	subs	r3, #1
 800280a:	6839      	ldr	r1, [r7, #0]
 800280c:	440b      	add	r3, r1
 800280e:	7812      	ldrb	r2, [r2, #0]
 8002810:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8002812:	6a3b      	ldr	r3, [r7, #32]
 8002814:	3301      	adds	r3, #1
 8002816:	623b      	str	r3, [r7, #32]
 8002818:	e7ec      	b.n	80027f4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4413      	add	r3, r2
 8002820:	3b01      	subs	r3, #1
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	4413      	add	r3, r2
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	3b01      	subs	r3, #1
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	441a      	add	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4413      	add	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	441a      	add	r2, r3
 8002844:	f107 030c 	add.w	r3, r7, #12
 8002848:	4611      	mov	r1, r2
 800284a:	4618      	mov	r0, r3
 800284c:	f000 fecc 	bl	80035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	3304      	adds	r3, #4
 8002854:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	61fb      	str	r3, [r7, #28]
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4413      	add	r3, r2
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	429a      	cmp	r2, r3
 8002864:	d20c      	bcs.n	8002880 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	441a      	add	r2, r3
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	3b01      	subs	r3, #1
 8002870:	6839      	ldr	r1, [r7, #0]
 8002872:	440b      	add	r3, r1
 8002874:	7812      	ldrb	r2, [r2, #0]
 8002876:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	3301      	adds	r3, #1
 800287c:	61fb      	str	r3, [r7, #28]
 800287e:	e7ec      	b.n	800285a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4413      	add	r3, r2
 8002886:	3b01      	subs	r3, #1
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	4413      	add	r3, r2
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	3b01      	subs	r3, #1
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	441a      	add	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	4413      	add	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	6839      	ldr	r1, [r7, #0]
 80028ae:	440a      	add	r2, r1
 80028b0:	7812      	ldrb	r2, [r2, #0]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	3301      	adds	r3, #1
 80028bc:	6839      	ldr	r1, [r7, #0]
 80028be:	440b      	add	r3, r1
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	021b      	lsls	r3, r3, #8
 80028c4:	4313      	orrs	r3, r2
 80028c6:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	3302      	adds	r3, #2
 80028ce:	6839      	ldr	r1, [r7, #0]
 80028d0:	440b      	add	r3, r1
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	041b      	lsls	r3, r3, #16
 80028d6:	4313      	orrs	r3, r2
 80028d8:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	3303      	adds	r3, #3
 80028e0:	6839      	ldr	r1, [r7, #0]
 80028e2:	440b      	add	r3, r1
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	061b      	lsls	r3, r3, #24
 80028e8:	4313      	orrs	r3, r2
 80028ea:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	3304      	adds	r3, #4
 80028f6:	61bb      	str	r3, [r7, #24]
     return offset;
 80028f8:	69bb      	ldr	r3, [r7, #24]
    }
 80028fa:	4618      	mov	r0, r3
 80028fc:	3728      	adds	r7, #40	; 0x28
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
	...

08002904 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	4b03      	ldr	r3, [pc, #12]	; (800291c <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	08010e58 	.word	0x08010e58

08002920 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	4b03      	ldr	r3, [pc, #12]	; (8002938 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	08010e74 	.word	0x08010e74

0800293c <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff fd34 	bl	80023b4 <_ZN3ros3MsgC1Ev>
 800294c:	4a06      	ldr	r2, [pc, #24]	; (8002968 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	711a      	strb	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a04      	ldr	r2, [pc, #16]	; (800296c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800295c:	609a      	str	r2, [r3, #8]
    {
    }
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4618      	mov	r0, r3
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	08010fec 	.word	0x08010fec
 800296c:	08010e54 	.word	0x08010e54

08002970 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	4413      	add	r3, r2
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	7912      	ldrb	r2, [r2, #4]
 8002988:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	3301      	adds	r3, #1
 800298e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fc23 	bl	80001e0 <strlen>
 800299a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	4413      	add	r3, r2
 80029a2:	68b9      	ldr	r1, [r7, #8]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 fe01 	bl	80035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	3304      	adds	r3, #4
 80029ae:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	18d0      	adds	r0, r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	4619      	mov	r1, r3
 80029be:	f00b fcb5 	bl	800e32c <memcpy>
      offset += length_msg;
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	4413      	add	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
      return offset;
 80029ca:	68fb      	ldr	r3, [r7, #12]
    }
 80029cc:	4618      	mov	r0, r3
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	4413      	add	r3, r2
 80029e8:	781a      	ldrb	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	3301      	adds	r3, #1
 80029f2:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	441a      	add	r2, r3
 80029fa:	f107 030c 	add.w	r3, r7, #12
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 fdf1 	bl	80035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4413      	add	r3, r2
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d20c      	bcs.n	8002a36 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	441a      	add	r2, r3
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	6839      	ldr	r1, [r7, #0]
 8002a28:	440b      	add	r3, r1
 8002a2a:	7812      	ldrb	r2, [r2, #0]
 8002a2c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	3301      	adds	r3, #1
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	e7ec      	b.n	8002a10 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	4413      	add	r3, r2
 8002a42:	2200      	movs	r2, #0
 8002a44:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	441a      	add	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	4413      	add	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
     return offset;
 8002a5a:	693b      	ldr	r3, [r7, #16]
    }
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	4b03      	ldr	r3, [pc, #12]	; (8002a7c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8002a6e:	4618      	mov	r0, r3
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	08010e98 	.word	0x08010e98

08002a80 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	08010eac 	.word	0x08010eac

08002a9c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fc84 	bl	80023b4 <_ZN3ros3MsgC1Ev>
 8002aac:	4a11      	ldr	r2, [pc, #68]	; (8002af4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	605a      	str	r2, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	60da      	str	r2, [r3, #12]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	611a      	str	r2, [r3, #16]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f04f 0200 	mov.w	r2, #0
 8002ad0:	615a      	str	r2, [r3, #20]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	619a      	str	r2, [r3, #24]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	61da      	str	r2, [r3, #28]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	621a      	str	r2, [r3, #32]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	08010fd4 	.word	0x08010fd4

08002af8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08a      	sub	sp, #40	; 0x28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6859      	ldr	r1, [r3, #4]
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	4413      	add	r3, r2
 8002b10:	b2ca      	uxtb	r2, r1
 8002b12:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	0a19      	lsrs	r1, r3, #8
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	4413      	add	r3, r2
 8002b22:	b2ca      	uxtb	r2, r1
 8002b24:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	0c19      	lsrs	r1, r3, #16
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2e:	3302      	adds	r3, #2
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	4413      	add	r3, r2
 8002b34:	b2ca      	uxtb	r2, r1
 8002b36:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	0e19      	lsrs	r1, r3, #24
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	3303      	adds	r3, #3
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	4413      	add	r3, r2
 8002b46:	b2ca      	uxtb	r2, r1
 8002b48:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002b50:	2300      	movs	r3, #0
 8002b52:	623b      	str	r3, [r7, #32]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	6a3a      	ldr	r2, [r7, #32]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d22b      	bcs.n	8002bb6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002b6c:	6939      	ldr	r1, [r7, #16]
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	4413      	add	r3, r2
 8002b74:	b2ca      	uxtb	r2, r1
 8002b76:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	0a19      	lsrs	r1, r3, #8
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	3301      	adds	r3, #1
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	4413      	add	r3, r2
 8002b84:	b2ca      	uxtb	r2, r1
 8002b86:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	0c19      	lsrs	r1, r3, #16
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8e:	3302      	adds	r3, #2
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	4413      	add	r3, r2
 8002b94:	b2ca      	uxtb	r2, r1
 8002b96:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	0e19      	lsrs	r1, r3, #24
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9e:	3303      	adds	r3, #3
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	b2ca      	uxtb	r2, r1
 8002ba6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002baa:	3304      	adds	r3, #4
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	623b      	str	r3, [r7, #32]
 8002bb4:	e7ce      	b.n	8002b54 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6919      	ldr	r1, [r3, #16]
 8002bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	b2ca      	uxtb	r2, r1
 8002bc2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	0a19      	lsrs	r1, r3, #8
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	3301      	adds	r3, #1
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	b2ca      	uxtb	r2, r1
 8002bd4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	0c19      	lsrs	r1, r3, #16
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	3302      	adds	r3, #2
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	4413      	add	r3, r2
 8002be4:	b2ca      	uxtb	r2, r1
 8002be6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	0e19      	lsrs	r1, r3, #24
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	3303      	adds	r3, #3
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	b2ca      	uxtb	r2, r1
 8002bf8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002c00:	2300      	movs	r3, #0
 8002c02:	61fb      	str	r3, [r7, #28]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	69fa      	ldr	r2, [r7, #28]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d22b      	bcs.n	8002c66 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	699a      	ldr	r2, [r3, #24]
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8002c1c:	68f9      	ldr	r1, [r7, #12]
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	4413      	add	r3, r2
 8002c24:	b2ca      	uxtb	r2, r1
 8002c26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	0a19      	lsrs	r1, r3, #8
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2e:	3301      	adds	r3, #1
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	4413      	add	r3, r2
 8002c34:	b2ca      	uxtb	r2, r1
 8002c36:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	0c19      	lsrs	r1, r3, #16
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3e:	3302      	adds	r3, #2
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	4413      	add	r3, r2
 8002c44:	b2ca      	uxtb	r2, r1
 8002c46:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	0e19      	lsrs	r1, r3, #24
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	3303      	adds	r3, #3
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	4413      	add	r3, r2
 8002c54:	b2ca      	uxtb	r2, r1
 8002c56:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5a:	3304      	adds	r3, #4
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3301      	adds	r3, #1
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	e7ce      	b.n	8002c04 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69d9      	ldr	r1, [r3, #28]
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	4413      	add	r3, r2
 8002c70:	b2ca      	uxtb	r2, r1
 8002c72:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	0a19      	lsrs	r1, r3, #8
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	4413      	add	r3, r2
 8002c82:	b2ca      	uxtb	r2, r1
 8002c84:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	0c19      	lsrs	r1, r3, #16
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8e:	3302      	adds	r3, #2
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	4413      	add	r3, r2
 8002c94:	b2ca      	uxtb	r2, r1
 8002c96:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	0e19      	lsrs	r1, r3, #24
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	3303      	adds	r3, #3
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b2ca      	uxtb	r2, r1
 8002ca8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	3304      	adds	r3, #4
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	61bb      	str	r3, [r7, #24]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d228      	bcs.n	8002d10 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4413      	add	r3, r2
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fd fa88 	bl	80001e0 <strlen>
 8002cd0:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	683a      	ldr	r2, [r7, #0]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	6979      	ldr	r1, [r7, #20]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 fc66 	bl	80035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	18d0      	adds	r0, r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4413      	add	r3, r2
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f00b fb16 	bl	800e32c <memcpy>
      offset += length_stringsi;
 8002d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	4413      	add	r3, r2
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	e7d1      	b.n	8002cb4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8002d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002d12:	4618      	mov	r0, r3
 8002d14:	3728      	adds	r7, #40	; 0x28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b08e      	sub	sp, #56	; 0x38
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
 8002d22:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d34:	3301      	adds	r3, #1
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	4413      	add	r3, r2
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	6a3a      	ldr	r2, [r7, #32]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d46:	3302      	adds	r3, #2
 8002d48:	683a      	ldr	r2, [r7, #0]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	041b      	lsls	r3, r3, #16
 8002d50:	6a3a      	ldr	r2, [r7, #32]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d58:	3303      	adds	r3, #3
 8002d5a:	683a      	ldr	r2, [r7, #0]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	061b      	lsls	r3, r3, #24
 8002d62:	6a3a      	ldr	r2, [r7, #32]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	6a3a      	ldr	r2, [r7, #32]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d90a      	bls.n	8002d8e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4619      	mov	r1, r3
 8002d82:	4610      	mov	r0, r2
 8002d84:	f00c f84a 	bl	800ee1c <realloc>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a3a      	ldr	r2, [r7, #32]
 8002d92:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002d94:	2300      	movs	r3, #0
 8002d96:	633b      	str	r3, [r7, #48]	; 0x30
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d236      	bcs.n	8002e10 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002daa:	6839      	ldr	r1, [r7, #0]
 8002dac:	440a      	add	r2, r1
 8002dae:	7812      	ldrb	r2, [r2, #0]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002db8:	3301      	adds	r3, #1
 8002dba:	6839      	ldr	r1, [r7, #0]
 8002dbc:	440b      	add	r3, r1
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	021b      	lsls	r3, r3, #8
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dca:	3302      	adds	r3, #2
 8002dcc:	6839      	ldr	r1, [r7, #0]
 8002dce:	440b      	add	r3, r1
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	041b      	lsls	r3, r3, #16
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ddc:	3303      	adds	r3, #3
 8002dde:	6839      	ldr	r1, [r7, #0]
 8002de0:	440b      	add	r3, r1
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	061b      	lsls	r3, r3, #24
 8002de6:	4313      	orrs	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df2:	3304      	adds	r3, #4
 8002df4:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	3208      	adds	r2, #8
 8002e04:	6812      	ldr	r2, [r2, #0]
 8002e06:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	633b      	str	r3, [r7, #48]	; 0x30
 8002e0e:	e7c3      	b.n	8002d98 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	4413      	add	r3, r2
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	4413      	add	r3, r2
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	021b      	lsls	r3, r3, #8
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e2e:	3302      	adds	r3, #2
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	4413      	add	r3, r2
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	041b      	lsls	r3, r3, #16
 8002e38:	69fa      	ldr	r2, [r7, #28]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e40:	3303      	adds	r3, #3
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	4413      	add	r3, r2
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	061b      	lsls	r3, r3, #24
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e52:	3304      	adds	r3, #4
 8002e54:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d90a      	bls.n	8002e76 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	699a      	ldr	r2, [r3, #24]
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4610      	mov	r0, r2
 8002e6c:	f00b ffd6 	bl	800ee1c <realloc>
 8002e70:	4602      	mov	r2, r0
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69fa      	ldr	r2, [r7, #28]
 8002e7a:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d236      	bcs.n	8002ef8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e92:	6839      	ldr	r1, [r7, #0]
 8002e94:	440a      	add	r2, r1
 8002e96:	7812      	ldrb	r2, [r2, #0]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	6839      	ldr	r1, [r7, #0]
 8002ea4:	440b      	add	r3, r1
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb2:	3302      	adds	r3, #2
 8002eb4:	6839      	ldr	r1, [r7, #0]
 8002eb6:	440b      	add	r3, r1
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	041b      	lsls	r3, r3, #16
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec4:	3303      	adds	r3, #3
 8002ec6:	6839      	ldr	r1, [r7, #0]
 8002ec8:	440b      	add	r3, r1
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	061b      	lsls	r3, r3, #24
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eda:	3304      	adds	r3, #4
 8002edc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699a      	ldr	r2, [r3, #24]
 8002ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	3214      	adds	r2, #20
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ef6:	e7c3      	b.n	8002e80 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	4413      	add	r3, r2
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f04:	3301      	adds	r3, #1
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	4413      	add	r3, r2
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f16:	3302      	adds	r3, #2
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	041b      	lsls	r3, r3, #16
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f28:	3303      	adds	r3, #3
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	061b      	lsls	r3, r3, #24
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d90a      	bls.n	8002f5e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4619      	mov	r1, r3
 8002f52:	4610      	mov	r0, r2
 8002f54:	f00b ff62 	bl	800ee1c <realloc>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002f64:	2300      	movs	r3, #0
 8002f66:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d23f      	bcs.n	8002ff2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8002f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	441a      	add	r2, r3
 8002f78:	f107 030c 	add.w	r3, r7, #12
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 fb32 	bl	80035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f86:	3304      	adds	r3, #4
 8002f88:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4413      	add	r3, r2
 8002f94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d20c      	bcs.n	8002fb4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9e:	441a      	add	r2, r3
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	6839      	ldr	r1, [r7, #0]
 8002fa6:	440b      	add	r3, r1
 8002fa8:	7812      	ldrb	r2, [r2, #0]
 8002faa:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fae:	3301      	adds	r3, #1
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002fb2:	e7ec      	b.n	8002f8e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8002fb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4413      	add	r3, r2
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8002fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	441a      	add	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002fd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	3220      	adds	r2, #32
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fec:	3301      	adds	r3, #1
 8002fee:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ff0:	e7ba      	b.n	8002f68 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8002ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3738      	adds	r7, #56	; 0x38
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8003006:	4618      	mov	r0, r3
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	08010f70 	.word	0x08010f70

08003018 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	4b03      	ldr	r3, [pc, #12]	; (8003030 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8003022:	4618      	mov	r0, r3
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	08010ed0 	.word	0x08010ed0

08003034 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
 8003040:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	68ba      	ldr	r2, [r7, #8]
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	605a      	str	r2, [r3, #4]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	611a      	str	r2, [r3, #16]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <_ZN3ros9Publisher15getEndpointTypeEv>:

  int publish(const Msg * msg)
  {
    return nh_->publish(id_, msg);
  };
  int getEndpointType()
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
  }
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 1024;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8003090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003094:	4618      	mov	r0, r3
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 1024;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
      huart(&huart1), rind(0), twind(0), tfind(0){
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a0a      	ldr	r2, [pc, #40]	; (80030d4 <_ZN13STM32HardwareC1Ev+0x34>)
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
    }
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4618      	mov	r0, r3
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	200003f8 	.word	0x200003f8

080030d8 <_ZN13STM32Hardware10reset_rbufEv>:
  
    void init(){
      reset_rbuf();
    }

    void reset_rbuf(void){
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6818      	ldr	r0, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3304      	adds	r3, #4
 80030e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030ec:	4619      	mov	r1, r3
 80030ee:	f006 fcb5 	bl	8009a5c <HAL_UART_Receive_DMA>
    }
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <_ZN13STM32Hardware4readEv>:

    int read(){
 80030fa:	b590      	push	{r4, r7, lr}
 80030fc:	b085      	sub	sp, #20
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
      int c = -1;
 8003102:	f04f 33ff 	mov.w	r3, #4294967295
 8003106:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff ffb3 	bl	800307a <_ZN13STM32Hardware10getRdmaIndEv>
 8003114:	4603      	mov	r3, r0
 8003116:	429c      	cmp	r4, r3
 8003118:	bf14      	ite	ne
 800311a:	2301      	movne	r3, #1
 800311c:	2300      	moveq	r3, #0
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	d012      	beq.n	800314a <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800312a:	1c59      	adds	r1, r3, #1
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	4413      	add	r3, r2
 8003136:	791b      	ldrb	r3, [r3, #4]
 8003138:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003140:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      }
      return c;
 800314a:	68fb      	ldr	r3, [r7, #12]
    }
 800314c:	4618      	mov	r0, r3
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bd90      	pop	{r4, r7, pc}

08003154 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b20      	cmp	r3, #32
 8003168:	d108      	bne.n	800317c <_ZN13STM32Hardware5flushEv+0x28>
 800316a:	4b28      	ldr	r3, [pc, #160]	; (800320c <_ZN13STM32Hardware5flushEv+0xb8>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	f083 0301 	eor.w	r3, r3, #1
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <_ZN13STM32Hardware5flushEv+0x28>
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <_ZN13STM32Hardware5flushEv+0x2a>
 800317c:	2300      	movs	r3, #0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d03f      	beq.n	8003202 <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 8003182:	4b22      	ldr	r3, [pc, #136]	; (800320c <_ZN13STM32Hardware5flushEv+0xb8>)
 8003184:	2201      	movs	r2, #1
 8003186:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8003194:	429a      	cmp	r2, r3
 8003196:	d031      	beq.n	80031fc <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d20a      	bcs.n	80031be <_ZN13STM32Hardware5flushEv+0x6a>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	e006      	b.n	80031cc <_ZN13STM32Hardware5flushEv+0x78>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 80031d8:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	4413      	add	r3, r2
 80031e0:	89fa      	ldrh	r2, [r7, #14]
 80031e2:	4619      	mov	r1, r3
 80031e4:	f006 fbbc 	bl	8009960 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 80031ee:	89fb      	ldrh	r3, [r7, #14]
 80031f0:	4413      	add	r3, r2
 80031f2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
        }
        mutex = false;
 80031fc:	4b03      	ldr	r3, [pc, #12]	; (800320c <_ZN13STM32Hardware5flushEv+0xb8>)
 80031fe:	2200      	movs	r2, #0
 8003200:	701a      	strb	r2, [r3, #0]
      }
    }
 8003202:	bf00      	nop
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	2000050c 	.word	0x2000050c

08003210 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
      uint16_t n = length;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	b29b      	uxth	r3, r3
 8003220:	827b      	strh	r3, [r7, #18]
      n = n <= tbuflen ? n : tbuflen;
 8003222:	8a7b      	ldrh	r3, [r7, #18]
 8003224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003228:	d803      	bhi.n	8003232 <_ZN13STM32Hardware5writeEPhi+0x22>
 800322a:	f107 0312 	add.w	r3, r7, #18
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	e001      	b.n	8003236 <_ZN13STM32Hardware5writeEPhi+0x26>
 8003232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003236:	827b      	strh	r3, [r7, #18]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8003238:	8a7b      	ldrh	r3, [r7, #18]
 800323a:	461a      	mov	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8003242:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8003246:	4293      	cmp	r3, r2
 8003248:	bf28      	it	cs
 800324a:	4613      	movcs	r3, r2
 800324c:	617b      	str	r3, [r7, #20]
      memcpy(&(tbuf[twind]), data, n_tail);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8003254:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	4413      	add	r3, r2
 800325c:	697a      	ldr	r2, [r7, #20]
 800325e:	68b9      	ldr	r1, [r7, #8]
 8003260:	4618      	mov	r0, r3
 8003262:	f00b f863 	bl	800e32c <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800326c:	8a7a      	ldrh	r2, [r7, #18]
 800326e:	4413      	add	r3, r2
 8003270:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

      if(n != n_tail){
 800327a:	8a7b      	ldrh	r3, [r7, #18]
 800327c:	461a      	mov	r2, r3
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	4293      	cmp	r3, r2
 8003282:	d00c      	beq.n	800329e <_ZN13STM32Hardware5writeEPhi+0x8e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f503 6081 	add.w	r0, r3, #1032	; 0x408
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	18d1      	adds	r1, r2, r3
 8003290:	8a7b      	ldrh	r3, [r7, #18]
 8003292:	461a      	mov	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	461a      	mov	r2, r3
 800329a:	f00b f847 	bl	800e32c <memcpy>
      }

      flush();
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f7ff ff58 	bl	8003154 <_ZN13STM32Hardware5flushEv>
    }
 80032a4:	bf00      	nop
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	f001 fbd2 	bl	8004a5c <HAL_GetTick>
 80032b8:	4603      	mov	r3, r0
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
      data("")
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff f870 	bl	80023b4 <_ZN3ros3MsgC1Ev>
 80032d4:	4a05      	ldr	r2, [pc, #20]	; (80032ec <_ZN8std_msgs6StringC1Ev+0x28>)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a04      	ldr	r2, [pc, #16]	; (80032f0 <_ZN8std_msgs6StringC1Ev+0x2c>)
 80032de:	605a      	str	r2, [r3, #4]
    {
    }
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4618      	mov	r0, r3
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	08010fa8 	.word	0x08010fa8
 80032f0:	08010e54 	.word	0x08010e54

080032f4 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	4618      	mov	r0, r3
 8003308:	f7fc ff6a 	bl	80001e0 <strlen>
 800330c:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	4413      	add	r3, r2
 8003314:	68b9      	ldr	r1, [r7, #8]
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f948 	bl	80035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	3304      	adds	r3, #4
 8003320:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	18d0      	adds	r0, r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	4619      	mov	r1, r3
 8003330:	f00a fffc 	bl	800e32c <memcpy>
      offset += length_data;
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	4413      	add	r3, r2
 800333a:	60fb      	str	r3, [r7, #12]
      return offset;
 800333c:	68fb      	ldr	r3, [r7, #12]
    }
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003346:	b580      	push	{r7, lr}
 8003348:	b086      	sub	sp, #24
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003350:	2300      	movs	r3, #0
 8003352:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	441a      	add	r2, r3
 800335a:	f107 030c 	add.w	r3, r7, #12
 800335e:	4611      	mov	r1, r2
 8003360:	4618      	mov	r0, r3
 8003362:	f000 f941 	bl	80035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	3304      	adds	r3, #4
 800336a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	4413      	add	r3, r2
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	429a      	cmp	r2, r3
 800337a:	d20c      	bcs.n	8003396 <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	441a      	add	r2, r3
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	3b01      	subs	r3, #1
 8003386:	6839      	ldr	r1, [r7, #0]
 8003388:	440b      	add	r3, r1
 800338a:	7812      	ldrb	r2, [r2, #0]
 800338c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	3301      	adds	r3, #1
 8003392:	617b      	str	r3, [r7, #20]
 8003394:	e7ec      	b.n	8003370 <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4413      	add	r3, r2
 800339c:	3b01      	subs	r3, #1
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	4413      	add	r3, r2
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	3b01      	subs	r3, #1
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	441a      	add	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	605a      	str	r2, [r3, #4]
      offset += length_data;
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	4413      	add	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
     return offset;
 80033ba:	693b      	ldr	r3, [r7, #16]
    }
 80033bc:	4618      	mov	r0, r3
 80033be:	3718      	adds	r7, #24
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <_ZN8std_msgs6String7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/String"; };
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	4b03      	ldr	r3, [pc, #12]	; (80033dc <_ZN8std_msgs6String7getTypeEv+0x18>)
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	08010ef4 	.word	0x08010ef4

080033e0 <_ZN8std_msgs6String6getMD5Ev>:
    virtual const char * getMD5() override { return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	4b03      	ldr	r3, [pc, #12]	; (80033f8 <_ZN8std_msgs6String6getMD5Ev+0x18>)
 80033ea:	4618      	mov	r0, r3
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	08010f04 	.word	0x08010f04

080033fc <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	4a04      	ldr	r2, [pc, #16]	; (8003418 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4618      	mov	r0, r3
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	08010fc0 	.word	0x08010fc0

0800341c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 1024,
         int OUTPUT_SIZE = 1024>
class NodeHandle_ : public NodeHandleBase_
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff ffe8 	bl	80033fc <_ZN3ros15NodeHandleBase_C1Ev>
 800342c:	4a45      	ldr	r2, [pc, #276]	; (8003544 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x128>)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3304      	adds	r3, #4
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff fe32 	bl	80030a0 <_ZN13STM32HardwareC1Ev>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8003462:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f00a ff6d 	bl	800e348 <memset>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8003474:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003478:	2100      	movs	r1, #0
 800347a:	4618      	mov	r0, r3
 800347c:	f00a ff64 	bl	800e348 <memset>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003486:	3324      	adds	r3, #36	; 0x24
 8003488:	2264      	movs	r2, #100	; 0x64
 800348a:	2100      	movs	r1, #0
 800348c:	4618      	mov	r0, r3
 800348e:	f00a ff5b 	bl	800e348 <memset>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003498:	3388      	adds	r3, #136	; 0x88
 800349a:	2264      	movs	r2, #100	; 0x64
 800349c:	2100      	movs	r1, #0
 800349e:	4618      	mov	r0, r3
 80034a0:	f00a ff52 	bl	800e348 <memset>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034aa:	461a      	mov	r2, r3
 80034ac:	2300      	movs	r3, #0
 80034ae:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034b8:	461a      	mov	r2, r3
 80034ba:	2300      	movs	r3, #0
 80034bc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034c6:	461a      	mov	r2, r3
 80034c8:	2300      	movs	r3, #0
 80034ca:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034d4:	461a      	mov	r2, r3
 80034d6:	2300      	movs	r3, #0
 80034d8:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034e2:	461a      	mov	r2, r3
 80034e4:	2300      	movs	r3, #0
 80034e6:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034fc:	461a      	mov	r2, r3
 80034fe:	2300      	movs	r3, #0
 8003500:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800350a:	461a      	mov	r2, r3
 800350c:	2300      	movs	r3, #0
 800350e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003518:	461a      	mov	r2, r3
 800351a:	2300      	movs	r3, #0
 800351c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003532:	3314      	adds	r3, #20
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fab1 	bl	8002a9c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4618      	mov	r0, r3
 800353e:	3708      	adds	r7, #8
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	08010f94 	.word	0x08010f94

08003548 <HAL_UART_TxCpltCallback>:

std_msgs::String str_msg;
ros::Publisher chatter("chatter", &str_msg);
char hello[] = "Hello Taste VN!";

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 8003550:	4805      	ldr	r0, [pc, #20]	; (8003568 <HAL_UART_TxCpltCallback+0x20>)
 8003552:	f000 f86e 	bl	8003632 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 8003556:	4603      	mov	r3, r0
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff fdfb 	bl	8003154 <_ZN13STM32Hardware5flushEv>
}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000510 	.word	0x20000510

0800356c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 8003574:	4805      	ldr	r0, [pc, #20]	; (800358c <HAL_UART_RxCpltCallback+0x20>)
 8003576:	f000 f85c 	bl	8003632 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>
 800357a:	4603      	mov	r3, r0
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff fdab 	bl	80030d8 <_ZN13STM32Hardware10reset_rbufEv>
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000510 	.word	0x20000510

08003590 <setup>:

void setup(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
//  nh.initNode();
//  nh.advertise(chatter);
}
 8003594:	bf00      	nop
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <loop>:

void loop(void)
{
 800359e:	b480      	push	{r7}
 80035a0:	af00      	add	r7, sp, #0
//  str_msg.data = hello;
//  chatter.publish(&str_msg);
//  nh.spinOnce();
//
//  HAL_Delay(100);
}
 80035a2:	bf00      	nop
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d80d      	bhi.n	80035dc <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	fa22 f103 	lsr.w	r1, r2, r3
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4413      	add	r3, r2
 80035d0:	b2ca      	uxtb	r2, r1
 80035d2:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	3301      	adds	r3, #1
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	e7ee      	b.n	80035ba <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 80035dc:	bf00      	nop
 80035de:	3714      	adds	r7, #20
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80035f8:	2300      	movs	r3, #0
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d811      	bhi.n	8003626 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6839      	ldr	r1, [r7, #0]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	440a      	add	r2, r1
 800360c:	7812      	ldrb	r2, [r2, #0]
 800360e:	4611      	mov	r1, r2
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	00d2      	lsls	r2, r2, #3
 8003614:	fa01 f202 	lsl.w	r2, r1, r2
 8003618:	431a      	orrs	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	3301      	adds	r3, #1
 8003622:	60fb      	str	r3, [r7, #12]
 8003624:	e7ea      	b.n	80035fc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8003626:	bf00      	nop
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3304      	adds	r3, #4
  }
 800363e:	4618      	mov	r0, r3
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
	...

0800364c <_Z41__static_initialization_and_destruction_0ii>:
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d110      	bne.n	800367e <_Z41__static_initialization_and_destruction_0ii+0x32>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003662:	4293      	cmp	r3, r2
 8003664:	d10b      	bne.n	800367e <_Z41__static_initialization_and_destruction_0ii+0x32>
ros::NodeHandle nh;
 8003666:	4808      	ldr	r0, [pc, #32]	; (8003688 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8003668:	f7ff fed8 	bl	800341c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>
std_msgs::String str_msg;
 800366c:	4807      	ldr	r0, [pc, #28]	; (800368c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800366e:	f7ff fe29 	bl	80032c4 <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 8003672:	2300      	movs	r3, #0
 8003674:	4a05      	ldr	r2, [pc, #20]	; (800368c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8003676:	4906      	ldr	r1, [pc, #24]	; (8003690 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8003678:	4806      	ldr	r0, [pc, #24]	; (8003694 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800367a:	f7ff fcdb 	bl	8003034 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 800367e:	bf00      	nop
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	20000510 	.word	0x20000510
 800368c:	2000164c 	.word	0x2000164c
 8003690:	08010f28 	.word	0x08010f28
 8003694:	20001654 	.word	0x20001654

08003698 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE>:
      }
    }
    configured_ = true;
  }

  virtual int publish(int id, const Msg * msg) override
 8003698:	b580      	push	{r7, lr}
 800369a:	b088      	sub	sp, #32
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b63      	cmp	r3, #99	; 0x63
 80036a8:	dd0b      	ble.n	80036c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x2a>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036b0:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 80036b4:	f083 0301 	eor.w	r3, r3, #1
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 80036be:	2300      	movs	r3, #0
 80036c0:	e079      	b.n	80037b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11e>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	f602 4224 	addw	r2, r2, #3108	; 0xc24
 80036ce:	3207      	adds	r2, #7
 80036d0:	4611      	mov	r1, r2
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	4798      	blx	r3
 80036d6:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	22ff      	movs	r2, #255	; 0xff
 80036dc:	f883 2c24 	strb.w	r2, [r3, #3108]	; 0xc24
    message_out[1] = PROTOCOL_VER;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	22fe      	movs	r2, #254	; 0xfe
 80036e4:	f883 2c25 	strb.w	r2, [r3, #3109]	; 0xc25
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	b2da      	uxtb	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f883 2c26 	strb.w	r2, [r3, #3110]	; 0xc26
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	0a1b      	lsrs	r3, r3, #8
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f883 2c27 	strb.w	r2, [r3, #3111]	; 0xc27
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f893 2c26 	ldrb.w	r2, [r3, #3110]	; 0xc26
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f893 3c27 	ldrb.w	r3, [r3, #3111]	; 0xc27
 800370e:	4413      	add	r3, r2
 8003710:	b2db      	uxtb	r3, r3
 8003712:	43db      	mvns	r3, r3
 8003714:	b2da      	uxtb	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f883 2c28 	strb.w	r2, [r3, #3112]	; 0xc28
    message_out[5] = (uint8_t)((int16_t)id & 255);
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	b2da      	uxtb	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f883 2c29 	strb.w	r2, [r3, #3113]	; 0xc29
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	b21b      	sxth	r3, r3
 800372a:	121b      	asrs	r3, r3, #8
 800372c:	b21b      	sxth	r3, r3
 800372e:	b2da      	uxtb	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f883 2c2a 	strb.w	r2, [r3, #3114]	; 0xc2a

    /* calculate checksum */
    int chk = 0;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800373a:	2305      	movs	r3, #5
 800373c:	61bb      	str	r3, [r7, #24]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	3306      	adds	r3, #6
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	429a      	cmp	r2, r3
 8003746:	dc0d      	bgt.n	8003764 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xcc>
      chk += message_out[i];
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	4413      	add	r3, r2
 800374e:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	4413      	add	r3, r2
 800375a:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	3301      	adds	r3, #1
 8003760:	61bb      	str	r3, [r7, #24]
 8003762:	e7ec      	b.n	800373e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xa6>
    l += 7;
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	3307      	adds	r3, #7
 8003768:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	425a      	negs	r2, r3
 800376e:	b2db      	uxtb	r3, r3
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	bf58      	it	pl
 8003774:	4253      	negpl	r3, r2
 8003776:	b2da      	uxtb	r2, r3
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	1c59      	adds	r1, r3, #1
 800377c:	6179      	str	r1, [r7, #20]
 800377e:	43d2      	mvns	r2, r2
 8003780:	b2d1      	uxtb	r1, r2
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	4413      	add	r3, r2
 8003786:	460a      	mov	r2, r1
 8003788:	f883 2c24 	strb.w	r2, [r3, #3108]	; 0xc24

    if (l <= OUTPUT_SIZE)
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003792:	dc0a      	bgt.n	80037aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x112>
    {
      hardware_.write(message_out, l);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1d18      	adds	r0, r3, #4
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4619      	mov	r1, r3
 80037a2:	f7ff fd35 	bl	8003210 <_ZN13STM32Hardware5writeEPhi>
      return l;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	e005      	b.n	80037b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11e>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 80037aa:	4905      	ldr	r1, [pc, #20]	; (80037c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x128>)
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 fa89 	bl	8003cc4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>
      return -1;
 80037b2:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 80037b6:	4618      	mov	r0, r3
 80037b8:	3720      	adds	r7, #32
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	08010f30 	.word	0x08010f30

080037c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>:
  virtual int spinOnce() override
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff fd6b 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 80037d6:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037de:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d905      	bls.n	80037fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x36>
      configured_ = false;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    if (mode_ != MODE_FIRST_FF)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003800:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00e      	beq.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800380e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	429a      	cmp	r2, r3
 8003816:	d906      	bls.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800381e:	461a      	mov	r2, r3
 8003820:	2300      	movs	r3, #0
 8003822:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
      if (spin_timeout_ > 0)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 800382c:	2b00      	cmp	r3, #0
 800382e:	d014      	beq.n	800385a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x96>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3304      	adds	r3, #4
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff fd39 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 800383a:	4602      	mov	r2, r0
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	1ad2      	subs	r2, r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8003846:	429a      	cmp	r2, r3
 8003848:	bf8c      	ite	hi
 800384a:	2301      	movhi	r3, #1
 800384c:	2300      	movls	r3, #0
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x96>
          return SPIN_TIMEOUT;
 8003854:	f06f 0301 	mvn.w	r3, #1
 8003858:	e221      	b.n	8003c9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4da>
      int data = hardware_.read();
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	3304      	adds	r3, #4
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff fc4b 	bl	80030fa <_ZN13STM32Hardware4readEv>
 8003864:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	f2c0 81fa 	blt.w	8003c62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x49e>
      checksum_ += data;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003874:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	4413      	add	r3, r2
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003882:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800388c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003890:	2b07      	cmp	r3, #7
 8003892:	d12b      	bne.n	80038ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x128>
        message_in[index_++] = data;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800389a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800389e:	1c5a      	adds	r2, r3, #1
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80038a6:	f8c1 20f8 	str.w	r2, [r1, #248]	; 0xf8
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	b2d1      	uxtb	r1, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	4413      	add	r3, r2
 80038b2:	460a      	mov	r2, r1
 80038b4:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
        bytes_--;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80038c2:	3b01      	subs	r3, #1
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80038ca:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1a4      	bne.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038e2:	461a      	mov	r2, r3
 80038e4:	2308      	movs	r3, #8
 80038e6:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80038ea:	e79c      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_FIRST_FF)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d130      	bne.n	800395c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x198>
        if (data == 0xff)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	2bff      	cmp	r3, #255	; 0xff
 80038fe:	d112      	bne.n	8003926 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x162>
          mode_++;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003906:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800390a:	3301      	adds	r3, #1
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003912:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	3314      	adds	r3, #20
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003920:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8003924:	e77f      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3304      	adds	r3, #4
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff fcbe 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 8003930:	4602      	mov	r2, r0
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	f241 3288 	movw	r2, #5000	; 0x1388
 800393a:	4293      	cmp	r3, r2
 800393c:	bf8c      	ite	hi
 800393e:	2301      	movhi	r3, #1
 8003940:	2300      	movls	r3, #0
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	f43f af6e 	beq.w	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          configured_ = false;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
          return SPIN_TIMEOUT;
 8003956:	f06f 0301 	mvn.w	r3, #1
 800395a:	e1a0      	b.n	8003c9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4da>
      else if (mode_ == MODE_PROTOCOL_VER)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003962:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003966:	2b01      	cmp	r3, #1
 8003968:	d121      	bne.n	80039ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1ea>
        if (data == PROTOCOL_VER)
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	2bfe      	cmp	r3, #254	; 0xfe
 800396e:	d10b      	bne.n	8003988 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1c4>
          mode_++;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003976:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800397a:	3301      	adds	r3, #1
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003982:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003986:	e74e      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800398e:	461a      	mov	r2, r3
 8003990:	2300      	movs	r3, #0
 8003992:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
          if (configured_ == false)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800399c:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f47f af40 	bne.w	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
            requestSyncTime();  /* send a msg back showing our protocol version */
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 f99a 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
 80039ac:	e73b      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039b4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d120      	bne.n	80039fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x23a>
        bytes_ = data;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039c2:	461a      	mov	r2, r3
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        index_ = 0;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039d0:	461a      	mov	r2, r3
 80039d2:	2300      	movs	r3, #0
 80039d4:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
        mode_++;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039de:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80039e2:	3301      	adds	r3, #1
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80039ea:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        checksum_ = data;               /* first byte for calculating size checksum */
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039f4:	461a      	mov	r2, r3
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 80039fc:	e713      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a04:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003a08:	2b03      	cmp	r3, #3
 8003a0a:	d118      	bne.n	8003a3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x27a>
        bytes_ += data << 8;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a12:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	021b      	lsls	r3, r3, #8
 8003a1a:	4413      	add	r3, r2
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a22:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        mode_++;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a2c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003a30:	3301      	adds	r3, #1
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a38:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003a3c:	e6f3      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a44:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003a48:	2b04      	cmp	r3, #4
 8003a4a:	d11f      	bne.n	8003a8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2c8>
        if ((checksum_ % 256) == 255)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a52:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8003a56:	425a      	negs	r2, r3
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	bf58      	it	pl
 8003a5e:	4253      	negpl	r3, r2
 8003a60:	2bff      	cmp	r3, #255	; 0xff
 8003a62:	d10b      	bne.n	8003a7c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2b8>
          mode_++;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a6a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003a6e:	3301      	adds	r3, #1
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a76:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003a7a:	e6d4      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a82:	461a      	mov	r2, r3
 8003a84:	2300      	movs	r3, #0
 8003a86:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003a8a:	e6cc      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a92:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003a96:	2b05      	cmp	r3, #5
 8003a98:	d119      	bne.n	8003ace <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x30a>
        topic_ = data;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
        mode_++;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003aae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003aba:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        checksum_ = data;               /* first byte included in checksum */
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 8003acc:	e6ab      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ad4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003ad8:	2b06      	cmp	r3, #6
 8003ada:	d123      	bne.n	8003b24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x360>
        topic_ += data << 8;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ae2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	021b      	lsls	r3, r3, #8
 8003aea:	4413      	add	r3, r2
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003af2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
        mode_ = MODE_MESSAGE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003afc:	461a      	mov	r2, r3
 8003afe:	2307      	movs	r3, #7
 8003b00:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        if (bytes_ == 0)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f47f ae89 	bne.w	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	2308      	movs	r3, #8
 8003b1e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003b22:	e680      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b2a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003b2e:	2b08      	cmp	r3, #8
 8003b30:	f47f ae79 	bne.w	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
        if ((checksum_ % 256) == 255)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b48:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8003b4c:	425a      	negs	r2, r3
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	b2d2      	uxtb	r2, r2
 8003b52:	bf58      	it	pl
 8003b54:	4253      	negpl	r3, r2
 8003b56:	2bff      	cmp	r3, #255	; 0xff
 8003b58:	f47f ae65 	bne.w	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d116      	bne.n	8003b98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3d4>
            requestSyncTime();
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f8b8 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
            negotiateTopics();
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f8d3 	bl	8003d1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
            last_sync_receive_time = c_time;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            return SPIN_ERR;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295
 8003b96:	e082      	b.n	8003c9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4da>
          else if (topic_ == TopicInfo::ID_TIME)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003ba2:	2b0a      	cmp	r3, #10
 8003ba4:	d107      	bne.n	8003bb6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3f2>
            syncTime(message_in);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8003bac:	4619      	mov	r1, r3
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f996 	bl	8003ee0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>
 8003bb4:	e637      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003bc0:	2b06      	cmp	r3, #6
 8003bc2:	d111      	bne.n	8003be8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x424>
            req_param_resp.deserialize(message_in);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003bca:	3314      	adds	r3, #20
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff f8a0 	bl	8002d1a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8003be6:	e61e      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003bf2:	2b0b      	cmp	r3, #11
 8003bf4:	d106      	bne.n	8003c04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x440>
            configured_ = false;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8003c02:	e610      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
            if (subscribers[topic_ - 100])
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003c0e:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f43f ae02 	beq.w	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
              subscribers[topic_ - 100]->callback(message_in);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003c2c:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003c36:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003c44:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8003c5c:	4611      	mov	r1, r2
 8003c5e:	4798      	blx	r3
    while (true)
 8003c60:	e5e1      	b.n	8003826 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x62>
        break;
 8003c62:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c6a:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d014      	beq.n	8003c9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4d8>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c78:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d909      	bls.n	8003c9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4d8>
      requestSyncTime();
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f829 	bl	8003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c94:	461a      	mov	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    return SPIN_OK;
 8003c9c:	2300      	movs	r3, #0
  }
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9connectedEv>:
  virtual bool connected() override
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
    return configured_;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cb4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
  };
 8003cb8:	4618      	mov	r0, r3
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8003cce:	683a      	ldr	r2, [r7, #0]
 8003cd0:	2103      	movs	r1, #3
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f952 	bl	8003f7c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 8003cd8:	bf00      	nop
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>:
  void requestSyncTime()
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8003ce8:	f107 030c 	add.w	r3, r7, #12
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fe fb71 	bl	80023d4 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f107 020c 	add.w	r2, r7, #12
 8003cfc:	210a      	movs	r1, #10
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	4798      	blx	r3
    rt_time = hardware_.time();
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	3304      	adds	r3, #4
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff fad0 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  }
 8003d14:	bf00      	nop
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>:
  void negotiateTopics()
 8003d1c:	b590      	push	{r4, r7, lr}
 8003d1e:	b08b      	sub	sp, #44	; 0x2c
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
    rosserial_msgs::TopicInfo ti;
 8003d24:	f107 030c 	add.w	r3, r7, #12
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fe fc43 	bl	80025b4 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8003d2e:	2300      	movs	r3, #0
 8003d30:	627b      	str	r3, [r7, #36]	; 0x24
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	2b18      	cmp	r3, #24
 8003d36:	dc63      	bgt.n	8003e00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xe4>
      if (publishers[i] != 0) // non-empty slot
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d056      	beq.n	8003df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xdc>
        ti.topic_id = publishers[i]->id_;
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	6859      	ldr	r1, [r3, #4]
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d84:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3308      	adds	r3, #8
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4608      	mov	r0, r1
 8003d98:	4798      	blx	r3
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	6859      	ldr	r1, [r3, #4]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4608      	mov	r0, r1
 8003dc6:	4798      	blx	r3
 8003dc8:	4603      	mov	r3, r0
 8003dca:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8003dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dd0:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681c      	ldr	r4, [r3, #0]
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	4413      	add	r3, r2
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff f93b 	bl	8003062 <_ZN3ros9Publisher15getEndpointTypeEv>
 8003dec:	4601      	mov	r1, r0
 8003dee:	f107 030c 	add.w	r3, r7, #12
 8003df2:	461a      	mov	r2, r3
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dfe:	e798      	b.n	8003d32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x16>
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8003e00:	2300      	movs	r3, #0
 8003e02:	627b      	str	r3, [r7, #36]	; 0x24
 8003e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e06:	2b18      	cmp	r3, #24
 8003e08:	dc5f      	bgt.n	8003eca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1ae>
      if (subscribers[i] != 0) // non-empty slot
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e0e:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d053      	beq.n	8003ec2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1a6>
        ti.topic_id = subscribers[i]->id_;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e1e:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e30:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e40:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e4c:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3308      	adds	r3, #8
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4608      	mov	r0, r1
 8003e5c:	4798      	blx	r3
 8003e5e:	4603      	mov	r3, r0
 8003e60:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e66:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e6a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e72:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	330c      	adds	r3, #12
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4608      	mov	r0, r1
 8003e82:	4798      	blx	r3
 8003e84:	4603      	mov	r3, r0
 8003e86:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8003e88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e8c:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681c      	ldr	r4, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e98:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003e9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea4:	f202 4222 	addw	r2, r2, #1058	; 0x422
 8003ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	3304      	adds	r3, #4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4608      	mov	r0, r1
 8003eb4:	4798      	blx	r3
 8003eb6:	4601      	mov	r1, r0
 8003eb8:	f107 030c 	add.w	r3, r7, #12
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec8:	e79c      	b.n	8003e04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xe8>
    configured_ = true;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
  }
 8003ed6:	bf00      	nop
 8003ed8:	372c      	adds	r7, #44	; 0x2c
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd90      	pop	{r4, r7, pc}
	...

08003ee0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8003eea:	f107 0308 	add.w	r3, r7, #8
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe fa70 	bl	80023d4 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	3304      	adds	r3, #4
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7ff f9d7 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 8003efe:	4602      	mov	r2, r0
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8003f0a:	f107 0308 	add.w	r3, r7, #8
 8003f0e:	6839      	ldr	r1, [r7, #0]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fe facf 	bl	80024b4 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	4916      	ldr	r1, [pc, #88]	; (8003f74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x94>)
 8003f1c:	fba1 1303 	umull	r1, r3, r1, r3
 8003f20:	099b      	lsrs	r3, r3, #6
 8003f22:	4413      	add	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8003f26:	6939      	ldr	r1, [r7, #16]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	4b12      	ldr	r3, [pc, #72]	; (8003f74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x94>)
 8003f2c:	fba3 0302 	umull	r0, r3, r3, r2
 8003f30:	099b      	lsrs	r3, r3, #6
 8003f32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f36:	fb00 f303 	mul.w	r3, r0, r3
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	4a0e      	ldr	r2, [pc, #56]	; (8003f78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x98>)
 8003f3e:	fb02 f303 	mul.w	r3, r2, r3
 8003f42:	440b      	add	r3, r1
 8003f44:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8003f46:	f107 0308 	add.w	r3, r7, #8
 8003f4a:	3304      	adds	r3, #4
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f830 	bl	8003fb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff f9a7 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f66:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  }
 8003f6a:	bf00      	nop
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	10624dd3 	.word	0x10624dd3
 8003f78:	000f4240 	.word	0x000f4240

08003f7c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>:
  void log(char byte, const char * msg)
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b088      	sub	sp, #32
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	460b      	mov	r3, r1
 8003f86:	607a      	str	r2, [r7, #4]
 8003f88:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8003f8a:	f107 0314 	add.w	r3, r7, #20
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fe fcd4 	bl	800293c <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8003f94:	7afb      	ldrb	r3, [r7, #11]
 8003f96:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f107 0214 	add.w	r2, r7, #20
 8003fa6:	2107      	movs	r1, #7
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	4798      	blx	r3
  }
 8003fac:	bf00      	nop
 8003fae:	3720      	adds	r7, #32
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7ff f972 	bl	80032ac <_ZN13STM32Hardware4timeEv>
 8003fc8:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4915      	ldr	r1, [pc, #84]	; (8004028 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x74>)
 8003fd2:	fba1 1303 	umull	r1, r3, r1, r3
 8003fd6:	099b      	lsrs	r3, r3, #6
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	1e5a      	subs	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4b0f      	ldr	r3, [pc, #60]	; (8004028 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x74>)
 8003fea:	fba3 0302 	umull	r0, r3, r3, r2
 8003fee:	099b      	lsrs	r3, r3, #6
 8003ff0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ff4:	fb00 f303 	mul.w	r3, r0, r3
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	4a0c      	ldr	r2, [pc, #48]	; (800402c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x78>)
 8003ffc:	fb02 f303 	mul.w	r3, r2, r3
 8004000:	1aca      	subs	r2, r1, r3
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERKNS_4TimeE+0x7c>)
 8004004:	4413      	add	r3, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c
    normalizeSecNSec(sec_offset, nsec_offset);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f603 0218 	addw	r2, r3, #2072	; 0x818
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f603 031c 	addw	r3, r3, #2076	; 0x81c
 8004018:	4619      	mov	r1, r3
 800401a:	4610      	mov	r0, r2
 800401c:	f000 fc62 	bl	80048e4 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004020:	bf00      	nop
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	10624dd3 	.word	0x10624dd3
 800402c:	000f4240 	.word	0x000f4240
 8004030:	3b9aca00 	.word	0x3b9aca00

08004034 <_GLOBAL__sub_I_nh>:
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
 8004038:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800403c:	2001      	movs	r0, #1
 800403e:	f7ff fb05 	bl	800364c <_Z41__static_initialization_and_destruction_0ii>
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	607b      	str	r3, [r7, #4]
 800404e:	4b10      	ldr	r3, [pc, #64]	; (8004090 <HAL_MspInit+0x4c>)
 8004050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004052:	4a0f      	ldr	r2, [pc, #60]	; (8004090 <HAL_MspInit+0x4c>)
 8004054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004058:	6453      	str	r3, [r2, #68]	; 0x44
 800405a:	4b0d      	ldr	r3, [pc, #52]	; (8004090 <HAL_MspInit+0x4c>)
 800405c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004062:	607b      	str	r3, [r7, #4]
 8004064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	603b      	str	r3, [r7, #0]
 800406a:	4b09      	ldr	r3, [pc, #36]	; (8004090 <HAL_MspInit+0x4c>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	4a08      	ldr	r2, [pc, #32]	; (8004090 <HAL_MspInit+0x4c>)
 8004070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004074:	6413      	str	r3, [r2, #64]	; 0x40
 8004076:	4b06      	ldr	r3, [pc, #24]	; (8004090 <HAL_MspInit+0x4c>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004082:	2007      	movs	r0, #7
 8004084:	f000 fdea 	bl	8004c5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004088:	bf00      	nop
 800408a:	3708      	adds	r7, #8
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40023800 	.word	0x40023800

08004094 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b08a      	sub	sp, #40	; 0x28
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800409c:	f107 0314 	add.w	r3, r7, #20
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	605a      	str	r2, [r3, #4]
 80040a6:	609a      	str	r2, [r3, #8]
 80040a8:	60da      	str	r2, [r3, #12]
 80040aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a19      	ldr	r2, [pc, #100]	; (8004118 <HAL_I2C_MspInit+0x84>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d12c      	bne.n	8004110 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040b6:	2300      	movs	r3, #0
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	4b18      	ldr	r3, [pc, #96]	; (800411c <HAL_I2C_MspInit+0x88>)
 80040bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040be:	4a17      	ldr	r2, [pc, #92]	; (800411c <HAL_I2C_MspInit+0x88>)
 80040c0:	f043 0302 	orr.w	r3, r3, #2
 80040c4:	6313      	str	r3, [r2, #48]	; 0x30
 80040c6:	4b15      	ldr	r3, [pc, #84]	; (800411c <HAL_I2C_MspInit+0x88>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80040d2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80040d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040d8:	2312      	movs	r3, #18
 80040da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040dc:	2301      	movs	r3, #1
 80040de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040e0:	2300      	movs	r3, #0
 80040e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040e4:	2304      	movs	r3, #4
 80040e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040e8:	f107 0314 	add.w	r3, r7, #20
 80040ec:	4619      	mov	r1, r3
 80040ee:	480c      	ldr	r0, [pc, #48]	; (8004120 <HAL_I2C_MspInit+0x8c>)
 80040f0:	f001 f9f8 	bl	80054e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040f4:	2300      	movs	r3, #0
 80040f6:	60fb      	str	r3, [r7, #12]
 80040f8:	4b08      	ldr	r3, [pc, #32]	; (800411c <HAL_I2C_MspInit+0x88>)
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	4a07      	ldr	r2, [pc, #28]	; (800411c <HAL_I2C_MspInit+0x88>)
 80040fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004102:	6413      	str	r3, [r2, #64]	; 0x40
 8004104:	4b05      	ldr	r3, [pc, #20]	; (800411c <HAL_I2C_MspInit+0x88>)
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004110:	bf00      	nop
 8004112:	3728      	adds	r7, #40	; 0x28
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40005400 	.word	0x40005400
 800411c:	40023800 	.word	0x40023800
 8004120:	40020400 	.word	0x40020400

08004124 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b08e      	sub	sp, #56	; 0x38
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800412c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004130:	2200      	movs	r2, #0
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	605a      	str	r2, [r3, #4]
 8004136:	609a      	str	r2, [r3, #8]
 8004138:	60da      	str	r2, [r3, #12]
 800413a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a59      	ldr	r2, [pc, #356]	; (80042a8 <HAL_I2S_MspInit+0x184>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d15b      	bne.n	80041fe <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004146:	2300      	movs	r3, #0
 8004148:	623b      	str	r3, [r7, #32]
 800414a:	4b58      	ldr	r3, [pc, #352]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	4a57      	ldr	r2, [pc, #348]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004154:	6413      	str	r3, [r2, #64]	; 0x40
 8004156:	4b55      	ldr	r3, [pc, #340]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800415e:	623b      	str	r3, [r7, #32]
 8004160:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004162:	2300      	movs	r3, #0
 8004164:	61fb      	str	r3, [r7, #28]
 8004166:	4b51      	ldr	r3, [pc, #324]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416a:	4a50      	ldr	r2, [pc, #320]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800416c:	f043 0304 	orr.w	r3, r3, #4
 8004170:	6313      	str	r3, [r2, #48]	; 0x30
 8004172:	4b4e      	ldr	r3, [pc, #312]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	61bb      	str	r3, [r7, #24]
 8004182:	4b4a      	ldr	r3, [pc, #296]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	4a49      	ldr	r2, [pc, #292]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004188:	f043 0302 	orr.w	r3, r3, #2
 800418c:	6313      	str	r3, [r2, #48]	; 0x30
 800418e:	4b47      	ldr	r3, [pc, #284]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004192:	f003 0302 	and.w	r3, r3, #2
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800419a:	2304      	movs	r3, #4
 800419c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419e:	2302      	movs	r3, #2
 80041a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041a6:	2300      	movs	r3, #0
 80041a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80041aa:	2306      	movs	r3, #6
 80041ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041b2:	4619      	mov	r1, r3
 80041b4:	483e      	ldr	r0, [pc, #248]	; (80042b0 <HAL_I2S_MspInit+0x18c>)
 80041b6:	f001 f995 	bl	80054e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80041ba:	2308      	movs	r3, #8
 80041bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041be:	2302      	movs	r3, #2
 80041c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041c6:	2300      	movs	r3, #0
 80041c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041ca:	2305      	movs	r3, #5
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80041ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041d2:	4619      	mov	r1, r3
 80041d4:	4836      	ldr	r0, [pc, #216]	; (80042b0 <HAL_I2S_MspInit+0x18c>)
 80041d6:	f001 f985 	bl	80054e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80041da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80041de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e0:	2302      	movs	r3, #2
 80041e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e4:	2300      	movs	r3, #0
 80041e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041e8:	2300      	movs	r3, #0
 80041ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041ec:	2305      	movs	r3, #5
 80041ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041f4:	4619      	mov	r1, r3
 80041f6:	482f      	ldr	r0, [pc, #188]	; (80042b4 <HAL_I2S_MspInit+0x190>)
 80041f8:	f001 f974 	bl	80054e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80041fc:	e04f      	b.n	800429e <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a2d      	ldr	r2, [pc, #180]	; (80042b8 <HAL_I2S_MspInit+0x194>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d14a      	bne.n	800429e <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004208:	2300      	movs	r3, #0
 800420a:	617b      	str	r3, [r7, #20]
 800420c:	4b27      	ldr	r3, [pc, #156]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800420e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004210:	4a26      	ldr	r2, [pc, #152]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004216:	6413      	str	r3, [r2, #64]	; 0x40
 8004218:	4b24      	ldr	r3, [pc, #144]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800421a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004224:	2300      	movs	r3, #0
 8004226:	613b      	str	r3, [r7, #16]
 8004228:	4b20      	ldr	r3, [pc, #128]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800422a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422c:	4a1f      	ldr	r2, [pc, #124]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800422e:	f043 0301 	orr.w	r3, r3, #1
 8004232:	6313      	str	r3, [r2, #48]	; 0x30
 8004234:	4b1d      	ldr	r3, [pc, #116]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	613b      	str	r3, [r7, #16]
 800423e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004240:	2300      	movs	r3, #0
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	4b19      	ldr	r3, [pc, #100]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004248:	4a18      	ldr	r2, [pc, #96]	; (80042ac <HAL_I2S_MspInit+0x188>)
 800424a:	f043 0304 	orr.w	r3, r3, #4
 800424e:	6313      	str	r3, [r2, #48]	; 0x30
 8004250:	4b16      	ldr	r3, [pc, #88]	; (80042ac <HAL_I2S_MspInit+0x188>)
 8004252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800425c:	2310      	movs	r3, #16
 800425e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004260:	2302      	movs	r3, #2
 8004262:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004264:	2300      	movs	r3, #0
 8004266:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004268:	2300      	movs	r3, #0
 800426a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800426c:	2306      	movs	r3, #6
 800426e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8004270:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004274:	4619      	mov	r1, r3
 8004276:	4811      	ldr	r0, [pc, #68]	; (80042bc <HAL_I2S_MspInit+0x198>)
 8004278:	f001 f934 	bl	80054e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800427c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004282:	2302      	movs	r3, #2
 8004284:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004286:	2300      	movs	r3, #0
 8004288:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428a:	2300      	movs	r3, #0
 800428c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800428e:	2306      	movs	r3, #6
 8004290:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004296:	4619      	mov	r1, r3
 8004298:	4805      	ldr	r0, [pc, #20]	; (80042b0 <HAL_I2S_MspInit+0x18c>)
 800429a:	f001 f923 	bl	80054e4 <HAL_GPIO_Init>
}
 800429e:	bf00      	nop
 80042a0:	3738      	adds	r7, #56	; 0x38
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40003800 	.word	0x40003800
 80042ac:	40023800 	.word	0x40023800
 80042b0:	40020800 	.word	0x40020800
 80042b4:	40020400 	.word	0x40020400
 80042b8:	40003c00 	.word	0x40003c00
 80042bc:	40020000 	.word	0x40020000

080042c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	; 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c8:	f107 0314 	add.w	r3, r7, #20
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	60da      	str	r2, [r3, #12]
 80042d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a19      	ldr	r2, [pc, #100]	; (8004344 <HAL_SPI_MspInit+0x84>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d12b      	bne.n	800433a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	4b18      	ldr	r3, [pc, #96]	; (8004348 <HAL_SPI_MspInit+0x88>)
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	4a17      	ldr	r2, [pc, #92]	; (8004348 <HAL_SPI_MspInit+0x88>)
 80042ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042f0:	6453      	str	r3, [r2, #68]	; 0x44
 80042f2:	4b15      	ldr	r3, [pc, #84]	; (8004348 <HAL_SPI_MspInit+0x88>)
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042fa:	613b      	str	r3, [r7, #16]
 80042fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	4b11      	ldr	r3, [pc, #68]	; (8004348 <HAL_SPI_MspInit+0x88>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	4a10      	ldr	r2, [pc, #64]	; (8004348 <HAL_SPI_MspInit+0x88>)
 8004308:	f043 0301 	orr.w	r3, r3, #1
 800430c:	6313      	str	r3, [r2, #48]	; 0x30
 800430e:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <HAL_SPI_MspInit+0x88>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800431a:	23e0      	movs	r3, #224	; 0xe0
 800431c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431e:	2302      	movs	r3, #2
 8004320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004322:	2300      	movs	r3, #0
 8004324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004326:	2303      	movs	r3, #3
 8004328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800432a:	2305      	movs	r3, #5
 800432c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800432e:	f107 0314 	add.w	r3, r7, #20
 8004332:	4619      	mov	r1, r3
 8004334:	4805      	ldr	r0, [pc, #20]	; (800434c <HAL_SPI_MspInit+0x8c>)
 8004336:	f001 f8d5 	bl	80054e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800433a:	bf00      	nop
 800433c:	3728      	adds	r7, #40	; 0x28
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40013000 	.word	0x40013000
 8004348:	40023800 	.word	0x40023800
 800434c:	40020000 	.word	0x40020000

08004350 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004360:	d116      	bne.n	8004390 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	4b1a      	ldr	r3, [pc, #104]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	4a19      	ldr	r2, [pc, #100]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 800436c:	f043 0301 	orr.w	r3, r3, #1
 8004370:	6413      	str	r3, [r2, #64]	; 0x40
 8004372:	4b17      	ldr	r3, [pc, #92]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 800437e:	2202      	movs	r2, #2
 8004380:	2100      	movs	r1, #0
 8004382:	201c      	movs	r0, #28
 8004384:	f000 fc75 	bl	8004c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004388:	201c      	movs	r0, #28
 800438a:	f000 fc8e 	bl	8004caa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800438e:	e01a      	b.n	80043c6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a0f      	ldr	r2, [pc, #60]	; (80043d4 <HAL_TIM_Base_MspInit+0x84>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d115      	bne.n	80043c6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	4b0c      	ldr	r3, [pc, #48]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	4a0b      	ldr	r2, [pc, #44]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 80043a4:	f043 0302 	orr.w	r3, r3, #2
 80043a8:	6413      	str	r3, [r2, #64]	; 0x40
 80043aa:	4b09      	ldr	r3, [pc, #36]	; (80043d0 <HAL_TIM_Base_MspInit+0x80>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	60bb      	str	r3, [r7, #8]
 80043b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 3);
 80043b6:	2203      	movs	r2, #3
 80043b8:	2100      	movs	r1, #0
 80043ba:	201d      	movs	r0, #29
 80043bc:	f000 fc59 	bl	8004c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80043c0:	201d      	movs	r0, #29
 80043c2:	f000 fc72 	bl	8004caa <HAL_NVIC_EnableIRQ>
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40023800 	.word	0x40023800
 80043d4:	40000400 	.word	0x40000400

080043d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b08a      	sub	sp, #40	; 0x28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043e0:	f107 0314 	add.w	r3, r7, #20
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	605a      	str	r2, [r3, #4]
 80043ea:	609a      	str	r2, [r3, #8]
 80043ec:	60da      	str	r2, [r3, #12]
 80043ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a21      	ldr	r2, [pc, #132]	; (800447c <HAL_TIM_MspPostInit+0xa4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d13b      	bne.n	8004472 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	613b      	str	r3, [r7, #16]
 80043fe:	4b20      	ldr	r3, [pc, #128]	; (8004480 <HAL_TIM_MspPostInit+0xa8>)
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	4a1f      	ldr	r2, [pc, #124]	; (8004480 <HAL_TIM_MspPostInit+0xa8>)
 8004404:	f043 0302 	orr.w	r3, r3, #2
 8004408:	6313      	str	r3, [r2, #48]	; 0x30
 800440a:	4b1d      	ldr	r3, [pc, #116]	; (8004480 <HAL_TIM_MspPostInit+0xa8>)
 800440c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	613b      	str	r3, [r7, #16]
 8004414:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004416:	2300      	movs	r3, #0
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	4b19      	ldr	r3, [pc, #100]	; (8004480 <HAL_TIM_MspPostInit+0xa8>)
 800441c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441e:	4a18      	ldr	r2, [pc, #96]	; (8004480 <HAL_TIM_MspPostInit+0xa8>)
 8004420:	f043 0304 	orr.w	r3, r3, #4
 8004424:	6313      	str	r3, [r2, #48]	; 0x30
 8004426:	4b16      	ldr	r3, [pc, #88]	; (8004480 <HAL_TIM_MspPostInit+0xa8>)
 8004428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004432:	2301      	movs	r3, #1
 8004434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004436:	2302      	movs	r3, #2
 8004438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443a:	2300      	movs	r3, #0
 800443c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800443e:	2300      	movs	r3, #0
 8004440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004442:	2302      	movs	r3, #2
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004446:	f107 0314 	add.w	r3, r7, #20
 800444a:	4619      	mov	r1, r3
 800444c:	480d      	ldr	r0, [pc, #52]	; (8004484 <HAL_TIM_MspPostInit+0xac>)
 800444e:	f001 f849 	bl	80054e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004452:	2340      	movs	r3, #64	; 0x40
 8004454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004456:	2302      	movs	r3, #2
 8004458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800445e:	2300      	movs	r3, #0
 8004460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004462:	2302      	movs	r3, #2
 8004464:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004466:	f107 0314 	add.w	r3, r7, #20
 800446a:	4619      	mov	r1, r3
 800446c:	4806      	ldr	r0, [pc, #24]	; (8004488 <HAL_TIM_MspPostInit+0xb0>)
 800446e:	f001 f839 	bl	80054e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004472:	bf00      	nop
 8004474:	3728      	adds	r7, #40	; 0x28
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40000400 	.word	0x40000400
 8004480:	40023800 	.word	0x40023800
 8004484:	40020400 	.word	0x40020400
 8004488:	40020800 	.word	0x40020800

0800448c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b08a      	sub	sp, #40	; 0x28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004494:	f107 0314 	add.w	r3, r7, #20
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	605a      	str	r2, [r3, #4]
 800449e:	609a      	str	r2, [r3, #8]
 80044a0:	60da      	str	r2, [r3, #12]
 80044a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a5b      	ldr	r2, [pc, #364]	; (8004618 <HAL_UART_MspInit+0x18c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	f040 80af 	bne.w	800460e <HAL_UART_MspInit+0x182>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80044b0:	2300      	movs	r3, #0
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	4b59      	ldr	r3, [pc, #356]	; (800461c <HAL_UART_MspInit+0x190>)
 80044b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b8:	4a58      	ldr	r2, [pc, #352]	; (800461c <HAL_UART_MspInit+0x190>)
 80044ba:	f043 0310 	orr.w	r3, r3, #16
 80044be:	6453      	str	r3, [r2, #68]	; 0x44
 80044c0:	4b56      	ldr	r3, [pc, #344]	; (800461c <HAL_UART_MspInit+0x190>)
 80044c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c4:	f003 0310 	and.w	r3, r3, #16
 80044c8:	613b      	str	r3, [r7, #16]
 80044ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044cc:	2300      	movs	r3, #0
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	4b52      	ldr	r3, [pc, #328]	; (800461c <HAL_UART_MspInit+0x190>)
 80044d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d4:	4a51      	ldr	r2, [pc, #324]	; (800461c <HAL_UART_MspInit+0x190>)
 80044d6:	f043 0301 	orr.w	r3, r3, #1
 80044da:	6313      	str	r3, [r2, #48]	; 0x30
 80044dc:	4b4f      	ldr	r3, [pc, #316]	; (800461c <HAL_UART_MspInit+0x190>)
 80044de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044e8:	2300      	movs	r3, #0
 80044ea:	60bb      	str	r3, [r7, #8]
 80044ec:	4b4b      	ldr	r3, [pc, #300]	; (800461c <HAL_UART_MspInit+0x190>)
 80044ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f0:	4a4a      	ldr	r2, [pc, #296]	; (800461c <HAL_UART_MspInit+0x190>)
 80044f2:	f043 0302 	orr.w	r3, r3, #2
 80044f6:	6313      	str	r3, [r2, #48]	; 0x30
 80044f8:	4b48      	ldr	r3, [pc, #288]	; (800461c <HAL_UART_MspInit+0x190>)
 80044fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	60bb      	str	r3, [r7, #8]
 8004502:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004504:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450a:	2302      	movs	r3, #2
 800450c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450e:	2300      	movs	r3, #0
 8004510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004512:	2303      	movs	r3, #3
 8004514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004516:	2307      	movs	r3, #7
 8004518:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800451a:	f107 0314 	add.w	r3, r7, #20
 800451e:	4619      	mov	r1, r3
 8004520:	483f      	ldr	r0, [pc, #252]	; (8004620 <HAL_UART_MspInit+0x194>)
 8004522:	f000 ffdf 	bl	80054e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800452a:	2302      	movs	r3, #2
 800452c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452e:	2300      	movs	r3, #0
 8004530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004532:	2303      	movs	r3, #3
 8004534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004536:	2307      	movs	r3, #7
 8004538:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800453a:	f107 0314 	add.w	r3, r7, #20
 800453e:	4619      	mov	r1, r3
 8004540:	4838      	ldr	r0, [pc, #224]	; (8004624 <HAL_UART_MspInit+0x198>)
 8004542:	f000 ffcf 	bl	80054e4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004546:	4b38      	ldr	r3, [pc, #224]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004548:	4a38      	ldr	r2, [pc, #224]	; (800462c <HAL_UART_MspInit+0x1a0>)
 800454a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800454c:	4b36      	ldr	r3, [pc, #216]	; (8004628 <HAL_UART_MspInit+0x19c>)
 800454e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004552:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004554:	4b34      	ldr	r3, [pc, #208]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004556:	2200      	movs	r2, #0
 8004558:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800455a:	4b33      	ldr	r3, [pc, #204]	; (8004628 <HAL_UART_MspInit+0x19c>)
 800455c:	2200      	movs	r2, #0
 800455e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004560:	4b31      	ldr	r3, [pc, #196]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004562:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004566:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004568:	4b2f      	ldr	r3, [pc, #188]	; (8004628 <HAL_UART_MspInit+0x19c>)
 800456a:	2200      	movs	r2, #0
 800456c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800456e:	4b2e      	ldr	r3, [pc, #184]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004570:	2200      	movs	r2, #0
 8004572:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004574:	4b2c      	ldr	r3, [pc, #176]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004576:	2200      	movs	r2, #0
 8004578:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800457a:	4b2b      	ldr	r3, [pc, #172]	; (8004628 <HAL_UART_MspInit+0x19c>)
 800457c:	2200      	movs	r2, #0
 800457e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004580:	4b29      	ldr	r3, [pc, #164]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004582:	2200      	movs	r2, #0
 8004584:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004586:	4828      	ldr	r0, [pc, #160]	; (8004628 <HAL_UART_MspInit+0x19c>)
 8004588:	f000 fbaa 	bl	8004ce0 <HAL_DMA_Init>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8004592:	f7fd fef9 	bl	8002388 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a23      	ldr	r2, [pc, #140]	; (8004628 <HAL_UART_MspInit+0x19c>)
 800459a:	639a      	str	r2, [r3, #56]	; 0x38
 800459c:	4a22      	ldr	r2, [pc, #136]	; (8004628 <HAL_UART_MspInit+0x19c>)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80045a2:	4b23      	ldr	r3, [pc, #140]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045a4:	4a23      	ldr	r2, [pc, #140]	; (8004634 <HAL_UART_MspInit+0x1a8>)
 80045a6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80045a8:	4b21      	ldr	r3, [pc, #132]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045ae:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80045b0:	4b1f      	ldr	r3, [pc, #124]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045b2:	2240      	movs	r2, #64	; 0x40
 80045b4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045b6:	4b1e      	ldr	r3, [pc, #120]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045bc:	4b1c      	ldr	r3, [pc, #112]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045c2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045c4:	4b1a      	ldr	r3, [pc, #104]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045ca:	4b19      	ldr	r3, [pc, #100]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80045d0:	4b17      	ldr	r3, [pc, #92]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045d6:	4b16      	ldr	r3, [pc, #88]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045d8:	2200      	movs	r2, #0
 80045da:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045dc:	4b14      	ldr	r3, [pc, #80]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045de:	2200      	movs	r2, #0
 80045e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80045e2:	4813      	ldr	r0, [pc, #76]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045e4:	f000 fb7c 	bl	8004ce0 <HAL_DMA_Init>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_UART_MspInit+0x166>
    {
      Error_Handler();
 80045ee:	f7fd fecb 	bl	8002388 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a0e      	ldr	r2, [pc, #56]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045f6:	635a      	str	r2, [r3, #52]	; 0x34
 80045f8:	4a0d      	ldr	r2, [pc, #52]	; (8004630 <HAL_UART_MspInit+0x1a4>)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80045fe:	2200      	movs	r2, #0
 8004600:	2100      	movs	r1, #0
 8004602:	2025      	movs	r0, #37	; 0x25
 8004604:	f000 fb35 	bl	8004c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004608:	2025      	movs	r0, #37	; 0x25
 800460a:	f000 fb4e 	bl	8004caa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800460e:	bf00      	nop
 8004610:	3728      	adds	r7, #40	; 0x28
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	40011000 	.word	0x40011000
 800461c:	40023800 	.word	0x40023800
 8004620:	40020000 	.word	0x40020000
 8004624:	40020400 	.word	0x40020400
 8004628:	2000043c 	.word	0x2000043c
 800462c:	40026440 	.word	0x40026440
 8004630:	2000049c 	.word	0x2000049c
 8004634:	400264b8 	.word	0x400264b8

08004638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004638:	b480      	push	{r7}
 800463a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800463c:	e7fe      	b.n	800463c <NMI_Handler+0x4>

0800463e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800463e:	b480      	push	{r7}
 8004640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004642:	e7fe      	b.n	8004642 <HardFault_Handler+0x4>

08004644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004648:	e7fe      	b.n	8004648 <MemManage_Handler+0x4>

0800464a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800464a:	b480      	push	{r7}
 800464c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800464e:	e7fe      	b.n	800464e <BusFault_Handler+0x4>

08004650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004654:	e7fe      	b.n	8004654 <UsageFault_Handler+0x4>

08004656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004656:	b480      	push	{r7}
 8004658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800465a:	bf00      	nop
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004668:	bf00      	nop
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr

08004672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004672:	b480      	push	{r7}
 8004674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004676:	bf00      	nop
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004684:	f000 f9d6 	bl	8004a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004688:	bf00      	nop
 800468a:	bd80      	pop	{r7, pc}

0800468c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004690:	4802      	ldr	r0, [pc, #8]	; (800469c <TIM2_IRQHandler+0x10>)
 8004692:	f004 fb0f 	bl	8008cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004696:	bf00      	nop
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20000368 	.word	0x20000368

080046a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80046a4:	4802      	ldr	r0, [pc, #8]	; (80046b0 <TIM3_IRQHandler+0x10>)
 80046a6:	f004 fb05 	bl	8008cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80046aa:	bf00      	nop
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	200003b0 	.word	0x200003b0

080046b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80046b8:	4802      	ldr	r0, [pc, #8]	; (80046c4 <USART1_IRQHandler+0x10>)
 80046ba:	f005 f9ff 	bl	8009abc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	200003f8 	.word	0x200003f8

080046c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_ENCODER_A_Pin);
 80046cc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80046d0:	f001 f8be 	bl	8005850 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LEFT_ENCODER_B_Pin);
 80046d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80046d8:	f001 f8ba 	bl	8005850 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_ENCODER_A_Pin);
 80046dc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80046e0:	f001 f8b6 	bl	8005850 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_ENCODER_B_Pin);
 80046e4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046e8:	f001 f8b2 	bl	8005850 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80046ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80046f0:	f001 f8ae 	bl	8005850 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80046f4:	bf00      	nop
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80046fc:	4802      	ldr	r0, [pc, #8]	; (8004708 <DMA2_Stream2_IRQHandler+0x10>)
 80046fe:	f000 fc87 	bl	8005010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004702:	bf00      	nop
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	2000043c 	.word	0x2000043c

0800470c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8004710:	4802      	ldr	r0, [pc, #8]	; (800471c <OTG_FS_IRQHandler+0x10>)
 8004712:	f001 fb1f 	bl	8005d54 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004716:	bf00      	nop
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	20001ab0 	.word	0x20001ab0

08004720 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004724:	4802      	ldr	r0, [pc, #8]	; (8004730 <DMA2_Stream7_IRQHandler+0x10>)
 8004726:	f000 fc73 	bl	8005010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800472a:	bf00      	nop
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	2000049c 	.word	0x2000049c

08004734 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
	return 1;
 8004738:	2301      	movs	r3, #1
}
 800473a:	4618      	mov	r0, r3
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <_kill>:

int _kill(int pid, int sig)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800474e:	f009 fdb3 	bl	800e2b8 <__errno>
 8004752:	4603      	mov	r3, r0
 8004754:	2216      	movs	r2, #22
 8004756:	601a      	str	r2, [r3, #0]
	return -1;
 8004758:	f04f 33ff 	mov.w	r3, #4294967295
}
 800475c:	4618      	mov	r0, r3
 800475e:	3708      	adds	r7, #8
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <_exit>:

void _exit (int status)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800476c:	f04f 31ff 	mov.w	r1, #4294967295
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7ff ffe7 	bl	8004744 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004776:	e7fe      	b.n	8004776 <_exit+0x12>

08004778 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004784:	2300      	movs	r3, #0
 8004786:	617b      	str	r3, [r7, #20]
 8004788:	e00a      	b.n	80047a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800478a:	f3af 8000 	nop.w
 800478e:	4601      	mov	r1, r0
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	60ba      	str	r2, [r7, #8]
 8004796:	b2ca      	uxtb	r2, r1
 8004798:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	3301      	adds	r3, #1
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	dbf0      	blt.n	800478a <_read+0x12>
	}

return len;
 80047a8:	687b      	ldr	r3, [r7, #4]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3718      	adds	r7, #24
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b086      	sub	sp, #24
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	60f8      	str	r0, [r7, #12]
 80047ba:	60b9      	str	r1, [r7, #8]
 80047bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	e009      	b.n	80047d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	1c5a      	adds	r2, r3, #1
 80047c8:	60ba      	str	r2, [r7, #8]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	4618      	mov	r0, r3
 80047ce:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	3301      	adds	r3, #1
 80047d6:	617b      	str	r3, [r7, #20]
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	429a      	cmp	r2, r3
 80047de:	dbf1      	blt.n	80047c4 <_write+0x12>
	}
	return len;
 80047e0:	687b      	ldr	r3, [r7, #4]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <_close>:

int _close(int file)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b083      	sub	sp, #12
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
	return -1;
 80047f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004812:	605a      	str	r2, [r3, #4]
	return 0;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <_isatty>:

int _isatty(int file)
{
 8004822:	b480      	push	{r7}
 8004824:	b083      	sub	sp, #12
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
	return 1;
 800482a:	2301      	movs	r3, #1
}
 800482c:	4618      	mov	r0, r3
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
	return 0;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
	...

08004854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800485c:	4a14      	ldr	r2, [pc, #80]	; (80048b0 <_sbrk+0x5c>)
 800485e:	4b15      	ldr	r3, [pc, #84]	; (80048b4 <_sbrk+0x60>)
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004868:	4b13      	ldr	r3, [pc, #76]	; (80048b8 <_sbrk+0x64>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d102      	bne.n	8004876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004870:	4b11      	ldr	r3, [pc, #68]	; (80048b8 <_sbrk+0x64>)
 8004872:	4a12      	ldr	r2, [pc, #72]	; (80048bc <_sbrk+0x68>)
 8004874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004876:	4b10      	ldr	r3, [pc, #64]	; (80048b8 <_sbrk+0x64>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4413      	add	r3, r2
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	429a      	cmp	r2, r3
 8004882:	d207      	bcs.n	8004894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004884:	f009 fd18 	bl	800e2b8 <__errno>
 8004888:	4603      	mov	r3, r0
 800488a:	220c      	movs	r2, #12
 800488c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800488e:	f04f 33ff 	mov.w	r3, #4294967295
 8004892:	e009      	b.n	80048a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004894:	4b08      	ldr	r3, [pc, #32]	; (80048b8 <_sbrk+0x64>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800489a:	4b07      	ldr	r3, [pc, #28]	; (80048b8 <_sbrk+0x64>)
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4413      	add	r3, r2
 80048a2:	4a05      	ldr	r2, [pc, #20]	; (80048b8 <_sbrk+0x64>)
 80048a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80048a6:	68fb      	ldr	r3, [r7, #12]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3718      	adds	r7, #24
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	20020000 	.word	0x20020000
 80048b4:	00000400 	.word	0x00000400
 80048b8:	20001668 	.word	0x20001668
 80048bc:	20001db8 	.word	0x20001db8

080048c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <SystemInit+0x20>)
 80048c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ca:	4a05      	ldr	r2, [pc, #20]	; (80048e0 <SystemInit+0x20>)
 80048cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048d4:	bf00      	nop
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	e000ed00 	.word	0xe000ed00

080048e4 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	0a5a      	lsrs	r2, r3, #9
 80048f4:	490f      	ldr	r1, [pc, #60]	; (8004934 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80048f6:	fba1 1202 	umull	r1, r2, r1, r2
 80048fa:	09d2      	lsrs	r2, r2, #7
 80048fc:	490e      	ldr	r1, [pc, #56]	; (8004938 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 80048fe:	fb01 f202 	mul.w	r2, r1, r2
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	0a5b      	lsrs	r3, r3, #9
 800490c:	4a09      	ldr	r2, [pc, #36]	; (8004934 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	09db      	lsrs	r3, r3, #7
 8004914:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	441a      	add	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	601a      	str	r2, [r3, #0]
}
 8004928:	bf00      	nop
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	00044b83 	.word	0x00044b83
 8004938:	3b9aca00 	.word	0x3b9aca00

0800493c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800493c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004974 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004940:	480d      	ldr	r0, [pc, #52]	; (8004978 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004942:	490e      	ldr	r1, [pc, #56]	; (800497c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004944:	4a0e      	ldr	r2, [pc, #56]	; (8004980 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004948:	e002      	b.n	8004950 <LoopCopyDataInit>

0800494a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800494a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800494c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800494e:	3304      	adds	r3, #4

08004950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004954:	d3f9      	bcc.n	800494a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004956:	4a0b      	ldr	r2, [pc, #44]	; (8004984 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004958:	4c0b      	ldr	r4, [pc, #44]	; (8004988 <LoopFillZerobss+0x26>)
  movs r3, #0
 800495a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800495c:	e001      	b.n	8004962 <LoopFillZerobss>

0800495e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800495e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004960:	3204      	adds	r2, #4

08004962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004964:	d3fb      	bcc.n	800495e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004966:	f7ff ffab 	bl	80048c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800496a:	f009 fcab 	bl	800e2c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800496e:	f7fd f8a5 	bl	8001abc <main>
  bx  lr    
 8004972:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004974:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800497c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8004980:	08011450 	.word	0x08011450
  ldr r2, =_sbss
 8004984:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8004988:	20001db4 	.word	0x20001db4

0800498c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800498c:	e7fe      	b.n	800498c <ADC_IRQHandler>
	...

08004990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004994:	4b0e      	ldr	r3, [pc, #56]	; (80049d0 <HAL_Init+0x40>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a0d      	ldr	r2, [pc, #52]	; (80049d0 <HAL_Init+0x40>)
 800499a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800499e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049a0:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_Init+0x40>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a0a      	ldr	r2, [pc, #40]	; (80049d0 <HAL_Init+0x40>)
 80049a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049ac:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <HAL_Init+0x40>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a07      	ldr	r2, [pc, #28]	; (80049d0 <HAL_Init+0x40>)
 80049b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049b8:	2003      	movs	r0, #3
 80049ba:	f000 f94f 	bl	8004c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049be:	2000      	movs	r0, #0
 80049c0:	f000 f808 	bl	80049d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049c4:	f7ff fb3e 	bl	8004044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	40023c00 	.word	0x40023c00

080049d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049dc:	4b12      	ldr	r3, [pc, #72]	; (8004a28 <HAL_InitTick+0x54>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	4b12      	ldr	r3, [pc, #72]	; (8004a2c <HAL_InitTick+0x58>)
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	4619      	mov	r1, r3
 80049e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 f967 	bl	8004cc6 <HAL_SYSTICK_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e00e      	b.n	8004a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b0f      	cmp	r3, #15
 8004a06:	d80a      	bhi.n	8004a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a08:	2200      	movs	r2, #0
 8004a0a:	6879      	ldr	r1, [r7, #4]
 8004a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a10:	f000 f92f 	bl	8004c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a14:	4a06      	ldr	r2, [pc, #24]	; (8004a30 <HAL_InitTick+0x5c>)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	e000      	b.n	8004a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	20000004 	.word	0x20000004
 8004a2c:	2000000c 	.word	0x2000000c
 8004a30:	20000008 	.word	0x20000008

08004a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a38:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <HAL_IncTick+0x20>)
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <HAL_IncTick+0x24>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4413      	add	r3, r2
 8004a44:	4a04      	ldr	r2, [pc, #16]	; (8004a58 <HAL_IncTick+0x24>)
 8004a46:	6013      	str	r3, [r2, #0]
}
 8004a48:	bf00      	nop
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	2000000c 	.word	0x2000000c
 8004a58:	200016d4 	.word	0x200016d4

08004a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a60:	4b03      	ldr	r3, [pc, #12]	; (8004a70 <HAL_GetTick+0x14>)
 8004a62:	681b      	ldr	r3, [r3, #0]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	200016d4 	.word	0x200016d4

08004a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a7c:	f7ff ffee 	bl	8004a5c <HAL_GetTick>
 8004a80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8c:	d005      	beq.n	8004a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <HAL_Delay+0x44>)
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	461a      	mov	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	4413      	add	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a9a:	bf00      	nop
 8004a9c:	f7ff ffde 	bl	8004a5c <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d8f7      	bhi.n	8004a9c <HAL_Delay+0x28>
  {
  }
}
 8004aac:	bf00      	nop
 8004aae:	bf00      	nop
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	2000000c 	.word	0x2000000c

08004abc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004acc:	4b0c      	ldr	r3, [pc, #48]	; (8004b00 <__NVIC_SetPriorityGrouping+0x44>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ad8:	4013      	ands	r3, r2
 8004ada:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ae4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aee:	4a04      	ldr	r2, [pc, #16]	; (8004b00 <__NVIC_SetPriorityGrouping+0x44>)
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	60d3      	str	r3, [r2, #12]
}
 8004af4:	bf00      	nop
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr
 8004b00:	e000ed00 	.word	0xe000ed00

08004b04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b08:	4b04      	ldr	r3, [pc, #16]	; (8004b1c <__NVIC_GetPriorityGrouping+0x18>)
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	0a1b      	lsrs	r3, r3, #8
 8004b0e:	f003 0307 	and.w	r3, r3, #7
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	e000ed00 	.word	0xe000ed00

08004b20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	4603      	mov	r3, r0
 8004b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	db0b      	blt.n	8004b4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	f003 021f 	and.w	r2, r3, #31
 8004b38:	4907      	ldr	r1, [pc, #28]	; (8004b58 <__NVIC_EnableIRQ+0x38>)
 8004b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3e:	095b      	lsrs	r3, r3, #5
 8004b40:	2001      	movs	r0, #1
 8004b42:	fa00 f202 	lsl.w	r2, r0, r2
 8004b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	e000e100 	.word	0xe000e100

08004b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	4603      	mov	r3, r0
 8004b64:	6039      	str	r1, [r7, #0]
 8004b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	db0a      	blt.n	8004b86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	490c      	ldr	r1, [pc, #48]	; (8004ba8 <__NVIC_SetPriority+0x4c>)
 8004b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b7a:	0112      	lsls	r2, r2, #4
 8004b7c:	b2d2      	uxtb	r2, r2
 8004b7e:	440b      	add	r3, r1
 8004b80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b84:	e00a      	b.n	8004b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	4908      	ldr	r1, [pc, #32]	; (8004bac <__NVIC_SetPriority+0x50>)
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	f003 030f 	and.w	r3, r3, #15
 8004b92:	3b04      	subs	r3, #4
 8004b94:	0112      	lsls	r2, r2, #4
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	440b      	add	r3, r1
 8004b9a:	761a      	strb	r2, [r3, #24]
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	e000e100 	.word	0xe000e100
 8004bac:	e000ed00 	.word	0xe000ed00

08004bb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b089      	sub	sp, #36	; 0x24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f1c3 0307 	rsb	r3, r3, #7
 8004bca:	2b04      	cmp	r3, #4
 8004bcc:	bf28      	it	cs
 8004bce:	2304      	movcs	r3, #4
 8004bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	2b06      	cmp	r3, #6
 8004bd8:	d902      	bls.n	8004be0 <NVIC_EncodePriority+0x30>
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	3b03      	subs	r3, #3
 8004bde:	e000      	b.n	8004be2 <NVIC_EncodePriority+0x32>
 8004be0:	2300      	movs	r3, #0
 8004be2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004be4:	f04f 32ff 	mov.w	r2, #4294967295
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	fa02 f303 	lsl.w	r3, r2, r3
 8004bee:	43da      	mvns	r2, r3
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	401a      	ands	r2, r3
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004c02:	43d9      	mvns	r1, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c08:	4313      	orrs	r3, r2
         );
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3724      	adds	r7, #36	; 0x24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c28:	d301      	bcc.n	8004c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e00f      	b.n	8004c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c2e:	4a0a      	ldr	r2, [pc, #40]	; (8004c58 <SysTick_Config+0x40>)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	3b01      	subs	r3, #1
 8004c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c36:	210f      	movs	r1, #15
 8004c38:	f04f 30ff 	mov.w	r0, #4294967295
 8004c3c:	f7ff ff8e 	bl	8004b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c40:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <SysTick_Config+0x40>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c46:	4b04      	ldr	r3, [pc, #16]	; (8004c58 <SysTick_Config+0x40>)
 8004c48:	2207      	movs	r2, #7
 8004c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3708      	adds	r7, #8
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	e000e010 	.word	0xe000e010

08004c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f7ff ff29 	bl	8004abc <__NVIC_SetPriorityGrouping>
}
 8004c6a:	bf00      	nop
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b086      	sub	sp, #24
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	4603      	mov	r3, r0
 8004c7a:	60b9      	str	r1, [r7, #8]
 8004c7c:	607a      	str	r2, [r7, #4]
 8004c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c84:	f7ff ff3e 	bl	8004b04 <__NVIC_GetPriorityGrouping>
 8004c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	68b9      	ldr	r1, [r7, #8]
 8004c8e:	6978      	ldr	r0, [r7, #20]
 8004c90:	f7ff ff8e 	bl	8004bb0 <NVIC_EncodePriority>
 8004c94:	4602      	mov	r2, r0
 8004c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff ff5d 	bl	8004b5c <__NVIC_SetPriority>
}
 8004ca2:	bf00      	nop
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b082      	sub	sp, #8
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7ff ff31 	bl	8004b20 <__NVIC_EnableIRQ>
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff ffa2 	bl	8004c18 <SysTick_Config>
 8004cd4:	4603      	mov	r3, r0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004cec:	f7ff feb6 	bl	8004a5c <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d101      	bne.n	8004cfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e099      	b.n	8004e30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0201 	bic.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d1c:	e00f      	b.n	8004d3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d1e:	f7ff fe9d 	bl	8004a5c <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b05      	cmp	r3, #5
 8004d2a:	d908      	bls.n	8004d3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2203      	movs	r2, #3
 8004d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e078      	b.n	8004e30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e8      	bne.n	8004d1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	4b38      	ldr	r3, [pc, #224]	; (8004e38 <HAL_DMA_Init+0x158>)
 8004d58:	4013      	ands	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d107      	bne.n	8004da8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da0:	4313      	orrs	r3, r2
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f023 0307 	bic.w	r3, r3, #7
 8004dbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	d117      	bne.n	8004e02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00e      	beq.n	8004e02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 fb01 	bl	80053ec <DMA_CheckFifoParam>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d008      	beq.n	8004e02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2240      	movs	r2, #64	; 0x40
 8004df4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e016      	b.n	8004e30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 fab8 	bl	8005380 <DMA_CalcBaseAndBitshift>
 8004e10:	4603      	mov	r3, r0
 8004e12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e18:	223f      	movs	r2, #63	; 0x3f
 8004e1a:	409a      	lsls	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	f010803f 	.word	0xf010803f

08004e3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b086      	sub	sp, #24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
 8004e48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d101      	bne.n	8004e62 <HAL_DMA_Start_IT+0x26>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	e040      	b.n	8004ee4 <HAL_DMA_Start_IT+0xa8>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d12f      	bne.n	8004ed6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	68b9      	ldr	r1, [r7, #8]
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fa4a 	bl	8005324 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e94:	223f      	movs	r2, #63	; 0x3f
 8004e96:	409a      	lsls	r2, r3
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0216 	orr.w	r2, r2, #22
 8004eaa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d007      	beq.n	8004ec4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0208 	orr.w	r2, r2, #8
 8004ec2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	e005      	b.n	8004ee2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004ede:	2302      	movs	r3, #2
 8004ee0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004efa:	f7ff fdaf 	bl	8004a5c <HAL_GetTick>
 8004efe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d008      	beq.n	8004f1e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2280      	movs	r2, #128	; 0x80
 8004f10:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e052      	b.n	8004fc4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 0216 	bic.w	r2, r2, #22
 8004f2c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	695a      	ldr	r2, [r3, #20]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f3c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d103      	bne.n	8004f4e <HAL_DMA_Abort+0x62>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d007      	beq.n	8004f5e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 0208 	bic.w	r2, r2, #8
 8004f5c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 0201 	bic.w	r2, r2, #1
 8004f6c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f6e:	e013      	b.n	8004f98 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f70:	f7ff fd74 	bl	8004a5c <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b05      	cmp	r3, #5
 8004f7c:	d90c      	bls.n	8004f98 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2220      	movs	r2, #32
 8004f82:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2203      	movs	r2, #3
 8004f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e015      	b.n	8004fc4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1e4      	bne.n	8004f70 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004faa:	223f      	movs	r2, #63	; 0x3f
 8004fac:	409a      	lsls	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d004      	beq.n	8004fea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2280      	movs	r2, #128	; 0x80
 8004fe4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e00c      	b.n	8005004 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2205      	movs	r2, #5
 8004fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 0201 	bic.w	r2, r2, #1
 8005000:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800501c:	4b8e      	ldr	r3, [pc, #568]	; (8005258 <HAL_DMA_IRQHandler+0x248>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a8e      	ldr	r2, [pc, #568]	; (800525c <HAL_DMA_IRQHandler+0x24c>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	0a9b      	lsrs	r3, r3, #10
 8005028:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800502e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800503a:	2208      	movs	r2, #8
 800503c:	409a      	lsls	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4013      	ands	r3, r2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d01a      	beq.n	800507c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	d013      	beq.n	800507c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0204 	bic.w	r2, r2, #4
 8005062:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005068:	2208      	movs	r2, #8
 800506a:	409a      	lsls	r2, r3
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005074:	f043 0201 	orr.w	r2, r3, #1
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005080:	2201      	movs	r2, #1
 8005082:	409a      	lsls	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	4013      	ands	r3, r2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d012      	beq.n	80050b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00b      	beq.n	80050b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800509e:	2201      	movs	r2, #1
 80050a0:	409a      	lsls	r2, r3
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050aa:	f043 0202 	orr.w	r2, r3, #2
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b6:	2204      	movs	r2, #4
 80050b8:	409a      	lsls	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4013      	ands	r3, r2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d012      	beq.n	80050e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00b      	beq.n	80050e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d4:	2204      	movs	r2, #4
 80050d6:	409a      	lsls	r2, r3
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e0:	f043 0204 	orr.w	r2, r3, #4
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ec:	2210      	movs	r2, #16
 80050ee:	409a      	lsls	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	4013      	ands	r3, r2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d043      	beq.n	8005180 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b00      	cmp	r3, #0
 8005104:	d03c      	beq.n	8005180 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510a:	2210      	movs	r2, #16
 800510c:	409a      	lsls	r2, r3
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d018      	beq.n	8005152 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d108      	bne.n	8005140 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	2b00      	cmp	r3, #0
 8005134:	d024      	beq.n	8005180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	4798      	blx	r3
 800513e:	e01f      	b.n	8005180 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01b      	beq.n	8005180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	4798      	blx	r3
 8005150:	e016      	b.n	8005180 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800515c:	2b00      	cmp	r3, #0
 800515e:	d107      	bne.n	8005170 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 0208 	bic.w	r2, r2, #8
 800516e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005184:	2220      	movs	r2, #32
 8005186:	409a      	lsls	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	4013      	ands	r3, r2
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 808f 	beq.w	80052b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0310 	and.w	r3, r3, #16
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 8087 	beq.w	80052b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a6:	2220      	movs	r2, #32
 80051a8:	409a      	lsls	r2, r3
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b05      	cmp	r3, #5
 80051b8:	d136      	bne.n	8005228 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0216 	bic.w	r2, r2, #22
 80051c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695a      	ldr	r2, [r3, #20]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d103      	bne.n	80051ea <HAL_DMA_IRQHandler+0x1da>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0208 	bic.w	r2, r2, #8
 80051f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051fe:	223f      	movs	r2, #63	; 0x3f
 8005200:	409a      	lsls	r2, r3
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800521a:	2b00      	cmp	r3, #0
 800521c:	d07e      	beq.n	800531c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4798      	blx	r3
        }
        return;
 8005226:	e079      	b.n	800531c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d01d      	beq.n	8005272 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10d      	bne.n	8005260 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005248:	2b00      	cmp	r3, #0
 800524a:	d031      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	4798      	blx	r3
 8005254:	e02c      	b.n	80052b0 <HAL_DMA_IRQHandler+0x2a0>
 8005256:	bf00      	nop
 8005258:	20000004 	.word	0x20000004
 800525c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005264:	2b00      	cmp	r3, #0
 8005266:	d023      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	4798      	blx	r3
 8005270:	e01e      	b.n	80052b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527c:	2b00      	cmp	r3, #0
 800527e:	d10f      	bne.n	80052a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f022 0210 	bic.w	r2, r2, #16
 800528e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d003      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d032      	beq.n	800531e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d022      	beq.n	800530a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2205      	movs	r2, #5
 80052c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0201 	bic.w	r2, r2, #1
 80052da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	3301      	adds	r3, #1
 80052e0:	60bb      	str	r3, [r7, #8]
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d307      	bcc.n	80052f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1f2      	bne.n	80052dc <HAL_DMA_IRQHandler+0x2cc>
 80052f6:	e000      	b.n	80052fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80052f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d005      	beq.n	800531e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	4798      	blx	r3
 800531a:	e000      	b.n	800531e <HAL_DMA_IRQHandler+0x30e>
        return;
 800531c:	bf00      	nop
    }
  }
}
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
 8005330:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005340:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2b40      	cmp	r3, #64	; 0x40
 8005350:	d108      	bne.n	8005364 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005362:	e007      	b.n	8005374 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	60da      	str	r2, [r3, #12]
}
 8005374:	bf00      	nop
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	3b10      	subs	r3, #16
 8005390:	4a14      	ldr	r2, [pc, #80]	; (80053e4 <DMA_CalcBaseAndBitshift+0x64>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	091b      	lsrs	r3, r3, #4
 8005398:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800539a:	4a13      	ldr	r2, [pc, #76]	; (80053e8 <DMA_CalcBaseAndBitshift+0x68>)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	4413      	add	r3, r2
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	461a      	mov	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b03      	cmp	r3, #3
 80053ac:	d909      	bls.n	80053c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053b6:	f023 0303 	bic.w	r3, r3, #3
 80053ba:	1d1a      	adds	r2, r3, #4
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	659a      	str	r2, [r3, #88]	; 0x58
 80053c0:	e007      	b.n	80053d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053ca:	f023 0303 	bic.w	r3, r3, #3
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3714      	adds	r7, #20
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	aaaaaaab 	.word	0xaaaaaaab
 80053e8:	0801105c 	.word	0x0801105c

080053ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d11f      	bne.n	8005446 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b03      	cmp	r3, #3
 800540a:	d856      	bhi.n	80054ba <DMA_CheckFifoParam+0xce>
 800540c:	a201      	add	r2, pc, #4	; (adr r2, 8005414 <DMA_CheckFifoParam+0x28>)
 800540e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005412:	bf00      	nop
 8005414:	08005425 	.word	0x08005425
 8005418:	08005437 	.word	0x08005437
 800541c:	08005425 	.word	0x08005425
 8005420:	080054bb 	.word	0x080054bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005428:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d046      	beq.n	80054be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005434:	e043      	b.n	80054be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800543e:	d140      	bne.n	80054c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005444:	e03d      	b.n	80054c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800544e:	d121      	bne.n	8005494 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b03      	cmp	r3, #3
 8005454:	d837      	bhi.n	80054c6 <DMA_CheckFifoParam+0xda>
 8005456:	a201      	add	r2, pc, #4	; (adr r2, 800545c <DMA_CheckFifoParam+0x70>)
 8005458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545c:	0800546d 	.word	0x0800546d
 8005460:	08005473 	.word	0x08005473
 8005464:	0800546d 	.word	0x0800546d
 8005468:	08005485 	.word	0x08005485
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	73fb      	strb	r3, [r7, #15]
      break;
 8005470:	e030      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005476:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d025      	beq.n	80054ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005482:	e022      	b.n	80054ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005488:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800548c:	d11f      	bne.n	80054ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005492:	e01c      	b.n	80054ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b02      	cmp	r3, #2
 8005498:	d903      	bls.n	80054a2 <DMA_CheckFifoParam+0xb6>
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b03      	cmp	r3, #3
 800549e:	d003      	beq.n	80054a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80054a0:	e018      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
      break;
 80054a6:	e015      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00e      	beq.n	80054d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	73fb      	strb	r3, [r7, #15]
      break;
 80054b8:	e00b      	b.n	80054d2 <DMA_CheckFifoParam+0xe6>
      break;
 80054ba:	bf00      	nop
 80054bc:	e00a      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      break;
 80054be:	bf00      	nop
 80054c0:	e008      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      break;
 80054c2:	bf00      	nop
 80054c4:	e006      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      break;
 80054c6:	bf00      	nop
 80054c8:	e004      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      break;
 80054ca:	bf00      	nop
 80054cc:	e002      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80054ce:	bf00      	nop
 80054d0:	e000      	b.n	80054d4 <DMA_CheckFifoParam+0xe8>
      break;
 80054d2:	bf00      	nop
    }
  } 
  
  return status; 
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop

080054e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b089      	sub	sp, #36	; 0x24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054ee:	2300      	movs	r3, #0
 80054f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80054f6:	2300      	movs	r3, #0
 80054f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054fa:	2300      	movs	r3, #0
 80054fc:	61fb      	str	r3, [r7, #28]
 80054fe:	e159      	b.n	80057b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005500:	2201      	movs	r2, #1
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4013      	ands	r3, r2
 8005512:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	429a      	cmp	r2, r3
 800551a:	f040 8148 	bne.w	80057ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f003 0303 	and.w	r3, r3, #3
 8005526:	2b01      	cmp	r3, #1
 8005528:	d005      	beq.n	8005536 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005532:	2b02      	cmp	r3, #2
 8005534:	d130      	bne.n	8005598 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	2203      	movs	r2, #3
 8005542:	fa02 f303 	lsl.w	r3, r2, r3
 8005546:	43db      	mvns	r3, r3
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	4013      	ands	r3, r2
 800554c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	fa02 f303 	lsl.w	r3, r2, r3
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	4313      	orrs	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	69ba      	ldr	r2, [r7, #24]
 8005564:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800556c:	2201      	movs	r2, #1
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	fa02 f303 	lsl.w	r3, r2, r3
 8005574:	43db      	mvns	r3, r3
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	4013      	ands	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	091b      	lsrs	r3, r3, #4
 8005582:	f003 0201 	and.w	r2, r3, #1
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	fa02 f303 	lsl.w	r3, r2, r3
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	4313      	orrs	r3, r2
 8005590:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	69ba      	ldr	r2, [r7, #24]
 8005596:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f003 0303 	and.w	r3, r3, #3
 80055a0:	2b03      	cmp	r3, #3
 80055a2:	d017      	beq.n	80055d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	2203      	movs	r2, #3
 80055b0:	fa02 f303 	lsl.w	r3, r2, r3
 80055b4:	43db      	mvns	r3, r3
 80055b6:	69ba      	ldr	r2, [r7, #24]
 80055b8:	4013      	ands	r3, r2
 80055ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	689a      	ldr	r2, [r3, #8]
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	005b      	lsls	r3, r3, #1
 80055c4:	fa02 f303 	lsl.w	r3, r2, r3
 80055c8:	69ba      	ldr	r2, [r7, #24]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69ba      	ldr	r2, [r7, #24]
 80055d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	f003 0303 	and.w	r3, r3, #3
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d123      	bne.n	8005628 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	08da      	lsrs	r2, r3, #3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	3208      	adds	r2, #8
 80055e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	f003 0307 	and.w	r3, r3, #7
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	220f      	movs	r2, #15
 80055f8:	fa02 f303 	lsl.w	r3, r2, r3
 80055fc:	43db      	mvns	r3, r3
 80055fe:	69ba      	ldr	r2, [r7, #24]
 8005600:	4013      	ands	r3, r2
 8005602:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	691a      	ldr	r2, [r3, #16]
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	f003 0307 	and.w	r3, r3, #7
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	69ba      	ldr	r2, [r7, #24]
 8005616:	4313      	orrs	r3, r2
 8005618:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	08da      	lsrs	r2, r3, #3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	3208      	adds	r2, #8
 8005622:	69b9      	ldr	r1, [r7, #24]
 8005624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	2203      	movs	r2, #3
 8005634:	fa02 f303 	lsl.w	r3, r2, r3
 8005638:	43db      	mvns	r3, r3
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	4013      	ands	r3, r2
 800563e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f003 0203 	and.w	r2, r3, #3
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	fa02 f303 	lsl.w	r3, r2, r3
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	4313      	orrs	r3, r2
 8005654:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	69ba      	ldr	r2, [r7, #24]
 800565a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80a2 	beq.w	80057ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800566a:	2300      	movs	r3, #0
 800566c:	60fb      	str	r3, [r7, #12]
 800566e:	4b57      	ldr	r3, [pc, #348]	; (80057cc <HAL_GPIO_Init+0x2e8>)
 8005670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005672:	4a56      	ldr	r2, [pc, #344]	; (80057cc <HAL_GPIO_Init+0x2e8>)
 8005674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005678:	6453      	str	r3, [r2, #68]	; 0x44
 800567a:	4b54      	ldr	r3, [pc, #336]	; (80057cc <HAL_GPIO_Init+0x2e8>)
 800567c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800567e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005686:	4a52      	ldr	r2, [pc, #328]	; (80057d0 <HAL_GPIO_Init+0x2ec>)
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	089b      	lsrs	r3, r3, #2
 800568c:	3302      	adds	r3, #2
 800568e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005692:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	f003 0303 	and.w	r3, r3, #3
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	220f      	movs	r2, #15
 800569e:	fa02 f303 	lsl.w	r3, r2, r3
 80056a2:	43db      	mvns	r3, r3
 80056a4:	69ba      	ldr	r2, [r7, #24]
 80056a6:	4013      	ands	r3, r2
 80056a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a49      	ldr	r2, [pc, #292]	; (80057d4 <HAL_GPIO_Init+0x2f0>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d019      	beq.n	80056e6 <HAL_GPIO_Init+0x202>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a48      	ldr	r2, [pc, #288]	; (80057d8 <HAL_GPIO_Init+0x2f4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <HAL_GPIO_Init+0x1fe>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a47      	ldr	r2, [pc, #284]	; (80057dc <HAL_GPIO_Init+0x2f8>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00d      	beq.n	80056de <HAL_GPIO_Init+0x1fa>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a46      	ldr	r2, [pc, #280]	; (80057e0 <HAL_GPIO_Init+0x2fc>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d007      	beq.n	80056da <HAL_GPIO_Init+0x1f6>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a45      	ldr	r2, [pc, #276]	; (80057e4 <HAL_GPIO_Init+0x300>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d101      	bne.n	80056d6 <HAL_GPIO_Init+0x1f2>
 80056d2:	2304      	movs	r3, #4
 80056d4:	e008      	b.n	80056e8 <HAL_GPIO_Init+0x204>
 80056d6:	2307      	movs	r3, #7
 80056d8:	e006      	b.n	80056e8 <HAL_GPIO_Init+0x204>
 80056da:	2303      	movs	r3, #3
 80056dc:	e004      	b.n	80056e8 <HAL_GPIO_Init+0x204>
 80056de:	2302      	movs	r3, #2
 80056e0:	e002      	b.n	80056e8 <HAL_GPIO_Init+0x204>
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <HAL_GPIO_Init+0x204>
 80056e6:	2300      	movs	r3, #0
 80056e8:	69fa      	ldr	r2, [r7, #28]
 80056ea:	f002 0203 	and.w	r2, r2, #3
 80056ee:	0092      	lsls	r2, r2, #2
 80056f0:	4093      	lsls	r3, r2
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056f8:	4935      	ldr	r1, [pc, #212]	; (80057d0 <HAL_GPIO_Init+0x2ec>)
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	089b      	lsrs	r3, r3, #2
 80056fe:	3302      	adds	r3, #2
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005706:	4b38      	ldr	r3, [pc, #224]	; (80057e8 <HAL_GPIO_Init+0x304>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	43db      	mvns	r3, r3
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	4013      	ands	r3, r2
 8005714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	4313      	orrs	r3, r2
 8005728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800572a:	4a2f      	ldr	r2, [pc, #188]	; (80057e8 <HAL_GPIO_Init+0x304>)
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005730:	4b2d      	ldr	r3, [pc, #180]	; (80057e8 <HAL_GPIO_Init+0x304>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	43db      	mvns	r3, r3
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	4013      	ands	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005754:	4a24      	ldr	r2, [pc, #144]	; (80057e8 <HAL_GPIO_Init+0x304>)
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800575a:	4b23      	ldr	r3, [pc, #140]	; (80057e8 <HAL_GPIO_Init+0x304>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	43db      	mvns	r3, r3
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	4013      	ands	r3, r2
 8005768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	4313      	orrs	r3, r2
 800577c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800577e:	4a1a      	ldr	r2, [pc, #104]	; (80057e8 <HAL_GPIO_Init+0x304>)
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005784:	4b18      	ldr	r3, [pc, #96]	; (80057e8 <HAL_GPIO_Init+0x304>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	43db      	mvns	r3, r3
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	4013      	ands	r3, r2
 8005792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057a8:	4a0f      	ldr	r2, [pc, #60]	; (80057e8 <HAL_GPIO_Init+0x304>)
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	3301      	adds	r3, #1
 80057b2:	61fb      	str	r3, [r7, #28]
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	2b0f      	cmp	r3, #15
 80057b8:	f67f aea2 	bls.w	8005500 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057bc:	bf00      	nop
 80057be:	bf00      	nop
 80057c0:	3724      	adds	r7, #36	; 0x24
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	40023800 	.word	0x40023800
 80057d0:	40013800 	.word	0x40013800
 80057d4:	40020000 	.word	0x40020000
 80057d8:	40020400 	.word	0x40020400
 80057dc:	40020800 	.word	0x40020800
 80057e0:	40020c00 	.word	0x40020c00
 80057e4:	40021000 	.word	0x40021000
 80057e8:	40013c00 	.word	0x40013c00

080057ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	460b      	mov	r3, r1
 80057f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	691a      	ldr	r2, [r3, #16]
 80057fc:	887b      	ldrh	r3, [r7, #2]
 80057fe:	4013      	ands	r3, r2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d002      	beq.n	800580a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005804:	2301      	movs	r3, #1
 8005806:	73fb      	strb	r3, [r7, #15]
 8005808:	e001      	b.n	800580e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800580a:	2300      	movs	r3, #0
 800580c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800580e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3714      	adds	r7, #20
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	460b      	mov	r3, r1
 8005826:	807b      	strh	r3, [r7, #2]
 8005828:	4613      	mov	r3, r2
 800582a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800582c:	787b      	ldrb	r3, [r7, #1]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005832:	887a      	ldrh	r2, [r7, #2]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005838:	e003      	b.n	8005842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800583a:	887b      	ldrh	r3, [r7, #2]
 800583c:	041a      	lsls	r2, r3, #16
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	619a      	str	r2, [r3, #24]
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	4603      	mov	r3, r0
 8005858:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800585a:	4b08      	ldr	r3, [pc, #32]	; (800587c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800585c:	695a      	ldr	r2, [r3, #20]
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	4013      	ands	r3, r2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d006      	beq.n	8005874 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005866:	4a05      	ldr	r2, [pc, #20]	; (800587c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005868:	88fb      	ldrh	r3, [r7, #6]
 800586a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800586c:	88fb      	ldrh	r3, [r7, #6]
 800586e:	4618      	mov	r0, r3
 8005870:	f7fb fb74 	bl	8000f5c <HAL_GPIO_EXTI_Callback>
  }
}
 8005874:	bf00      	nop
 8005876:	3708      	adds	r7, #8
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	40013c00 	.word	0x40013c00

08005880 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005882:	b08f      	sub	sp, #60	; 0x3c
 8005884:	af0a      	add	r7, sp, #40	; 0x28
 8005886:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e054      	b.n	800593c <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d106      	bne.n	80058b2 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f008 fa17 	bl	800dce0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2203      	movs	r2, #3
 80058b6:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d102      	bne.n	80058cc <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4618      	mov	r0, r3
 80058d2:	f005 fa45 	bl	800ad60 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	687e      	ldr	r6, [r7, #4]
 80058de:	466d      	mov	r5, sp
 80058e0:	f106 0410 	add.w	r4, r6, #16
 80058e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80058f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80058f4:	1d33      	adds	r3, r6, #4
 80058f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058f8:	6838      	ldr	r0, [r7, #0]
 80058fa:	f005 f9bf 	bl	800ac7c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	2101      	movs	r1, #1
 8005904:	4618      	mov	r0, r3
 8005906:	f005 fa3c 	bl	800ad82 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	603b      	str	r3, [r7, #0]
 8005910:	687e      	ldr	r6, [r7, #4]
 8005912:	466d      	mov	r5, sp
 8005914:	f106 0410 	add.w	r4, r6, #16
 8005918:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800591a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800591c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800591e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005920:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005924:	e885 0003 	stmia.w	r5, {r0, r1}
 8005928:	1d33      	adds	r3, r6, #4
 800592a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800592c:	6838      	ldr	r0, [r7, #0]
 800592e:	f005 fbc5 	bl	800b0bc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3714      	adds	r7, #20
 8005940:	46bd      	mov	sp, r7
 8005942:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005944 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005944:	b590      	push	{r4, r7, lr}
 8005946:	b089      	sub	sp, #36	; 0x24
 8005948:	af04      	add	r7, sp, #16
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	4608      	mov	r0, r1
 800594e:	4611      	mov	r1, r2
 8005950:	461a      	mov	r2, r3
 8005952:	4603      	mov	r3, r0
 8005954:	70fb      	strb	r3, [r7, #3]
 8005956:	460b      	mov	r3, r1
 8005958:	70bb      	strb	r3, [r7, #2]
 800595a:	4613      	mov	r3, r2
 800595c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_HCD_HC_Init+0x28>
 8005968:	2302      	movs	r3, #2
 800596a:	e076      	b.n	8005a5a <HAL_HCD_HC_Init+0x116>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8005974:	78fb      	ldrb	r3, [r7, #3]
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	212c      	movs	r1, #44	; 0x2c
 800597a:	fb01 f303 	mul.w	r3, r1, r3
 800597e:	4413      	add	r3, r2
 8005980:	333d      	adds	r3, #61	; 0x3d
 8005982:	2200      	movs	r2, #0
 8005984:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005986:	78fb      	ldrb	r3, [r7, #3]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	212c      	movs	r1, #44	; 0x2c
 800598c:	fb01 f303 	mul.w	r3, r1, r3
 8005990:	4413      	add	r3, r2
 8005992:	3338      	adds	r3, #56	; 0x38
 8005994:	787a      	ldrb	r2, [r7, #1]
 8005996:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005998:	78fb      	ldrb	r3, [r7, #3]
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	212c      	movs	r1, #44	; 0x2c
 800599e:	fb01 f303 	mul.w	r3, r1, r3
 80059a2:	4413      	add	r3, r2
 80059a4:	3340      	adds	r3, #64	; 0x40
 80059a6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80059a8:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80059aa:	78fb      	ldrb	r3, [r7, #3]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	212c      	movs	r1, #44	; 0x2c
 80059b0:	fb01 f303 	mul.w	r3, r1, r3
 80059b4:	4413      	add	r3, r2
 80059b6:	3339      	adds	r3, #57	; 0x39
 80059b8:	78fa      	ldrb	r2, [r7, #3]
 80059ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	212c      	movs	r1, #44	; 0x2c
 80059c2:	fb01 f303 	mul.w	r3, r1, r3
 80059c6:	4413      	add	r3, r2
 80059c8:	333f      	adds	r3, #63	; 0x3f
 80059ca:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80059ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80059d0:	78fb      	ldrb	r3, [r7, #3]
 80059d2:	78ba      	ldrb	r2, [r7, #2]
 80059d4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059d8:	b2d0      	uxtb	r0, r2
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	212c      	movs	r1, #44	; 0x2c
 80059de:	fb01 f303 	mul.w	r3, r1, r3
 80059e2:	4413      	add	r3, r2
 80059e4:	333a      	adds	r3, #58	; 0x3a
 80059e6:	4602      	mov	r2, r0
 80059e8:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80059ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	da09      	bge.n	8005a06 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	212c      	movs	r1, #44	; 0x2c
 80059f8:	fb01 f303 	mul.w	r3, r1, r3
 80059fc:	4413      	add	r3, r2
 80059fe:	333b      	adds	r3, #59	; 0x3b
 8005a00:	2201      	movs	r2, #1
 8005a02:	701a      	strb	r2, [r3, #0]
 8005a04:	e008      	b.n	8005a18 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005a06:	78fb      	ldrb	r3, [r7, #3]
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	212c      	movs	r1, #44	; 0x2c
 8005a0c:	fb01 f303 	mul.w	r3, r1, r3
 8005a10:	4413      	add	r3, r2
 8005a12:	333b      	adds	r3, #59	; 0x3b
 8005a14:	2200      	movs	r2, #0
 8005a16:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005a18:	78fb      	ldrb	r3, [r7, #3]
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	212c      	movs	r1, #44	; 0x2c
 8005a1e:	fb01 f303 	mul.w	r3, r1, r3
 8005a22:	4413      	add	r3, r2
 8005a24:	333c      	adds	r3, #60	; 0x3c
 8005a26:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005a2a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6818      	ldr	r0, [r3, #0]
 8005a30:	787c      	ldrb	r4, [r7, #1]
 8005a32:	78ba      	ldrb	r2, [r7, #2]
 8005a34:	78f9      	ldrb	r1, [r7, #3]
 8005a36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005a38:	9302      	str	r3, [sp, #8]
 8005a3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005a3e:	9301      	str	r3, [sp, #4]
 8005a40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	4623      	mov	r3, r4
 8005a48:	f005 fcbe 	bl	800b3c8 <USB_HC_Init>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3714      	adds	r7, #20
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd90      	pop	{r4, r7, pc}

08005a62 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d101      	bne.n	8005a80 <HAL_HCD_HC_Halt+0x1e>
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	e00f      	b.n	8005aa0 <HAL_HCD_HC_Halt+0x3e>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	78fa      	ldrb	r2, [r7, #3]
 8005a8e:	4611      	mov	r1, r2
 8005a90:	4618      	mov	r0, r3
 8005a92:	f005 ff0e 	bl	800b8b2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	4608      	mov	r0, r1
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	70fb      	strb	r3, [r7, #3]
 8005aba:	460b      	mov	r3, r1
 8005abc:	70bb      	strb	r3, [r7, #2]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005ac2:	78fb      	ldrb	r3, [r7, #3]
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	212c      	movs	r1, #44	; 0x2c
 8005ac8:	fb01 f303 	mul.w	r3, r1, r3
 8005acc:	4413      	add	r3, r2
 8005ace:	333b      	adds	r3, #59	; 0x3b
 8005ad0:	78ba      	ldrb	r2, [r7, #2]
 8005ad2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005ad4:	78fb      	ldrb	r3, [r7, #3]
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	212c      	movs	r1, #44	; 0x2c
 8005ada:	fb01 f303 	mul.w	r3, r1, r3
 8005ade:	4413      	add	r3, r2
 8005ae0:	333f      	adds	r3, #63	; 0x3f
 8005ae2:	787a      	ldrb	r2, [r7, #1]
 8005ae4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005ae6:	7c3b      	ldrb	r3, [r7, #16]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d112      	bne.n	8005b12 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005aec:	78fb      	ldrb	r3, [r7, #3]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	212c      	movs	r1, #44	; 0x2c
 8005af2:	fb01 f303 	mul.w	r3, r1, r3
 8005af6:	4413      	add	r3, r2
 8005af8:	3342      	adds	r3, #66	; 0x42
 8005afa:	2203      	movs	r2, #3
 8005afc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005afe:	78fb      	ldrb	r3, [r7, #3]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	212c      	movs	r1, #44	; 0x2c
 8005b04:	fb01 f303 	mul.w	r3, r1, r3
 8005b08:	4413      	add	r3, r2
 8005b0a:	333d      	adds	r3, #61	; 0x3d
 8005b0c:	7f3a      	ldrb	r2, [r7, #28]
 8005b0e:	701a      	strb	r2, [r3, #0]
 8005b10:	e008      	b.n	8005b24 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b12:	78fb      	ldrb	r3, [r7, #3]
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	212c      	movs	r1, #44	; 0x2c
 8005b18:	fb01 f303 	mul.w	r3, r1, r3
 8005b1c:	4413      	add	r3, r2
 8005b1e:	3342      	adds	r3, #66	; 0x42
 8005b20:	2202      	movs	r2, #2
 8005b22:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005b24:	787b      	ldrb	r3, [r7, #1]
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	f200 80c6 	bhi.w	8005cb8 <HAL_HCD_HC_SubmitRequest+0x210>
 8005b2c:	a201      	add	r2, pc, #4	; (adr r2, 8005b34 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8005b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b32:	bf00      	nop
 8005b34:	08005b45 	.word	0x08005b45
 8005b38:	08005ca5 	.word	0x08005ca5
 8005b3c:	08005ba9 	.word	0x08005ba9
 8005b40:	08005c27 	.word	0x08005c27
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005b44:	7c3b      	ldrb	r3, [r7, #16]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	f040 80b8 	bne.w	8005cbc <HAL_HCD_HC_SubmitRequest+0x214>
 8005b4c:	78bb      	ldrb	r3, [r7, #2]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	f040 80b4 	bne.w	8005cbc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8005b54:	8b3b      	ldrh	r3, [r7, #24]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d108      	bne.n	8005b6c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8005b5a:	78fb      	ldrb	r3, [r7, #3]
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	212c      	movs	r1, #44	; 0x2c
 8005b60:	fb01 f303 	mul.w	r3, r1, r3
 8005b64:	4413      	add	r3, r2
 8005b66:	3355      	adds	r3, #85	; 0x55
 8005b68:	2201      	movs	r2, #1
 8005b6a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005b6c:	78fb      	ldrb	r3, [r7, #3]
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	212c      	movs	r1, #44	; 0x2c
 8005b72:	fb01 f303 	mul.w	r3, r1, r3
 8005b76:	4413      	add	r3, r2
 8005b78:	3355      	adds	r3, #85	; 0x55
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d109      	bne.n	8005b94 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005b80:	78fb      	ldrb	r3, [r7, #3]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	212c      	movs	r1, #44	; 0x2c
 8005b86:	fb01 f303 	mul.w	r3, r1, r3
 8005b8a:	4413      	add	r3, r2
 8005b8c:	3342      	adds	r3, #66	; 0x42
 8005b8e:	2200      	movs	r2, #0
 8005b90:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005b92:	e093      	b.n	8005cbc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b94:	78fb      	ldrb	r3, [r7, #3]
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	212c      	movs	r1, #44	; 0x2c
 8005b9a:	fb01 f303 	mul.w	r3, r1, r3
 8005b9e:	4413      	add	r3, r2
 8005ba0:	3342      	adds	r3, #66	; 0x42
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	701a      	strb	r2, [r3, #0]
      break;
 8005ba6:	e089      	b.n	8005cbc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005ba8:	78bb      	ldrb	r3, [r7, #2]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d11d      	bne.n	8005bea <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005bae:	78fb      	ldrb	r3, [r7, #3]
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	212c      	movs	r1, #44	; 0x2c
 8005bb4:	fb01 f303 	mul.w	r3, r1, r3
 8005bb8:	4413      	add	r3, r2
 8005bba:	3355      	adds	r3, #85	; 0x55
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d109      	bne.n	8005bd6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005bc2:	78fb      	ldrb	r3, [r7, #3]
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	212c      	movs	r1, #44	; 0x2c
 8005bc8:	fb01 f303 	mul.w	r3, r1, r3
 8005bcc:	4413      	add	r3, r2
 8005bce:	3342      	adds	r3, #66	; 0x42
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005bd4:	e073      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005bd6:	78fb      	ldrb	r3, [r7, #3]
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	212c      	movs	r1, #44	; 0x2c
 8005bdc:	fb01 f303 	mul.w	r3, r1, r3
 8005be0:	4413      	add	r3, r2
 8005be2:	3342      	adds	r3, #66	; 0x42
 8005be4:	2202      	movs	r2, #2
 8005be6:	701a      	strb	r2, [r3, #0]
      break;
 8005be8:	e069      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005bea:	78fb      	ldrb	r3, [r7, #3]
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	212c      	movs	r1, #44	; 0x2c
 8005bf0:	fb01 f303 	mul.w	r3, r1, r3
 8005bf4:	4413      	add	r3, r2
 8005bf6:	3354      	adds	r3, #84	; 0x54
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d109      	bne.n	8005c12 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005bfe:	78fb      	ldrb	r3, [r7, #3]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	212c      	movs	r1, #44	; 0x2c
 8005c04:	fb01 f303 	mul.w	r3, r1, r3
 8005c08:	4413      	add	r3, r2
 8005c0a:	3342      	adds	r3, #66	; 0x42
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	701a      	strb	r2, [r3, #0]
      break;
 8005c10:	e055      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005c12:	78fb      	ldrb	r3, [r7, #3]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	212c      	movs	r1, #44	; 0x2c
 8005c18:	fb01 f303 	mul.w	r3, r1, r3
 8005c1c:	4413      	add	r3, r2
 8005c1e:	3342      	adds	r3, #66	; 0x42
 8005c20:	2202      	movs	r2, #2
 8005c22:	701a      	strb	r2, [r3, #0]
      break;
 8005c24:	e04b      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005c26:	78bb      	ldrb	r3, [r7, #2]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d11d      	bne.n	8005c68 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005c2c:	78fb      	ldrb	r3, [r7, #3]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	212c      	movs	r1, #44	; 0x2c
 8005c32:	fb01 f303 	mul.w	r3, r1, r3
 8005c36:	4413      	add	r3, r2
 8005c38:	3355      	adds	r3, #85	; 0x55
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d109      	bne.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005c40:	78fb      	ldrb	r3, [r7, #3]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	212c      	movs	r1, #44	; 0x2c
 8005c46:	fb01 f303 	mul.w	r3, r1, r3
 8005c4a:	4413      	add	r3, r2
 8005c4c:	3342      	adds	r3, #66	; 0x42
 8005c4e:	2200      	movs	r2, #0
 8005c50:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005c52:	e034      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005c54:	78fb      	ldrb	r3, [r7, #3]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	212c      	movs	r1, #44	; 0x2c
 8005c5a:	fb01 f303 	mul.w	r3, r1, r3
 8005c5e:	4413      	add	r3, r2
 8005c60:	3342      	adds	r3, #66	; 0x42
 8005c62:	2202      	movs	r2, #2
 8005c64:	701a      	strb	r2, [r3, #0]
      break;
 8005c66:	e02a      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005c68:	78fb      	ldrb	r3, [r7, #3]
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	212c      	movs	r1, #44	; 0x2c
 8005c6e:	fb01 f303 	mul.w	r3, r1, r3
 8005c72:	4413      	add	r3, r2
 8005c74:	3354      	adds	r3, #84	; 0x54
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d109      	bne.n	8005c90 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005c7c:	78fb      	ldrb	r3, [r7, #3]
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	212c      	movs	r1, #44	; 0x2c
 8005c82:	fb01 f303 	mul.w	r3, r1, r3
 8005c86:	4413      	add	r3, r2
 8005c88:	3342      	adds	r3, #66	; 0x42
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	701a      	strb	r2, [r3, #0]
      break;
 8005c8e:	e016      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005c90:	78fb      	ldrb	r3, [r7, #3]
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	212c      	movs	r1, #44	; 0x2c
 8005c96:	fb01 f303 	mul.w	r3, r1, r3
 8005c9a:	4413      	add	r3, r2
 8005c9c:	3342      	adds	r3, #66	; 0x42
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	701a      	strb	r2, [r3, #0]
      break;
 8005ca2:	e00c      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005ca4:	78fb      	ldrb	r3, [r7, #3]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	212c      	movs	r1, #44	; 0x2c
 8005caa:	fb01 f303 	mul.w	r3, r1, r3
 8005cae:	4413      	add	r3, r2
 8005cb0:	3342      	adds	r3, #66	; 0x42
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	701a      	strb	r2, [r3, #0]
      break;
 8005cb6:	e002      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8005cb8:	bf00      	nop
 8005cba:	e000      	b.n	8005cbe <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8005cbc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005cbe:	78fb      	ldrb	r3, [r7, #3]
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	212c      	movs	r1, #44	; 0x2c
 8005cc4:	fb01 f303 	mul.w	r3, r1, r3
 8005cc8:	4413      	add	r3, r2
 8005cca:	3344      	adds	r3, #68	; 0x44
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	8b3a      	ldrh	r2, [r7, #24]
 8005cd4:	6879      	ldr	r1, [r7, #4]
 8005cd6:	202c      	movs	r0, #44	; 0x2c
 8005cd8:	fb00 f303 	mul.w	r3, r0, r3
 8005cdc:	440b      	add	r3, r1
 8005cde:	334c      	adds	r3, #76	; 0x4c
 8005ce0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005ce2:	78fb      	ldrb	r3, [r7, #3]
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	212c      	movs	r1, #44	; 0x2c
 8005ce8:	fb01 f303 	mul.w	r3, r1, r3
 8005cec:	4413      	add	r3, r2
 8005cee:	3360      	adds	r3, #96	; 0x60
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005cf4:	78fb      	ldrb	r3, [r7, #3]
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	212c      	movs	r1, #44	; 0x2c
 8005cfa:	fb01 f303 	mul.w	r3, r1, r3
 8005cfe:	4413      	add	r3, r2
 8005d00:	3350      	adds	r3, #80	; 0x50
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005d06:	78fb      	ldrb	r3, [r7, #3]
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	212c      	movs	r1, #44	; 0x2c
 8005d0c:	fb01 f303 	mul.w	r3, r1, r3
 8005d10:	4413      	add	r3, r2
 8005d12:	3339      	adds	r3, #57	; 0x39
 8005d14:	78fa      	ldrb	r2, [r7, #3]
 8005d16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005d18:	78fb      	ldrb	r3, [r7, #3]
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	212c      	movs	r1, #44	; 0x2c
 8005d1e:	fb01 f303 	mul.w	r3, r1, r3
 8005d22:	4413      	add	r3, r2
 8005d24:	3361      	adds	r3, #97	; 0x61
 8005d26:	2200      	movs	r2, #0
 8005d28:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6818      	ldr	r0, [r3, #0]
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	222c      	movs	r2, #44	; 0x2c
 8005d32:	fb02 f303 	mul.w	r3, r2, r3
 8005d36:	3338      	adds	r3, #56	; 0x38
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	18d1      	adds	r1, r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	461a      	mov	r2, r3
 8005d44:	f005 fc62 	bl	800b60c <USB_HC_StartXfer>
 8005d48:	4603      	mov	r3, r0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop

08005d54 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b086      	sub	sp, #24
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f005 f963 	bl	800b036 <USB_GetMode>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	f040 80f6 	bne.w	8005f64 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f005 f947 	bl	800b010 <USB_ReadInterrupts>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 80ec 	beq.w	8005f62 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f005 f93e 	bl	800b010 <USB_ReadInterrupts>
 8005d94:	4603      	mov	r3, r0
 8005d96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d9a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d9e:	d104      	bne.n	8005daa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005da8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f005 f92e 	bl	800b010 <USB_ReadInterrupts>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dbe:	d104      	bne.n	8005dca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005dc8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f005 f91e 	bl	800b010 <USB_ReadInterrupts>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005dda:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005dde:	d104      	bne.n	8005dea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005de8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f005 f90e 	bl	800b010 <USB_ReadInterrupts>
 8005df4:	4603      	mov	r3, r0
 8005df6:	f003 0302 	and.w	r3, r3, #2
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d103      	bne.n	8005e06 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2202      	movs	r2, #2
 8005e04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f005 f900 	bl	800b010 <USB_ReadInterrupts>
 8005e10:	4603      	mov	r3, r0
 8005e12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e1a:	d11c      	bne.n	8005e56 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005e24:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10f      	bne.n	8005e56 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005e36:	2110      	movs	r1, #16
 8005e38:	6938      	ldr	r0, [r7, #16]
 8005e3a:	f004 ffef 	bl	800ae1c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8005e3e:	6938      	ldr	r0, [r7, #16]
 8005e40:	f005 f820 	bl	800ae84 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2101      	movs	r1, #1
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f005 f9f6 	bl	800b23c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f007 ffc3 	bl	800dddc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f005 f8d8 	bl	800b010 <USB_ReadInterrupts>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e66:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e6a:	d102      	bne.n	8005e72 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f001 f89e 	bl	8006fae <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f005 f8ca 	bl	800b010 <USB_ReadInterrupts>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d106      	bne.n	8005e94 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f007 ff8c 	bl	800dda4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2208      	movs	r2, #8
 8005e92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f005 f8b9 	bl	800b010 <USB_ReadInterrupts>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	f003 0310 	and.w	r3, r3, #16
 8005ea4:	2b10      	cmp	r3, #16
 8005ea6:	d101      	bne.n	8005eac <HAL_HCD_IRQHandler+0x158>
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e000      	b.n	8005eae <HAL_HCD_IRQHandler+0x15a>
 8005eac:	2300      	movs	r3, #0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d012      	beq.n	8005ed8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699a      	ldr	r2, [r3, #24]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 0210 	bic.w	r2, r2, #16
 8005ec0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 ffa1 	bl	8006e0a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699a      	ldr	r2, [r3, #24]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0210 	orr.w	r2, r2, #16
 8005ed6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4618      	mov	r0, r3
 8005ede:	f005 f897 	bl	800b010 <USB_ReadInterrupts>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005eec:	d13a      	bne.n	8005f64 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f005 fccc 	bl	800b890 <USB_HC_ReadInterrupt>
 8005ef8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005efa:	2300      	movs	r3, #0
 8005efc:	617b      	str	r3, [r7, #20]
 8005efe:	e025      	b.n	8005f4c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f003 030f 	and.w	r3, r3, #15
 8005f06:	68ba      	ldr	r2, [r7, #8]
 8005f08:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d018      	beq.n	8005f46 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f2a:	d106      	bne.n	8005f3a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	4619      	mov	r1, r3
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 f8ab 	bl	800608e <HCD_HC_IN_IRQHandler>
 8005f38:	e005      	b.n	8005f46 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	4619      	mov	r1, r3
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 fbf9 	bl	8006738 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d3d4      	bcc.n	8005f00 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f5e:	615a      	str	r2, [r3, #20]
 8005f60:	e000      	b.n	8005f64 <HAL_HCD_IRQHandler+0x210>
      return;
 8005f62:	bf00      	nop
    }
  }
}
 8005f64:	3718      	adds	r7, #24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005f6a:	b580      	push	{r7, lr}
 8005f6c:	b082      	sub	sp, #8
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d101      	bne.n	8005f80 <HAL_HCD_Start+0x16>
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	e013      	b.n	8005fa8 <HAL_HCD_Start+0x3e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2101      	movs	r1, #1
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f005 f9b8 	bl	800b304 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f004 fed0 	bl	800ad3e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d101      	bne.n	8005fc6 <HAL_HCD_Stop+0x16>
 8005fc2:	2302      	movs	r3, #2
 8005fc4:	e00d      	b.n	8005fe2 <HAL_HCD_Stop+0x32>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f005 fda6 	bl	800bb24 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b082      	sub	sp, #8
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f005 f95a 	bl	800b2b0 <USB_ResetPort>
 8005ffc:	4603      	mov	r3, r0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
 800600e:	460b      	mov	r3, r1
 8006010:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	212c      	movs	r1, #44	; 0x2c
 8006018:	fb01 f303 	mul.w	r3, r1, r3
 800601c:	4413      	add	r3, r2
 800601e:	3360      	adds	r3, #96	; 0x60
 8006020:	781b      	ldrb	r3, [r3, #0]
}
 8006022:	4618      	mov	r0, r3
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
 8006036:	460b      	mov	r3, r1
 8006038:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800603a:	78fb      	ldrb	r3, [r7, #3]
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	212c      	movs	r1, #44	; 0x2c
 8006040:	fb01 f303 	mul.w	r3, r1, r3
 8006044:	4413      	add	r3, r2
 8006046:	3350      	adds	r3, #80	; 0x50
 8006048:	681b      	ldr	r3, [r3, #0]
}
 800604a:	4618      	mov	r0, r3
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b082      	sub	sp, #8
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4618      	mov	r0, r3
 8006064:	f005 f99e 	bl	800b3a4 <USB_GetCurrentFrame>
 8006068:	4603      	mov	r3, r0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b082      	sub	sp, #8
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4618      	mov	r0, r3
 8006080:	f005 f979 	bl	800b376 <USB_GetHostSpeed>
 8006084:	4603      	mov	r3, r0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3708      	adds	r7, #8
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b086      	sub	sp, #24
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	460b      	mov	r3, r1
 8006098:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80060a4:	78fb      	ldrb	r3, [r7, #3]
 80060a6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 0304 	and.w	r3, r3, #4
 80060ba:	2b04      	cmp	r3, #4
 80060bc:	d11a      	bne.n	80060f4 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ca:	461a      	mov	r2, r3
 80060cc:	2304      	movs	r3, #4
 80060ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	212c      	movs	r1, #44	; 0x2c
 80060d6:	fb01 f303 	mul.w	r3, r1, r3
 80060da:	4413      	add	r3, r2
 80060dc:	3361      	adds	r3, #97	; 0x61
 80060de:	2206      	movs	r2, #6
 80060e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	b2d2      	uxtb	r2, r2
 80060ea:	4611      	mov	r1, r2
 80060ec:	4618      	mov	r0, r3
 80060ee:	f005 fbe0 	bl	800b8b2 <USB_HC_Halt>
 80060f2:	e0af      	b.n	8006254 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800610a:	d11b      	bne.n	8006144 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	4413      	add	r3, r2
 8006114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006118:	461a      	mov	r2, r3
 800611a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800611e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	212c      	movs	r1, #44	; 0x2c
 8006126:	fb01 f303 	mul.w	r3, r1, r3
 800612a:	4413      	add	r3, r2
 800612c:	3361      	adds	r3, #97	; 0x61
 800612e:	2207      	movs	r2, #7
 8006130:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	b2d2      	uxtb	r2, r2
 800613a:	4611      	mov	r1, r2
 800613c:	4618      	mov	r0, r3
 800613e:	f005 fbb8 	bl	800b8b2 <USB_HC_Halt>
 8006142:	e087      	b.n	8006254 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4413      	add	r3, r2
 800614c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f003 0320 	and.w	r3, r3, #32
 8006156:	2b20      	cmp	r3, #32
 8006158:	d109      	bne.n	800616e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	015a      	lsls	r2, r3, #5
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	4413      	add	r3, r2
 8006162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006166:	461a      	mov	r2, r3
 8006168:	2320      	movs	r3, #32
 800616a:	6093      	str	r3, [r2, #8]
 800616c:	e072      	b.n	8006254 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	015a      	lsls	r2, r3, #5
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	4413      	add	r3, r2
 8006176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f003 0308 	and.w	r3, r3, #8
 8006180:	2b08      	cmp	r3, #8
 8006182:	d11a      	bne.n	80061ba <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	4413      	add	r3, r2
 800618c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006190:	461a      	mov	r2, r3
 8006192:	2308      	movs	r3, #8
 8006194:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	212c      	movs	r1, #44	; 0x2c
 800619c:	fb01 f303 	mul.w	r3, r1, r3
 80061a0:	4413      	add	r3, r2
 80061a2:	3361      	adds	r3, #97	; 0x61
 80061a4:	2205      	movs	r2, #5
 80061a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	b2d2      	uxtb	r2, r2
 80061b0:	4611      	mov	r1, r2
 80061b2:	4618      	mov	r0, r3
 80061b4:	f005 fb7d 	bl	800b8b2 <USB_HC_Halt>
 80061b8:	e04c      	b.n	8006254 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	015a      	lsls	r2, r3, #5
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	4413      	add	r3, r2
 80061c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d0:	d11b      	bne.n	800620a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	015a      	lsls	r2, r3, #5
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	4413      	add	r3, r2
 80061da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061de:	461a      	mov	r2, r3
 80061e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	212c      	movs	r1, #44	; 0x2c
 80061ec:	fb01 f303 	mul.w	r3, r1, r3
 80061f0:	4413      	add	r3, r2
 80061f2:	3361      	adds	r3, #97	; 0x61
 80061f4:	2208      	movs	r2, #8
 80061f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	b2d2      	uxtb	r2, r2
 8006200:	4611      	mov	r1, r2
 8006202:	4618      	mov	r0, r3
 8006204:	f005 fb55 	bl	800b8b2 <USB_HC_Halt>
 8006208:	e024      	b.n	8006254 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	015a      	lsls	r2, r3, #5
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	4413      	add	r3, r2
 8006212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800621c:	2b80      	cmp	r3, #128	; 0x80
 800621e:	d119      	bne.n	8006254 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	4413      	add	r3, r2
 8006228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622c:	461a      	mov	r2, r3
 800622e:	2380      	movs	r3, #128	; 0x80
 8006230:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	212c      	movs	r1, #44	; 0x2c
 8006238:	fb01 f303 	mul.w	r3, r1, r3
 800623c:	4413      	add	r3, r2
 800623e:	3361      	adds	r3, #97	; 0x61
 8006240:	2206      	movs	r2, #6
 8006242:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	b2d2      	uxtb	r2, r2
 800624c:	4611      	mov	r1, r2
 800624e:	4618      	mov	r0, r3
 8006250:	f005 fb2f 	bl	800b8b2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	015a      	lsls	r2, r3, #5
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	4413      	add	r3, r2
 800625c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006266:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800626a:	d112      	bne.n	8006292 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	b2d2      	uxtb	r2, r2
 8006274:	4611      	mov	r1, r2
 8006276:	4618      	mov	r0, r3
 8006278:	f005 fb1b 	bl	800b8b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	015a      	lsls	r2, r3, #5
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	4413      	add	r3, r2
 8006284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006288:	461a      	mov	r2, r3
 800628a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800628e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8006290:	e24e      	b.n	8006730 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	4413      	add	r3, r2
 800629a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	f040 80df 	bne.w	8006468 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d019      	beq.n	80062e6 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	212c      	movs	r1, #44	; 0x2c
 80062b8:	fb01 f303 	mul.w	r3, r1, r3
 80062bc:	4413      	add	r3, r2
 80062be:	3348      	adds	r3, #72	; 0x48
 80062c0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	0159      	lsls	r1, r3, #5
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	440b      	add	r3, r1
 80062ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80062d4:	1ad2      	subs	r2, r2, r3
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	202c      	movs	r0, #44	; 0x2c
 80062dc:	fb00 f303 	mul.w	r3, r0, r3
 80062e0:	440b      	add	r3, r1
 80062e2:	3350      	adds	r3, #80	; 0x50
 80062e4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	212c      	movs	r1, #44	; 0x2c
 80062ec:	fb01 f303 	mul.w	r3, r1, r3
 80062f0:	4413      	add	r3, r2
 80062f2:	3361      	adds	r3, #97	; 0x61
 80062f4:	2201      	movs	r2, #1
 80062f6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	212c      	movs	r1, #44	; 0x2c
 80062fe:	fb01 f303 	mul.w	r3, r1, r3
 8006302:	4413      	add	r3, r2
 8006304:	335c      	adds	r3, #92	; 0x5c
 8006306:	2200      	movs	r2, #0
 8006308:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	015a      	lsls	r2, r3, #5
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	4413      	add	r3, r2
 8006312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006316:	461a      	mov	r2, r3
 8006318:	2301      	movs	r3, #1
 800631a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	212c      	movs	r1, #44	; 0x2c
 8006322:	fb01 f303 	mul.w	r3, r1, r3
 8006326:	4413      	add	r3, r2
 8006328:	333f      	adds	r3, #63	; 0x3f
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d009      	beq.n	8006344 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	212c      	movs	r1, #44	; 0x2c
 8006336:	fb01 f303 	mul.w	r3, r1, r3
 800633a:	4413      	add	r3, r2
 800633c:	333f      	adds	r3, #63	; 0x3f
 800633e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006340:	2b02      	cmp	r3, #2
 8006342:	d111      	bne.n	8006368 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	b2d2      	uxtb	r2, r2
 800634c:	4611      	mov	r1, r2
 800634e:	4618      	mov	r0, r3
 8006350:	f005 faaf 	bl	800b8b2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	4413      	add	r3, r2
 800635c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006360:	461a      	mov	r2, r3
 8006362:	2310      	movs	r3, #16
 8006364:	6093      	str	r3, [r2, #8]
 8006366:	e03a      	b.n	80063de <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	212c      	movs	r1, #44	; 0x2c
 800636e:	fb01 f303 	mul.w	r3, r1, r3
 8006372:	4413      	add	r3, r2
 8006374:	333f      	adds	r3, #63	; 0x3f
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	2b03      	cmp	r3, #3
 800637a:	d009      	beq.n	8006390 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	212c      	movs	r1, #44	; 0x2c
 8006382:	fb01 f303 	mul.w	r3, r1, r3
 8006386:	4413      	add	r3, r2
 8006388:	333f      	adds	r3, #63	; 0x3f
 800638a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800638c:	2b01      	cmp	r3, #1
 800638e:	d126      	bne.n	80063de <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	4413      	add	r3, r2
 8006398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	0151      	lsls	r1, r2, #5
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	440a      	add	r2, r1
 80063a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80063ae:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	212c      	movs	r1, #44	; 0x2c
 80063b6:	fb01 f303 	mul.w	r3, r1, r3
 80063ba:	4413      	add	r3, r2
 80063bc:	3360      	adds	r3, #96	; 0x60
 80063be:	2201      	movs	r2, #1
 80063c0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	b2d9      	uxtb	r1, r3
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	202c      	movs	r0, #44	; 0x2c
 80063cc:	fb00 f303 	mul.w	r3, r0, r3
 80063d0:	4413      	add	r3, r2
 80063d2:	3360      	adds	r3, #96	; 0x60
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	461a      	mov	r2, r3
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f007 fd0d 	bl	800ddf8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d12b      	bne.n	800643e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	212c      	movs	r1, #44	; 0x2c
 80063ec:	fb01 f303 	mul.w	r3, r1, r3
 80063f0:	4413      	add	r3, r2
 80063f2:	3348      	adds	r3, #72	; 0x48
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	202c      	movs	r0, #44	; 0x2c
 80063fc:	fb00 f202 	mul.w	r2, r0, r2
 8006400:	440a      	add	r2, r1
 8006402:	3240      	adds	r2, #64	; 0x40
 8006404:	8812      	ldrh	r2, [r2, #0]
 8006406:	fbb3 f3f2 	udiv	r3, r3, r2
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	f000 818e 	beq.w	8006730 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	212c      	movs	r1, #44	; 0x2c
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	4413      	add	r3, r2
 8006420:	3354      	adds	r3, #84	; 0x54
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	f083 0301 	eor.w	r3, r3, #1
 8006428:	b2d8      	uxtb	r0, r3
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	212c      	movs	r1, #44	; 0x2c
 8006430:	fb01 f303 	mul.w	r3, r1, r3
 8006434:	4413      	add	r3, r2
 8006436:	3354      	adds	r3, #84	; 0x54
 8006438:	4602      	mov	r2, r0
 800643a:	701a      	strb	r2, [r3, #0]
}
 800643c:	e178      	b.n	8006730 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	212c      	movs	r1, #44	; 0x2c
 8006444:	fb01 f303 	mul.w	r3, r1, r3
 8006448:	4413      	add	r3, r2
 800644a:	3354      	adds	r3, #84	; 0x54
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	f083 0301 	eor.w	r3, r3, #1
 8006452:	b2d8      	uxtb	r0, r3
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	212c      	movs	r1, #44	; 0x2c
 800645a:	fb01 f303 	mul.w	r3, r1, r3
 800645e:	4413      	add	r3, r2
 8006460:	3354      	adds	r3, #84	; 0x54
 8006462:	4602      	mov	r2, r0
 8006464:	701a      	strb	r2, [r3, #0]
}
 8006466:	e163      	b.n	8006730 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	015a      	lsls	r2, r3, #5
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	4413      	add	r3, r2
 8006470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b02      	cmp	r3, #2
 800647c:	f040 80f6 	bne.w	800666c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	212c      	movs	r1, #44	; 0x2c
 8006486:	fb01 f303 	mul.w	r3, r1, r3
 800648a:	4413      	add	r3, r2
 800648c:	3361      	adds	r3, #97	; 0x61
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	2b01      	cmp	r3, #1
 8006492:	d109      	bne.n	80064a8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	212c      	movs	r1, #44	; 0x2c
 800649a:	fb01 f303 	mul.w	r3, r1, r3
 800649e:	4413      	add	r3, r2
 80064a0:	3360      	adds	r3, #96	; 0x60
 80064a2:	2201      	movs	r2, #1
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	e0c9      	b.n	800663c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	212c      	movs	r1, #44	; 0x2c
 80064ae:	fb01 f303 	mul.w	r3, r1, r3
 80064b2:	4413      	add	r3, r2
 80064b4:	3361      	adds	r3, #97	; 0x61
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	2b05      	cmp	r3, #5
 80064ba:	d109      	bne.n	80064d0 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	212c      	movs	r1, #44	; 0x2c
 80064c2:	fb01 f303 	mul.w	r3, r1, r3
 80064c6:	4413      	add	r3, r2
 80064c8:	3360      	adds	r3, #96	; 0x60
 80064ca:	2205      	movs	r2, #5
 80064cc:	701a      	strb	r2, [r3, #0]
 80064ce:	e0b5      	b.n	800663c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	212c      	movs	r1, #44	; 0x2c
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	4413      	add	r3, r2
 80064dc:	3361      	adds	r3, #97	; 0x61
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	2b06      	cmp	r3, #6
 80064e2:	d009      	beq.n	80064f8 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	212c      	movs	r1, #44	; 0x2c
 80064ea:	fb01 f303 	mul.w	r3, r1, r3
 80064ee:	4413      	add	r3, r2
 80064f0:	3361      	adds	r3, #97	; 0x61
 80064f2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80064f4:	2b08      	cmp	r3, #8
 80064f6:	d150      	bne.n	800659a <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	212c      	movs	r1, #44	; 0x2c
 80064fe:	fb01 f303 	mul.w	r3, r1, r3
 8006502:	4413      	add	r3, r2
 8006504:	335c      	adds	r3, #92	; 0x5c
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	1c5a      	adds	r2, r3, #1
 800650a:	6879      	ldr	r1, [r7, #4]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	202c      	movs	r0, #44	; 0x2c
 8006510:	fb00 f303 	mul.w	r3, r0, r3
 8006514:	440b      	add	r3, r1
 8006516:	335c      	adds	r3, #92	; 0x5c
 8006518:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	212c      	movs	r1, #44	; 0x2c
 8006520:	fb01 f303 	mul.w	r3, r1, r3
 8006524:	4413      	add	r3, r2
 8006526:	335c      	adds	r3, #92	; 0x5c
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d912      	bls.n	8006554 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	212c      	movs	r1, #44	; 0x2c
 8006534:	fb01 f303 	mul.w	r3, r1, r3
 8006538:	4413      	add	r3, r2
 800653a:	335c      	adds	r3, #92	; 0x5c
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	212c      	movs	r1, #44	; 0x2c
 8006546:	fb01 f303 	mul.w	r3, r1, r3
 800654a:	4413      	add	r3, r2
 800654c:	3360      	adds	r3, #96	; 0x60
 800654e:	2204      	movs	r2, #4
 8006550:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006552:	e073      	b.n	800663c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	212c      	movs	r1, #44	; 0x2c
 800655a:	fb01 f303 	mul.w	r3, r1, r3
 800655e:	4413      	add	r3, r2
 8006560:	3360      	adds	r3, #96	; 0x60
 8006562:	2202      	movs	r2, #2
 8006564:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800657c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006584:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	4413      	add	r3, r2
 800658e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006592:	461a      	mov	r2, r3
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006598:	e050      	b.n	800663c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	212c      	movs	r1, #44	; 0x2c
 80065a0:	fb01 f303 	mul.w	r3, r1, r3
 80065a4:	4413      	add	r3, r2
 80065a6:	3361      	adds	r3, #97	; 0x61
 80065a8:	781b      	ldrb	r3, [r3, #0]
 80065aa:	2b03      	cmp	r3, #3
 80065ac:	d122      	bne.n	80065f4 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	212c      	movs	r1, #44	; 0x2c
 80065b4:	fb01 f303 	mul.w	r3, r1, r3
 80065b8:	4413      	add	r3, r2
 80065ba:	3360      	adds	r3, #96	; 0x60
 80065bc:	2202      	movs	r2, #2
 80065be:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80065d6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80065de:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ec:	461a      	mov	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	6013      	str	r3, [r2, #0]
 80065f2:	e023      	b.n	800663c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	212c      	movs	r1, #44	; 0x2c
 80065fa:	fb01 f303 	mul.w	r3, r1, r3
 80065fe:	4413      	add	r3, r2
 8006600:	3361      	adds	r3, #97	; 0x61
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	2b07      	cmp	r3, #7
 8006606:	d119      	bne.n	800663c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	212c      	movs	r1, #44	; 0x2c
 800660e:	fb01 f303 	mul.w	r3, r1, r3
 8006612:	4413      	add	r3, r2
 8006614:	335c      	adds	r3, #92	; 0x5c
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	6879      	ldr	r1, [r7, #4]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	202c      	movs	r0, #44	; 0x2c
 8006620:	fb00 f303 	mul.w	r3, r0, r3
 8006624:	440b      	add	r3, r1
 8006626:	335c      	adds	r3, #92	; 0x5c
 8006628:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	212c      	movs	r1, #44	; 0x2c
 8006630:	fb01 f303 	mul.w	r3, r1, r3
 8006634:	4413      	add	r3, r2
 8006636:	3360      	adds	r3, #96	; 0x60
 8006638:	2204      	movs	r2, #4
 800663a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	4413      	add	r3, r2
 8006644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006648:	461a      	mov	r2, r3
 800664a:	2302      	movs	r3, #2
 800664c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	b2d9      	uxtb	r1, r3
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	202c      	movs	r0, #44	; 0x2c
 8006658:	fb00 f303 	mul.w	r3, r0, r3
 800665c:	4413      	add	r3, r2
 800665e:	3360      	adds	r3, #96	; 0x60
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	461a      	mov	r2, r3
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f007 fbc7 	bl	800ddf8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800666a:	e061      	b.n	8006730 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0310 	and.w	r3, r3, #16
 800667e:	2b10      	cmp	r3, #16
 8006680:	d156      	bne.n	8006730 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	212c      	movs	r1, #44	; 0x2c
 8006688:	fb01 f303 	mul.w	r3, r1, r3
 800668c:	4413      	add	r3, r2
 800668e:	333f      	adds	r3, #63	; 0x3f
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	2b03      	cmp	r3, #3
 8006694:	d111      	bne.n	80066ba <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	212c      	movs	r1, #44	; 0x2c
 800669c:	fb01 f303 	mul.w	r3, r1, r3
 80066a0:	4413      	add	r3, r2
 80066a2:	335c      	adds	r3, #92	; 0x5c
 80066a4:	2200      	movs	r2, #0
 80066a6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	4611      	mov	r1, r2
 80066b2:	4618      	mov	r0, r3
 80066b4:	f005 f8fd 	bl	800b8b2 <USB_HC_Halt>
 80066b8:	e031      	b.n	800671e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	212c      	movs	r1, #44	; 0x2c
 80066c0:	fb01 f303 	mul.w	r3, r1, r3
 80066c4:	4413      	add	r3, r2
 80066c6:	333f      	adds	r3, #63	; 0x3f
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d009      	beq.n	80066e2 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	212c      	movs	r1, #44	; 0x2c
 80066d4:	fb01 f303 	mul.w	r3, r1, r3
 80066d8:	4413      	add	r3, r2
 80066da:	333f      	adds	r3, #63	; 0x3f
 80066dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d11d      	bne.n	800671e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	212c      	movs	r1, #44	; 0x2c
 80066e8:	fb01 f303 	mul.w	r3, r1, r3
 80066ec:	4413      	add	r3, r2
 80066ee:	335c      	adds	r3, #92	; 0x5c
 80066f0:	2200      	movs	r2, #0
 80066f2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d110      	bne.n	800671e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	212c      	movs	r1, #44	; 0x2c
 8006702:	fb01 f303 	mul.w	r3, r1, r3
 8006706:	4413      	add	r3, r2
 8006708:	3361      	adds	r3, #97	; 0x61
 800670a:	2203      	movs	r2, #3
 800670c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	b2d2      	uxtb	r2, r2
 8006716:	4611      	mov	r1, r2
 8006718:	4618      	mov	r0, r3
 800671a:	f005 f8ca 	bl	800b8b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	4413      	add	r3, r2
 8006726:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800672a:	461a      	mov	r2, r3
 800672c:	2310      	movs	r3, #16
 800672e:	6093      	str	r3, [r2, #8]
}
 8006730:	bf00      	nop
 8006732:	3718      	adds	r7, #24
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b088      	sub	sp, #32
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	460b      	mov	r3, r1
 8006742:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800674e:	78fb      	ldrb	r3, [r7, #3]
 8006750:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	015a      	lsls	r2, r3, #5
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	4413      	add	r3, r2
 800675a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f003 0304 	and.w	r3, r3, #4
 8006764:	2b04      	cmp	r3, #4
 8006766:	d11a      	bne.n	800679e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	4413      	add	r3, r2
 8006770:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006774:	461a      	mov	r2, r3
 8006776:	2304      	movs	r3, #4
 8006778:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	212c      	movs	r1, #44	; 0x2c
 8006780:	fb01 f303 	mul.w	r3, r1, r3
 8006784:	4413      	add	r3, r2
 8006786:	3361      	adds	r3, #97	; 0x61
 8006788:	2206      	movs	r2, #6
 800678a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	b2d2      	uxtb	r2, r2
 8006794:	4611      	mov	r1, r2
 8006796:	4618      	mov	r0, r3
 8006798:	f005 f88b 	bl	800b8b2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 800679c:	e331      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	015a      	lsls	r2, r3, #5
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	4413      	add	r3, r2
 80067a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b20      	cmp	r3, #32
 80067b2:	d12e      	bne.n	8006812 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	015a      	lsls	r2, r3, #5
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	4413      	add	r3, r2
 80067bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067c0:	461a      	mov	r2, r3
 80067c2:	2320      	movs	r3, #32
 80067c4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	212c      	movs	r1, #44	; 0x2c
 80067cc:	fb01 f303 	mul.w	r3, r1, r3
 80067d0:	4413      	add	r3, r2
 80067d2:	333d      	adds	r3, #61	; 0x3d
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	f040 8313 	bne.w	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	212c      	movs	r1, #44	; 0x2c
 80067e2:	fb01 f303 	mul.w	r3, r1, r3
 80067e6:	4413      	add	r3, r2
 80067e8:	333d      	adds	r3, #61	; 0x3d
 80067ea:	2200      	movs	r2, #0
 80067ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	212c      	movs	r1, #44	; 0x2c
 80067f4:	fb01 f303 	mul.w	r3, r1, r3
 80067f8:	4413      	add	r3, r2
 80067fa:	3360      	adds	r3, #96	; 0x60
 80067fc:	2202      	movs	r2, #2
 80067fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	b2d2      	uxtb	r2, r2
 8006808:	4611      	mov	r1, r2
 800680a:	4618      	mov	r0, r3
 800680c:	f005 f851 	bl	800b8b2 <USB_HC_Halt>
}
 8006810:	e2f7      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	015a      	lsls	r2, r3, #5
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	4413      	add	r3, r2
 800681a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006828:	d112      	bne.n	8006850 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	015a      	lsls	r2, r3, #5
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	4413      	add	r3, r2
 8006832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006836:	461a      	mov	r2, r3
 8006838:	f44f 7300 	mov.w	r3, #512	; 0x200
 800683c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	b2d2      	uxtb	r2, r2
 8006846:	4611      	mov	r1, r2
 8006848:	4618      	mov	r0, r3
 800684a:	f005 f832 	bl	800b8b2 <USB_HC_Halt>
}
 800684e:	e2d8      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	015a      	lsls	r2, r3, #5
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	4413      	add	r3, r2
 8006858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	2b01      	cmp	r3, #1
 8006864:	d140      	bne.n	80068e8 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	212c      	movs	r1, #44	; 0x2c
 800686c:	fb01 f303 	mul.w	r3, r1, r3
 8006870:	4413      	add	r3, r2
 8006872:	335c      	adds	r3, #92	; 0x5c
 8006874:	2200      	movs	r2, #0
 8006876:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	69bb      	ldr	r3, [r7, #24]
 800687e:	4413      	add	r3, r2
 8006880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688a:	2b40      	cmp	r3, #64	; 0x40
 800688c:	d111      	bne.n	80068b2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	212c      	movs	r1, #44	; 0x2c
 8006894:	fb01 f303 	mul.w	r3, r1, r3
 8006898:	4413      	add	r3, r2
 800689a:	333d      	adds	r3, #61	; 0x3d
 800689c:	2201      	movs	r2, #1
 800689e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	015a      	lsls	r2, r3, #5
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	4413      	add	r3, r2
 80068a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ac:	461a      	mov	r2, r3
 80068ae:	2340      	movs	r3, #64	; 0x40
 80068b0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	015a      	lsls	r2, r3, #5
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	4413      	add	r3, r2
 80068ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068be:	461a      	mov	r2, r3
 80068c0:	2301      	movs	r3, #1
 80068c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	212c      	movs	r1, #44	; 0x2c
 80068ca:	fb01 f303 	mul.w	r3, r1, r3
 80068ce:	4413      	add	r3, r2
 80068d0:	3361      	adds	r3, #97	; 0x61
 80068d2:	2201      	movs	r2, #1
 80068d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	b2d2      	uxtb	r2, r2
 80068de:	4611      	mov	r1, r2
 80068e0:	4618      	mov	r0, r3
 80068e2:	f004 ffe6 	bl	800b8b2 <USB_HC_Halt>
}
 80068e6:	e28c      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068fa:	2b40      	cmp	r3, #64	; 0x40
 80068fc:	d12c      	bne.n	8006958 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	212c      	movs	r1, #44	; 0x2c
 8006904:	fb01 f303 	mul.w	r3, r1, r3
 8006908:	4413      	add	r3, r2
 800690a:	3361      	adds	r3, #97	; 0x61
 800690c:	2204      	movs	r2, #4
 800690e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	212c      	movs	r1, #44	; 0x2c
 8006916:	fb01 f303 	mul.w	r3, r1, r3
 800691a:	4413      	add	r3, r2
 800691c:	333d      	adds	r3, #61	; 0x3d
 800691e:	2201      	movs	r2, #1
 8006920:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	212c      	movs	r1, #44	; 0x2c
 8006928:	fb01 f303 	mul.w	r3, r1, r3
 800692c:	4413      	add	r3, r2
 800692e:	335c      	adds	r3, #92	; 0x5c
 8006930:	2200      	movs	r2, #0
 8006932:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	b2d2      	uxtb	r2, r2
 800693c:	4611      	mov	r1, r2
 800693e:	4618      	mov	r0, r3
 8006940:	f004 ffb7 	bl	800b8b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	4413      	add	r3, r2
 800694c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006950:	461a      	mov	r2, r3
 8006952:	2340      	movs	r3, #64	; 0x40
 8006954:	6093      	str	r3, [r2, #8]
}
 8006956:	e254      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	015a      	lsls	r2, r3, #5
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	4413      	add	r3, r2
 8006960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 0308 	and.w	r3, r3, #8
 800696a:	2b08      	cmp	r3, #8
 800696c:	d11a      	bne.n	80069a4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	4413      	add	r3, r2
 8006976:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800697a:	461a      	mov	r2, r3
 800697c:	2308      	movs	r3, #8
 800697e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	212c      	movs	r1, #44	; 0x2c
 8006986:	fb01 f303 	mul.w	r3, r1, r3
 800698a:	4413      	add	r3, r2
 800698c:	3361      	adds	r3, #97	; 0x61
 800698e:	2205      	movs	r2, #5
 8006990:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	b2d2      	uxtb	r2, r2
 800699a:	4611      	mov	r1, r2
 800699c:	4618      	mov	r0, r3
 800699e:	f004 ff88 	bl	800b8b2 <USB_HC_Halt>
}
 80069a2:	e22e      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	015a      	lsls	r2, r3, #5
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	4413      	add	r3, r2
 80069ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f003 0310 	and.w	r3, r3, #16
 80069b6:	2b10      	cmp	r3, #16
 80069b8:	d140      	bne.n	8006a3c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	212c      	movs	r1, #44	; 0x2c
 80069c0:	fb01 f303 	mul.w	r3, r1, r3
 80069c4:	4413      	add	r3, r2
 80069c6:	335c      	adds	r3, #92	; 0x5c
 80069c8:	2200      	movs	r2, #0
 80069ca:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	212c      	movs	r1, #44	; 0x2c
 80069d2:	fb01 f303 	mul.w	r3, r1, r3
 80069d6:	4413      	add	r3, r2
 80069d8:	3361      	adds	r3, #97	; 0x61
 80069da:	2203      	movs	r2, #3
 80069dc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	212c      	movs	r1, #44	; 0x2c
 80069e4:	fb01 f303 	mul.w	r3, r1, r3
 80069e8:	4413      	add	r3, r2
 80069ea:	333d      	adds	r3, #61	; 0x3d
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d112      	bne.n	8006a18 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	212c      	movs	r1, #44	; 0x2c
 80069f8:	fb01 f303 	mul.w	r3, r1, r3
 80069fc:	4413      	add	r3, r2
 80069fe:	333c      	adds	r3, #60	; 0x3c
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d108      	bne.n	8006a18 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	212c      	movs	r1, #44	; 0x2c
 8006a0c:	fb01 f303 	mul.w	r3, r1, r3
 8006a10:	4413      	add	r3, r2
 8006a12:	333d      	adds	r3, #61	; 0x3d
 8006a14:	2201      	movs	r2, #1
 8006a16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	b2d2      	uxtb	r2, r2
 8006a20:	4611      	mov	r1, r2
 8006a22:	4618      	mov	r0, r3
 8006a24:	f004 ff45 	bl	800b8b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	69bb      	ldr	r3, [r7, #24]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a34:	461a      	mov	r2, r3
 8006a36:	2310      	movs	r3, #16
 8006a38:	6093      	str	r3, [r2, #8]
}
 8006a3a:	e1e2      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a4e:	2b80      	cmp	r3, #128	; 0x80
 8006a50:	d164      	bne.n	8006b1c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d111      	bne.n	8006a7e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	212c      	movs	r1, #44	; 0x2c
 8006a60:	fb01 f303 	mul.w	r3, r1, r3
 8006a64:	4413      	add	r3, r2
 8006a66:	3361      	adds	r3, #97	; 0x61
 8006a68:	2206      	movs	r2, #6
 8006a6a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	4611      	mov	r1, r2
 8006a76:	4618      	mov	r0, r3
 8006a78:	f004 ff1b 	bl	800b8b2 <USB_HC_Halt>
 8006a7c:	e044      	b.n	8006b08 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	212c      	movs	r1, #44	; 0x2c
 8006a84:	fb01 f303 	mul.w	r3, r1, r3
 8006a88:	4413      	add	r3, r2
 8006a8a:	335c      	adds	r3, #92	; 0x5c
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	6879      	ldr	r1, [r7, #4]
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	202c      	movs	r0, #44	; 0x2c
 8006a96:	fb00 f303 	mul.w	r3, r0, r3
 8006a9a:	440b      	add	r3, r1
 8006a9c:	335c      	adds	r3, #92	; 0x5c
 8006a9e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	212c      	movs	r1, #44	; 0x2c
 8006aa6:	fb01 f303 	mul.w	r3, r1, r3
 8006aaa:	4413      	add	r3, r2
 8006aac:	335c      	adds	r3, #92	; 0x5c
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d920      	bls.n	8006af6 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	212c      	movs	r1, #44	; 0x2c
 8006aba:	fb01 f303 	mul.w	r3, r1, r3
 8006abe:	4413      	add	r3, r2
 8006ac0:	335c      	adds	r3, #92	; 0x5c
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	212c      	movs	r1, #44	; 0x2c
 8006acc:	fb01 f303 	mul.w	r3, r1, r3
 8006ad0:	4413      	add	r3, r2
 8006ad2:	3360      	adds	r3, #96	; 0x60
 8006ad4:	2204      	movs	r2, #4
 8006ad6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	b2d9      	uxtb	r1, r3
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	202c      	movs	r0, #44	; 0x2c
 8006ae2:	fb00 f303 	mul.w	r3, r0, r3
 8006ae6:	4413      	add	r3, r2
 8006ae8:	3360      	adds	r3, #96	; 0x60
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	461a      	mov	r2, r3
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f007 f982 	bl	800ddf8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006af4:	e008      	b.n	8006b08 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	212c      	movs	r1, #44	; 0x2c
 8006afc:	fb01 f303 	mul.w	r3, r1, r3
 8006b00:	4413      	add	r3, r2
 8006b02:	3360      	adds	r3, #96	; 0x60
 8006b04:	2202      	movs	r2, #2
 8006b06:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	015a      	lsls	r2, r3, #5
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b14:	461a      	mov	r2, r3
 8006b16:	2380      	movs	r3, #128	; 0x80
 8006b18:	6093      	str	r3, [r2, #8]
}
 8006b1a:	e172      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	015a      	lsls	r2, r3, #5
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b32:	d11b      	bne.n	8006b6c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	212c      	movs	r1, #44	; 0x2c
 8006b3a:	fb01 f303 	mul.w	r3, r1, r3
 8006b3e:	4413      	add	r3, r2
 8006b40:	3361      	adds	r3, #97	; 0x61
 8006b42:	2208      	movs	r2, #8
 8006b44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	b2d2      	uxtb	r2, r2
 8006b4e:	4611      	mov	r1, r2
 8006b50:	4618      	mov	r0, r3
 8006b52:	f004 feae 	bl	800b8b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	015a      	lsls	r2, r3, #5
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b62:	461a      	mov	r2, r3
 8006b64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b68:	6093      	str	r3, [r2, #8]
}
 8006b6a:	e14a      	b.n	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	f040 813f 	bne.w	8006e02 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	212c      	movs	r1, #44	; 0x2c
 8006b8a:	fb01 f303 	mul.w	r3, r1, r3
 8006b8e:	4413      	add	r3, r2
 8006b90:	3361      	adds	r3, #97	; 0x61
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d17d      	bne.n	8006c94 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	212c      	movs	r1, #44	; 0x2c
 8006b9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	3360      	adds	r3, #96	; 0x60
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	212c      	movs	r1, #44	; 0x2c
 8006bb0:	fb01 f303 	mul.w	r3, r1, r3
 8006bb4:	4413      	add	r3, r2
 8006bb6:	333f      	adds	r3, #63	; 0x3f
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	2b02      	cmp	r3, #2
 8006bbc:	d00a      	beq.n	8006bd4 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	212c      	movs	r1, #44	; 0x2c
 8006bc4:	fb01 f303 	mul.w	r3, r1, r3
 8006bc8:	4413      	add	r3, r2
 8006bca:	333f      	adds	r3, #63	; 0x3f
 8006bcc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006bce:	2b03      	cmp	r3, #3
 8006bd0:	f040 8100 	bne.w	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d113      	bne.n	8006c04 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	212c      	movs	r1, #44	; 0x2c
 8006be2:	fb01 f303 	mul.w	r3, r1, r3
 8006be6:	4413      	add	r3, r2
 8006be8:	3355      	adds	r3, #85	; 0x55
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	f083 0301 	eor.w	r3, r3, #1
 8006bf0:	b2d8      	uxtb	r0, r3
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	212c      	movs	r1, #44	; 0x2c
 8006bf8:	fb01 f303 	mul.w	r3, r1, r3
 8006bfc:	4413      	add	r3, r2
 8006bfe:	3355      	adds	r3, #85	; 0x55
 8006c00:	4602      	mov	r2, r0
 8006c02:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	f040 80e3 	bne.w	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	212c      	movs	r1, #44	; 0x2c
 8006c14:	fb01 f303 	mul.w	r3, r1, r3
 8006c18:	4413      	add	r3, r2
 8006c1a:	334c      	adds	r3, #76	; 0x4c
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f000 80d8 	beq.w	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	212c      	movs	r1, #44	; 0x2c
 8006c2a:	fb01 f303 	mul.w	r3, r1, r3
 8006c2e:	4413      	add	r3, r2
 8006c30:	334c      	adds	r3, #76	; 0x4c
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6879      	ldr	r1, [r7, #4]
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	202c      	movs	r0, #44	; 0x2c
 8006c3a:	fb00 f202 	mul.w	r2, r0, r2
 8006c3e:	440a      	add	r2, r1
 8006c40:	3240      	adds	r2, #64	; 0x40
 8006c42:	8812      	ldrh	r2, [r2, #0]
 8006c44:	4413      	add	r3, r2
 8006c46:	3b01      	subs	r3, #1
 8006c48:	6879      	ldr	r1, [r7, #4]
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	202c      	movs	r0, #44	; 0x2c
 8006c4e:	fb00 f202 	mul.w	r2, r0, r2
 8006c52:	440a      	add	r2, r1
 8006c54:	3240      	adds	r2, #64	; 0x40
 8006c56:	8812      	ldrh	r2, [r2, #0]
 8006c58:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c5c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80b5 	beq.w	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	212c      	movs	r1, #44	; 0x2c
 8006c70:	fb01 f303 	mul.w	r3, r1, r3
 8006c74:	4413      	add	r3, r2
 8006c76:	3355      	adds	r3, #85	; 0x55
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	f083 0301 	eor.w	r3, r3, #1
 8006c7e:	b2d8      	uxtb	r0, r3
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	212c      	movs	r1, #44	; 0x2c
 8006c86:	fb01 f303 	mul.w	r3, r1, r3
 8006c8a:	4413      	add	r3, r2
 8006c8c:	3355      	adds	r3, #85	; 0x55
 8006c8e:	4602      	mov	r2, r0
 8006c90:	701a      	strb	r2, [r3, #0]
 8006c92:	e09f      	b.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	212c      	movs	r1, #44	; 0x2c
 8006c9a:	fb01 f303 	mul.w	r3, r1, r3
 8006c9e:	4413      	add	r3, r2
 8006ca0:	3361      	adds	r3, #97	; 0x61
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d109      	bne.n	8006cbc <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	212c      	movs	r1, #44	; 0x2c
 8006cae:	fb01 f303 	mul.w	r3, r1, r3
 8006cb2:	4413      	add	r3, r2
 8006cb4:	3360      	adds	r3, #96	; 0x60
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	701a      	strb	r2, [r3, #0]
 8006cba:	e08b      	b.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	212c      	movs	r1, #44	; 0x2c
 8006cc2:	fb01 f303 	mul.w	r3, r1, r3
 8006cc6:	4413      	add	r3, r2
 8006cc8:	3361      	adds	r3, #97	; 0x61
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	2b04      	cmp	r3, #4
 8006cce:	d109      	bne.n	8006ce4 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	212c      	movs	r1, #44	; 0x2c
 8006cd6:	fb01 f303 	mul.w	r3, r1, r3
 8006cda:	4413      	add	r3, r2
 8006cdc:	3360      	adds	r3, #96	; 0x60
 8006cde:	2202      	movs	r2, #2
 8006ce0:	701a      	strb	r2, [r3, #0]
 8006ce2:	e077      	b.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	212c      	movs	r1, #44	; 0x2c
 8006cea:	fb01 f303 	mul.w	r3, r1, r3
 8006cee:	4413      	add	r3, r2
 8006cf0:	3361      	adds	r3, #97	; 0x61
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b05      	cmp	r3, #5
 8006cf6:	d109      	bne.n	8006d0c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	212c      	movs	r1, #44	; 0x2c
 8006cfe:	fb01 f303 	mul.w	r3, r1, r3
 8006d02:	4413      	add	r3, r2
 8006d04:	3360      	adds	r3, #96	; 0x60
 8006d06:	2205      	movs	r2, #5
 8006d08:	701a      	strb	r2, [r3, #0]
 8006d0a:	e063      	b.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	212c      	movs	r1, #44	; 0x2c
 8006d12:	fb01 f303 	mul.w	r3, r1, r3
 8006d16:	4413      	add	r3, r2
 8006d18:	3361      	adds	r3, #97	; 0x61
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	2b06      	cmp	r3, #6
 8006d1e:	d009      	beq.n	8006d34 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	212c      	movs	r1, #44	; 0x2c
 8006d26:	fb01 f303 	mul.w	r3, r1, r3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	3361      	adds	r3, #97	; 0x61
 8006d2e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006d30:	2b08      	cmp	r3, #8
 8006d32:	d14f      	bne.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	212c      	movs	r1, #44	; 0x2c
 8006d3a:	fb01 f303 	mul.w	r3, r1, r3
 8006d3e:	4413      	add	r3, r2
 8006d40:	335c      	adds	r3, #92	; 0x5c
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	1c5a      	adds	r2, r3, #1
 8006d46:	6879      	ldr	r1, [r7, #4]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	202c      	movs	r0, #44	; 0x2c
 8006d4c:	fb00 f303 	mul.w	r3, r0, r3
 8006d50:	440b      	add	r3, r1
 8006d52:	335c      	adds	r3, #92	; 0x5c
 8006d54:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	212c      	movs	r1, #44	; 0x2c
 8006d5c:	fb01 f303 	mul.w	r3, r1, r3
 8006d60:	4413      	add	r3, r2
 8006d62:	335c      	adds	r3, #92	; 0x5c
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d912      	bls.n	8006d90 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	212c      	movs	r1, #44	; 0x2c
 8006d70:	fb01 f303 	mul.w	r3, r1, r3
 8006d74:	4413      	add	r3, r2
 8006d76:	335c      	adds	r3, #92	; 0x5c
 8006d78:	2200      	movs	r2, #0
 8006d7a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	212c      	movs	r1, #44	; 0x2c
 8006d82:	fb01 f303 	mul.w	r3, r1, r3
 8006d86:	4413      	add	r3, r2
 8006d88:	3360      	adds	r3, #96	; 0x60
 8006d8a:	2204      	movs	r2, #4
 8006d8c:	701a      	strb	r2, [r3, #0]
 8006d8e:	e021      	b.n	8006dd4 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	212c      	movs	r1, #44	; 0x2c
 8006d96:	fb01 f303 	mul.w	r3, r1, r3
 8006d9a:	4413      	add	r3, r2
 8006d9c:	3360      	adds	r3, #96	; 0x60
 8006d9e:	2202      	movs	r2, #2
 8006da0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	015a      	lsls	r2, r3, #5
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	4413      	add	r3, r2
 8006daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006db8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006dc0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	015a      	lsls	r2, r3, #5
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	4413      	add	r3, r2
 8006dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dce:	461a      	mov	r2, r3
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	015a      	lsls	r2, r3, #5
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	4413      	add	r3, r2
 8006ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006de0:	461a      	mov	r2, r3
 8006de2:	2302      	movs	r3, #2
 8006de4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	b2d9      	uxtb	r1, r3
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	202c      	movs	r0, #44	; 0x2c
 8006df0:	fb00 f303 	mul.w	r3, r0, r3
 8006df4:	4413      	add	r3, r2
 8006df6:	3360      	adds	r3, #96	; 0x60
 8006df8:	781b      	ldrb	r3, [r3, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f006 fffb 	bl	800ddf8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006e02:	bf00      	nop
 8006e04:	3720      	adds	r7, #32
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b08a      	sub	sp, #40	; 0x28
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	f003 030f 	and.w	r3, r3, #15
 8006e2a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	0c5b      	lsrs	r3, r3, #17
 8006e30:	f003 030f 	and.w	r3, r3, #15
 8006e34:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	091b      	lsrs	r3, r3, #4
 8006e3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e3e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d004      	beq.n	8006e50 <HCD_RXQLVL_IRQHandler+0x46>
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	2b05      	cmp	r3, #5
 8006e4a:	f000 80a9 	beq.w	8006fa0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006e4e:	e0aa      	b.n	8006fa6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f000 80a6 	beq.w	8006fa4 <HCD_RXQLVL_IRQHandler+0x19a>
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	212c      	movs	r1, #44	; 0x2c
 8006e5e:	fb01 f303 	mul.w	r3, r1, r3
 8006e62:	4413      	add	r3, r2
 8006e64:	3344      	adds	r3, #68	; 0x44
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	f000 809b 	beq.w	8006fa4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	212c      	movs	r1, #44	; 0x2c
 8006e74:	fb01 f303 	mul.w	r3, r1, r3
 8006e78:	4413      	add	r3, r2
 8006e7a:	3350      	adds	r3, #80	; 0x50
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	441a      	add	r2, r3
 8006e82:	6879      	ldr	r1, [r7, #4]
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	202c      	movs	r0, #44	; 0x2c
 8006e88:	fb00 f303 	mul.w	r3, r0, r3
 8006e8c:	440b      	add	r3, r1
 8006e8e:	334c      	adds	r3, #76	; 0x4c
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d87a      	bhi.n	8006f8c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6818      	ldr	r0, [r3, #0]
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	69bb      	ldr	r3, [r7, #24]
 8006e9e:	212c      	movs	r1, #44	; 0x2c
 8006ea0:	fb01 f303 	mul.w	r3, r1, r3
 8006ea4:	4413      	add	r3, r2
 8006ea6:	3344      	adds	r3, #68	; 0x44
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	b292      	uxth	r2, r2
 8006eae:	4619      	mov	r1, r3
 8006eb0:	f004 f856 	bl	800af60 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	212c      	movs	r1, #44	; 0x2c
 8006eba:	fb01 f303 	mul.w	r3, r1, r3
 8006ebe:	4413      	add	r3, r2
 8006ec0:	3344      	adds	r3, #68	; 0x44
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	441a      	add	r2, r3
 8006ec8:	6879      	ldr	r1, [r7, #4]
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	202c      	movs	r0, #44	; 0x2c
 8006ece:	fb00 f303 	mul.w	r3, r0, r3
 8006ed2:	440b      	add	r3, r1
 8006ed4:	3344      	adds	r3, #68	; 0x44
 8006ed6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	212c      	movs	r1, #44	; 0x2c
 8006ede:	fb01 f303 	mul.w	r3, r1, r3
 8006ee2:	4413      	add	r3, r2
 8006ee4:	3350      	adds	r3, #80	; 0x50
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	441a      	add	r2, r3
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	202c      	movs	r0, #44	; 0x2c
 8006ef2:	fb00 f303 	mul.w	r3, r0, r3
 8006ef6:	440b      	add	r3, r1
 8006ef8:	3350      	adds	r3, #80	; 0x50
 8006efa:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	6a3b      	ldr	r3, [r7, #32]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	0cdb      	lsrs	r3, r3, #19
 8006f0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f10:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	212c      	movs	r1, #44	; 0x2c
 8006f18:	fb01 f303 	mul.w	r3, r1, r3
 8006f1c:	4413      	add	r3, r2
 8006f1e:	3340      	adds	r3, #64	; 0x40
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	461a      	mov	r2, r3
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d13c      	bne.n	8006fa4 <HCD_RXQLVL_IRQHandler+0x19a>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d039      	beq.n	8006fa4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	015a      	lsls	r2, r3, #5
 8006f34:	6a3b      	ldr	r3, [r7, #32]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f46:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f4e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	015a      	lsls	r2, r3, #5
 8006f54:	6a3b      	ldr	r3, [r7, #32]
 8006f56:	4413      	add	r3, r2
 8006f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	212c      	movs	r1, #44	; 0x2c
 8006f68:	fb01 f303 	mul.w	r3, r1, r3
 8006f6c:	4413      	add	r3, r2
 8006f6e:	3354      	adds	r3, #84	; 0x54
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	f083 0301 	eor.w	r3, r3, #1
 8006f76:	b2d8      	uxtb	r0, r3
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	212c      	movs	r1, #44	; 0x2c
 8006f7e:	fb01 f303 	mul.w	r3, r1, r3
 8006f82:	4413      	add	r3, r2
 8006f84:	3354      	adds	r3, #84	; 0x54
 8006f86:	4602      	mov	r2, r0
 8006f88:	701a      	strb	r2, [r3, #0]
      break;
 8006f8a:	e00b      	b.n	8006fa4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	212c      	movs	r1, #44	; 0x2c
 8006f92:	fb01 f303 	mul.w	r3, r1, r3
 8006f96:	4413      	add	r3, r2
 8006f98:	3360      	adds	r3, #96	; 0x60
 8006f9a:	2204      	movs	r2, #4
 8006f9c:	701a      	strb	r2, [r3, #0]
      break;
 8006f9e:	e001      	b.n	8006fa4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8006fa0:	bf00      	nop
 8006fa2:	e000      	b.n	8006fa6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8006fa4:	bf00      	nop
  }
}
 8006fa6:	bf00      	nop
 8006fa8:	3728      	adds	r7, #40	; 0x28
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b086      	sub	sp, #24
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006fda:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f003 0302 	and.w	r3, r3, #2
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d10b      	bne.n	8006ffe <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d102      	bne.n	8006ff6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f006 fee5 	bl	800ddc0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	f043 0302 	orr.w	r3, r3, #2
 8006ffc:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f003 0308 	and.w	r3, r3, #8
 8007004:	2b08      	cmp	r3, #8
 8007006:	d132      	bne.n	800706e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f043 0308 	orr.w	r3, r3, #8
 800700e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f003 0304 	and.w	r3, r3, #4
 8007016:	2b04      	cmp	r3, #4
 8007018:	d126      	bne.n	8007068 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	699b      	ldr	r3, [r3, #24]
 800701e:	2b02      	cmp	r3, #2
 8007020:	d113      	bne.n	800704a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8007028:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800702c:	d106      	bne.n	800703c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2102      	movs	r1, #2
 8007034:	4618      	mov	r0, r3
 8007036:	f004 f901 	bl	800b23c <USB_InitFSLSPClkSel>
 800703a:	e011      	b.n	8007060 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2101      	movs	r1, #1
 8007042:	4618      	mov	r0, r3
 8007044:	f004 f8fa 	bl	800b23c <USB_InitFSLSPClkSel>
 8007048:	e00a      	b.n	8007060 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d106      	bne.n	8007060 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007058:	461a      	mov	r2, r3
 800705a:	f64e 2360 	movw	r3, #60000	; 0xea60
 800705e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f006 fed7 	bl	800de14 <HAL_HCD_PortEnabled_Callback>
 8007066:	e002      	b.n	800706e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f006 fee1 	bl	800de30 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f003 0320 	and.w	r3, r3, #32
 8007074:	2b20      	cmp	r3, #32
 8007076:	d103      	bne.n	8007080 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f043 0320 	orr.w	r3, r3, #32
 800707e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007086:	461a      	mov	r2, r3
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	6013      	str	r3, [r2, #0]
}
 800708c:	bf00      	nop
 800708e:	3718      	adds	r7, #24
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d101      	bne.n	80070a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e12b      	b.n	80072fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d106      	bne.n	80070c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7fc ffea 	bl	8004094 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2224      	movs	r2, #36	; 0x24
 80070c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f022 0201 	bic.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80070f8:	f001 fa20 	bl	800853c <HAL_RCC_GetPCLK1Freq>
 80070fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	4a81      	ldr	r2, [pc, #516]	; (8007308 <HAL_I2C_Init+0x274>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d807      	bhi.n	8007118 <HAL_I2C_Init+0x84>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	4a80      	ldr	r2, [pc, #512]	; (800730c <HAL_I2C_Init+0x278>)
 800710c:	4293      	cmp	r3, r2
 800710e:	bf94      	ite	ls
 8007110:	2301      	movls	r3, #1
 8007112:	2300      	movhi	r3, #0
 8007114:	b2db      	uxtb	r3, r3
 8007116:	e006      	b.n	8007126 <HAL_I2C_Init+0x92>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4a7d      	ldr	r2, [pc, #500]	; (8007310 <HAL_I2C_Init+0x27c>)
 800711c:	4293      	cmp	r3, r2
 800711e:	bf94      	ite	ls
 8007120:	2301      	movls	r3, #1
 8007122:	2300      	movhi	r3, #0
 8007124:	b2db      	uxtb	r3, r3
 8007126:	2b00      	cmp	r3, #0
 8007128:	d001      	beq.n	800712e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e0e7      	b.n	80072fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	4a78      	ldr	r2, [pc, #480]	; (8007314 <HAL_I2C_Init+0x280>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	0c9b      	lsrs	r3, r3, #18
 8007138:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	430a      	orrs	r2, r1
 800714c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6a1b      	ldr	r3, [r3, #32]
 8007154:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	4a6a      	ldr	r2, [pc, #424]	; (8007308 <HAL_I2C_Init+0x274>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d802      	bhi.n	8007168 <HAL_I2C_Init+0xd4>
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	3301      	adds	r3, #1
 8007166:	e009      	b.n	800717c <HAL_I2C_Init+0xe8>
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800716e:	fb02 f303 	mul.w	r3, r2, r3
 8007172:	4a69      	ldr	r2, [pc, #420]	; (8007318 <HAL_I2C_Init+0x284>)
 8007174:	fba2 2303 	umull	r2, r3, r2, r3
 8007178:	099b      	lsrs	r3, r3, #6
 800717a:	3301      	adds	r3, #1
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	6812      	ldr	r2, [r2, #0]
 8007180:	430b      	orrs	r3, r1
 8007182:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800718e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	495c      	ldr	r1, [pc, #368]	; (8007308 <HAL_I2C_Init+0x274>)
 8007198:	428b      	cmp	r3, r1
 800719a:	d819      	bhi.n	80071d0 <HAL_I2C_Init+0x13c>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	1e59      	subs	r1, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	005b      	lsls	r3, r3, #1
 80071a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80071aa:	1c59      	adds	r1, r3, #1
 80071ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80071b0:	400b      	ands	r3, r1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00a      	beq.n	80071cc <HAL_I2C_Init+0x138>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	1e59      	subs	r1, r3, #1
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	005b      	lsls	r3, r3, #1
 80071c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80071c4:	3301      	adds	r3, #1
 80071c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071ca:	e051      	b.n	8007270 <HAL_I2C_Init+0x1dc>
 80071cc:	2304      	movs	r3, #4
 80071ce:	e04f      	b.n	8007270 <HAL_I2C_Init+0x1dc>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d111      	bne.n	80071fc <HAL_I2C_Init+0x168>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	1e58      	subs	r0, r3, #1
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6859      	ldr	r1, [r3, #4]
 80071e0:	460b      	mov	r3, r1
 80071e2:	005b      	lsls	r3, r3, #1
 80071e4:	440b      	add	r3, r1
 80071e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80071ea:	3301      	adds	r3, #1
 80071ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	bf0c      	ite	eq
 80071f4:	2301      	moveq	r3, #1
 80071f6:	2300      	movne	r3, #0
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	e012      	b.n	8007222 <HAL_I2C_Init+0x18e>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	1e58      	subs	r0, r3, #1
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6859      	ldr	r1, [r3, #4]
 8007204:	460b      	mov	r3, r1
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	440b      	add	r3, r1
 800720a:	0099      	lsls	r1, r3, #2
 800720c:	440b      	add	r3, r1
 800720e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007212:	3301      	adds	r3, #1
 8007214:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007218:	2b00      	cmp	r3, #0
 800721a:	bf0c      	ite	eq
 800721c:	2301      	moveq	r3, #1
 800721e:	2300      	movne	r3, #0
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <HAL_I2C_Init+0x196>
 8007226:	2301      	movs	r3, #1
 8007228:	e022      	b.n	8007270 <HAL_I2C_Init+0x1dc>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10e      	bne.n	8007250 <HAL_I2C_Init+0x1bc>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	1e58      	subs	r0, r3, #1
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6859      	ldr	r1, [r3, #4]
 800723a:	460b      	mov	r3, r1
 800723c:	005b      	lsls	r3, r3, #1
 800723e:	440b      	add	r3, r1
 8007240:	fbb0 f3f3 	udiv	r3, r0, r3
 8007244:	3301      	adds	r3, #1
 8007246:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800724a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800724e:	e00f      	b.n	8007270 <HAL_I2C_Init+0x1dc>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	1e58      	subs	r0, r3, #1
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6859      	ldr	r1, [r3, #4]
 8007258:	460b      	mov	r3, r1
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	440b      	add	r3, r1
 800725e:	0099      	lsls	r1, r3, #2
 8007260:	440b      	add	r3, r1
 8007262:	fbb0 f3f3 	udiv	r3, r0, r3
 8007266:	3301      	adds	r3, #1
 8007268:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800726c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007270:	6879      	ldr	r1, [r7, #4]
 8007272:	6809      	ldr	r1, [r1, #0]
 8007274:	4313      	orrs	r3, r2
 8007276:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	69da      	ldr	r2, [r3, #28]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a1b      	ldr	r3, [r3, #32]
 800728a:	431a      	orrs	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	430a      	orrs	r2, r1
 8007292:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800729e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	6911      	ldr	r1, [r2, #16]
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	68d2      	ldr	r2, [r2, #12]
 80072aa:	4311      	orrs	r1, r2
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	6812      	ldr	r2, [r2, #0]
 80072b0:	430b      	orrs	r3, r1
 80072b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	695a      	ldr	r2, [r3, #20]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	431a      	orrs	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f042 0201 	orr.w	r2, r2, #1
 80072de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2220      	movs	r2, #32
 80072ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	000186a0 	.word	0x000186a0
 800730c:	001e847f 	.word	0x001e847f
 8007310:	003d08ff 	.word	0x003d08ff
 8007314:	431bde83 	.word	0x431bde83
 8007318:	10624dd3 	.word	0x10624dd3

0800731c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b088      	sub	sp, #32
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e128      	b.n	8007580 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d109      	bne.n	800734e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	4a90      	ldr	r2, [pc, #576]	; (8007588 <HAL_I2S_Init+0x26c>)
 8007346:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7fc feeb 	bl	8004124 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2202      	movs	r2, #2
 8007352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	69db      	ldr	r3, [r3, #28]
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	6812      	ldr	r2, [r2, #0]
 8007360:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007364:	f023 030f 	bic.w	r3, r3, #15
 8007368:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	2202      	movs	r2, #2
 8007370:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	695b      	ldr	r3, [r3, #20]
 8007376:	2b02      	cmp	r3, #2
 8007378:	d060      	beq.n	800743c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d102      	bne.n	8007388 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007382:	2310      	movs	r3, #16
 8007384:	617b      	str	r3, [r7, #20]
 8007386:	e001      	b.n	800738c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007388:	2320      	movs	r3, #32
 800738a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	2b20      	cmp	r3, #32
 8007392:	d802      	bhi.n	800739a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	005b      	lsls	r3, r3, #1
 8007398:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800739a:	2001      	movs	r0, #1
 800739c:	f001 f9e6 	bl	800876c <HAL_RCCEx_GetPeriphCLKFreq>
 80073a0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073aa:	d125      	bne.n	80073f8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d010      	beq.n	80073d6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80073be:	4613      	mov	r3, r2
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4413      	add	r3, r2
 80073c4:	005b      	lsls	r3, r3, #1
 80073c6:	461a      	mov	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	695b      	ldr	r3, [r3, #20]
 80073cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80073d0:	3305      	adds	r3, #5
 80073d2:	613b      	str	r3, [r7, #16]
 80073d4:	e01f      	b.n	8007416 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	00db      	lsls	r3, r3, #3
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80073e0:	4613      	mov	r3, r2
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	005b      	lsls	r3, r3, #1
 80073e8:	461a      	mov	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f2:	3305      	adds	r3, #5
 80073f4:	613b      	str	r3, [r7, #16]
 80073f6:	e00e      	b.n	8007416 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8007400:	4613      	mov	r3, r2
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	4413      	add	r3, r2
 8007406:	005b      	lsls	r3, r3, #1
 8007408:	461a      	mov	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007412:	3305      	adds	r3, #5
 8007414:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	4a5c      	ldr	r2, [pc, #368]	; (800758c <HAL_I2S_Init+0x270>)
 800741a:	fba2 2303 	umull	r2, r3, r2, r3
 800741e:	08db      	lsrs	r3, r3, #3
 8007420:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800742a:	693a      	ldr	r2, [r7, #16]
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	085b      	lsrs	r3, r3, #1
 8007432:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	021b      	lsls	r3, r3, #8
 8007438:	61bb      	str	r3, [r7, #24]
 800743a:	e003      	b.n	8007444 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800743c:	2302      	movs	r3, #2
 800743e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007440:	2300      	movs	r3, #0
 8007442:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	2b01      	cmp	r3, #1
 8007448:	d902      	bls.n	8007450 <HAL_I2S_Init+0x134>
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	2bff      	cmp	r3, #255	; 0xff
 800744e:	d907      	bls.n	8007460 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007454:	f043 0210 	orr.w	r2, r3, #16
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e08f      	b.n	8007580 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	691a      	ldr	r2, [r3, #16]
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	ea42 0103 	orr.w	r1, r2, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	69fa      	ldr	r2, [r7, #28]
 8007470:	430a      	orrs	r2, r1
 8007472:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800747e:	f023 030f 	bic.w	r3, r3, #15
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	6851      	ldr	r1, [r2, #4]
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	6892      	ldr	r2, [r2, #8]
 800748a:	4311      	orrs	r1, r2
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	68d2      	ldr	r2, [r2, #12]
 8007490:	4311      	orrs	r1, r2
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	6992      	ldr	r2, [r2, #24]
 8007496:	430a      	orrs	r2, r1
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074a2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d161      	bne.n	8007570 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a38      	ldr	r2, [pc, #224]	; (8007590 <HAL_I2S_Init+0x274>)
 80074b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a37      	ldr	r2, [pc, #220]	; (8007594 <HAL_I2S_Init+0x278>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d101      	bne.n	80074c0 <HAL_I2S_Init+0x1a4>
 80074bc:	4b36      	ldr	r3, [pc, #216]	; (8007598 <HAL_I2S_Init+0x27c>)
 80074be:	e001      	b.n	80074c4 <HAL_I2S_Init+0x1a8>
 80074c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074c4:	69db      	ldr	r3, [r3, #28]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	6812      	ldr	r2, [r2, #0]
 80074ca:	4932      	ldr	r1, [pc, #200]	; (8007594 <HAL_I2S_Init+0x278>)
 80074cc:	428a      	cmp	r2, r1
 80074ce:	d101      	bne.n	80074d4 <HAL_I2S_Init+0x1b8>
 80074d0:	4a31      	ldr	r2, [pc, #196]	; (8007598 <HAL_I2S_Init+0x27c>)
 80074d2:	e001      	b.n	80074d8 <HAL_I2S_Init+0x1bc>
 80074d4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80074d8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80074dc:	f023 030f 	bic.w	r3, r3, #15
 80074e0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a2b      	ldr	r2, [pc, #172]	; (8007594 <HAL_I2S_Init+0x278>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d101      	bne.n	80074f0 <HAL_I2S_Init+0x1d4>
 80074ec:	4b2a      	ldr	r3, [pc, #168]	; (8007598 <HAL_I2S_Init+0x27c>)
 80074ee:	e001      	b.n	80074f4 <HAL_I2S_Init+0x1d8>
 80074f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074f4:	2202      	movs	r2, #2
 80074f6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a25      	ldr	r2, [pc, #148]	; (8007594 <HAL_I2S_Init+0x278>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d101      	bne.n	8007506 <HAL_I2S_Init+0x1ea>
 8007502:	4b25      	ldr	r3, [pc, #148]	; (8007598 <HAL_I2S_Init+0x27c>)
 8007504:	e001      	b.n	800750a <HAL_I2S_Init+0x1ee>
 8007506:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800750a:	69db      	ldr	r3, [r3, #28]
 800750c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007516:	d003      	beq.n	8007520 <HAL_I2S_Init+0x204>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d103      	bne.n	8007528 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007520:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007524:	613b      	str	r3, [r7, #16]
 8007526:	e001      	b.n	800752c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007528:	2300      	movs	r3, #0
 800752a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007536:	4313      	orrs	r3, r2
 8007538:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007540:	4313      	orrs	r3, r2
 8007542:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800754a:	4313      	orrs	r3, r2
 800754c:	b29a      	uxth	r2, r3
 800754e:	897b      	ldrh	r3, [r7, #10]
 8007550:	4313      	orrs	r3, r2
 8007552:	b29b      	uxth	r3, r3
 8007554:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007558:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a0d      	ldr	r2, [pc, #52]	; (8007594 <HAL_I2S_Init+0x278>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d101      	bne.n	8007568 <HAL_I2S_Init+0x24c>
 8007564:	4b0c      	ldr	r3, [pc, #48]	; (8007598 <HAL_I2S_Init+0x27c>)
 8007566:	e001      	b.n	800756c <HAL_I2S_Init+0x250>
 8007568:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800756c:	897a      	ldrh	r2, [r7, #10]
 800756e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3720      	adds	r7, #32
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	08007693 	.word	0x08007693
 800758c:	cccccccd 	.word	0xcccccccd
 8007590:	080077a9 	.word	0x080077a9
 8007594:	40003800 	.word	0x40003800
 8007598:	40003400 	.word	0x40003400

0800759c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e4:	881a      	ldrh	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f0:	1c9a      	adds	r2, r3, #2
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29a      	uxth	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007608:	b29b      	uxth	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10e      	bne.n	800762c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800761c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f7ff ffb8 	bl	800759c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800762c:	bf00      	nop
 800762e:	3708      	adds	r7, #8
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68da      	ldr	r2, [r3, #12]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007646:	b292      	uxth	r2, r2
 8007648:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764e:	1c9a      	adds	r2, r3, #2
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007658:	b29b      	uxth	r3, r3
 800765a:	3b01      	subs	r3, #1
 800765c:	b29a      	uxth	r2, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007666:	b29b      	uxth	r3, r3
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10e      	bne.n	800768a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800767a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f7ff ff93 	bl	80075b0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800768a:	bf00      	nop
 800768c:	3708      	adds	r7, #8
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b086      	sub	sp, #24
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b04      	cmp	r3, #4
 80076ac:	d13a      	bne.n	8007724 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f003 0301 	and.w	r3, r3, #1
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d109      	bne.n	80076cc <I2S_IRQHandler+0x3a>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c2:	2b40      	cmp	r3, #64	; 0x40
 80076c4:	d102      	bne.n	80076cc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7ff ffb4 	bl	8007634 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d2:	2b40      	cmp	r3, #64	; 0x40
 80076d4:	d126      	bne.n	8007724 <I2S_IRQHandler+0x92>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	f003 0320 	and.w	r3, r3, #32
 80076e0:	2b20      	cmp	r3, #32
 80076e2:	d11f      	bne.n	8007724 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80076f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80076f4:	2300      	movs	r3, #0
 80076f6:	613b      	str	r3, [r7, #16]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	613b      	str	r3, [r7, #16]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	613b      	str	r3, [r7, #16]
 8007708:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007716:	f043 0202 	orr.w	r2, r3, #2
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f7ff ff50 	bl	80075c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b03      	cmp	r3, #3
 800772e:	d136      	bne.n	800779e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f003 0302 	and.w	r3, r3, #2
 8007736:	2b02      	cmp	r3, #2
 8007738:	d109      	bne.n	800774e <I2S_IRQHandler+0xbc>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007744:	2b80      	cmp	r3, #128	; 0x80
 8007746:	d102      	bne.n	800774e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff ff45 	bl	80075d8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	f003 0308 	and.w	r3, r3, #8
 8007754:	2b08      	cmp	r3, #8
 8007756:	d122      	bne.n	800779e <I2S_IRQHandler+0x10c>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f003 0320 	and.w	r3, r3, #32
 8007762:	2b20      	cmp	r3, #32
 8007764:	d11b      	bne.n	800779e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	685a      	ldr	r2, [r3, #4]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007774:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007776:	2300      	movs	r3, #0
 8007778:	60fb      	str	r3, [r7, #12]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	60fb      	str	r3, [r7, #12]
 8007782:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007790:	f043 0204 	orr.w	r2, r3, #4
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f7ff ff13 	bl	80075c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800779e:	bf00      	nop
 80077a0:	3718      	adds	r7, #24
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a92      	ldr	r2, [pc, #584]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d101      	bne.n	80077c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80077c2:	4b92      	ldr	r3, [pc, #584]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80077c4:	e001      	b.n	80077ca <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80077c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a8b      	ldr	r2, [pc, #556]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d101      	bne.n	80077e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80077e0:	4b8a      	ldr	r3, [pc, #552]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80077e2:	e001      	b.n	80077e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80077e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077f4:	d004      	beq.n	8007800 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f040 8099 	bne.w	8007932 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	f003 0302 	and.w	r3, r3, #2
 8007806:	2b02      	cmp	r3, #2
 8007808:	d107      	bne.n	800781a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007810:	2b00      	cmp	r3, #0
 8007812:	d002      	beq.n	800781a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 f925 	bl	8007a64 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	f003 0301 	and.w	r3, r3, #1
 8007820:	2b01      	cmp	r3, #1
 8007822:	d107      	bne.n	8007834 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800782a:	2b00      	cmp	r3, #0
 800782c:	d002      	beq.n	8007834 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f9c8 	bl	8007bc4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800783a:	2b40      	cmp	r3, #64	; 0x40
 800783c:	d13a      	bne.n	80078b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	f003 0320 	and.w	r3, r3, #32
 8007844:	2b00      	cmp	r3, #0
 8007846:	d035      	beq.n	80078b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a6e      	ldr	r2, [pc, #440]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d101      	bne.n	8007856 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007852:	4b6e      	ldr	r3, [pc, #440]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007854:	e001      	b.n	800785a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007856:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800785a:	685a      	ldr	r2, [r3, #4]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4969      	ldr	r1, [pc, #420]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007862:	428b      	cmp	r3, r1
 8007864:	d101      	bne.n	800786a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8007866:	4b69      	ldr	r3, [pc, #420]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007868:	e001      	b.n	800786e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800786a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800786e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007872:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007882:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007884:	2300      	movs	r3, #0
 8007886:	60fb      	str	r3, [r7, #12]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	60fb      	str	r3, [r7, #12]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	60fb      	str	r3, [r7, #12]
 8007898:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a6:	f043 0202 	orr.w	r2, r3, #2
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f7ff fe88 	bl	80075c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	f003 0308 	and.w	r3, r3, #8
 80078ba:	2b08      	cmp	r3, #8
 80078bc:	f040 80c3 	bne.w	8007a46 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f003 0320 	and.w	r3, r3, #32
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f000 80bd 	beq.w	8007a46 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685a      	ldr	r2, [r3, #4]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80078da:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a49      	ldr	r2, [pc, #292]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d101      	bne.n	80078ea <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80078e6:	4b49      	ldr	r3, [pc, #292]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80078e8:	e001      	b.n	80078ee <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80078ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4944      	ldr	r1, [pc, #272]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80078f6:	428b      	cmp	r3, r1
 80078f8:	d101      	bne.n	80078fe <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80078fa:	4b44      	ldr	r3, [pc, #272]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80078fc:	e001      	b.n	8007902 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80078fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007902:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007906:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007908:	2300      	movs	r3, #0
 800790a:	60bb      	str	r3, [r7, #8]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	60bb      	str	r3, [r7, #8]
 8007914:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007922:	f043 0204 	orr.w	r2, r3, #4
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7ff fe4a 	bl	80075c4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007930:	e089      	b.n	8007a46 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	f003 0302 	and.w	r3, r3, #2
 8007938:	2b02      	cmp	r3, #2
 800793a:	d107      	bne.n	800794c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007942:	2b00      	cmp	r3, #0
 8007944:	d002      	beq.n	800794c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 f8be 	bl	8007ac8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b01      	cmp	r3, #1
 8007954:	d107      	bne.n	8007966 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800795c:	2b00      	cmp	r3, #0
 800795e:	d002      	beq.n	8007966 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 f8fd 	bl	8007b60 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800796c:	2b40      	cmp	r3, #64	; 0x40
 800796e:	d12f      	bne.n	80079d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	f003 0320 	and.w	r3, r3, #32
 8007976:	2b00      	cmp	r3, #0
 8007978:	d02a      	beq.n	80079d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685a      	ldr	r2, [r3, #4]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007988:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a1e      	ldr	r2, [pc, #120]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d101      	bne.n	8007998 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007994:	4b1d      	ldr	r3, [pc, #116]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007996:	e001      	b.n	800799c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007998:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4919      	ldr	r1, [pc, #100]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079a4:	428b      	cmp	r3, r1
 80079a6:	d101      	bne.n	80079ac <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80079a8:	4b18      	ldr	r3, [pc, #96]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80079aa:	e001      	b.n	80079b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80079ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80079b4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079c2:	f043 0202 	orr.w	r2, r3, #2
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7ff fdfa 	bl	80075c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	f003 0308 	and.w	r3, r3, #8
 80079d6:	2b08      	cmp	r3, #8
 80079d8:	d136      	bne.n	8007a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	f003 0320 	and.w	r3, r3, #32
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d031      	beq.n	8007a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a07      	ldr	r2, [pc, #28]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d101      	bne.n	80079f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80079ee:	4b07      	ldr	r3, [pc, #28]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80079f0:	e001      	b.n	80079f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80079f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4902      	ldr	r1, [pc, #8]	; (8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079fe:	428b      	cmp	r3, r1
 8007a00:	d106      	bne.n	8007a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8007a02:	4b02      	ldr	r3, [pc, #8]	; (8007a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007a04:	e006      	b.n	8007a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8007a06:	bf00      	nop
 8007a08:	40003800 	.word	0x40003800
 8007a0c:	40003400 	.word	0x40003400
 8007a10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a14:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a18:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a28:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a36:	f043 0204 	orr.w	r2, r3, #4
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff fdc0 	bl	80075c4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007a44:	e000      	b.n	8007a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007a46:	bf00      	nop
}
 8007a48:	bf00      	nop
 8007a4a:	3720      	adds	r7, #32
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a70:	1c99      	adds	r1, r3, #2
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	6251      	str	r1, [r2, #36]	; 0x24
 8007a76:	881a      	ldrh	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b01      	subs	r3, #1
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d113      	bne.n	8007abe <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685a      	ldr	r2, [r3, #4]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007aa4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d106      	bne.n	8007abe <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff ffc9 	bl	8007a50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007abe:	bf00      	nop
 8007ac0:	3708      	adds	r7, #8
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
	...

08007ac8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad4:	1c99      	adds	r1, r3, #2
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	6251      	str	r1, [r2, #36]	; 0x24
 8007ada:	8819      	ldrh	r1, [r3, #0]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a1d      	ldr	r2, [pc, #116]	; (8007b58 <I2SEx_TxISR_I2SExt+0x90>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d101      	bne.n	8007aea <I2SEx_TxISR_I2SExt+0x22>
 8007ae6:	4b1d      	ldr	r3, [pc, #116]	; (8007b5c <I2SEx_TxISR_I2SExt+0x94>)
 8007ae8:	e001      	b.n	8007aee <I2SEx_TxISR_I2SExt+0x26>
 8007aea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007aee:	460a      	mov	r2, r1
 8007af0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	3b01      	subs	r3, #1
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d121      	bne.n	8007b4e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a12      	ldr	r2, [pc, #72]	; (8007b58 <I2SEx_TxISR_I2SExt+0x90>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d101      	bne.n	8007b18 <I2SEx_TxISR_I2SExt+0x50>
 8007b14:	4b11      	ldr	r3, [pc, #68]	; (8007b5c <I2SEx_TxISR_I2SExt+0x94>)
 8007b16:	e001      	b.n	8007b1c <I2SEx_TxISR_I2SExt+0x54>
 8007b18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b1c:	685a      	ldr	r2, [r3, #4]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	490d      	ldr	r1, [pc, #52]	; (8007b58 <I2SEx_TxISR_I2SExt+0x90>)
 8007b24:	428b      	cmp	r3, r1
 8007b26:	d101      	bne.n	8007b2c <I2SEx_TxISR_I2SExt+0x64>
 8007b28:	4b0c      	ldr	r3, [pc, #48]	; (8007b5c <I2SEx_TxISR_I2SExt+0x94>)
 8007b2a:	e001      	b.n	8007b30 <I2SEx_TxISR_I2SExt+0x68>
 8007b2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b30:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b34:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d106      	bne.n	8007b4e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7ff ff81 	bl	8007a50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007b4e:	bf00      	nop
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	40003800 	.word	0x40003800
 8007b5c:	40003400 	.word	0x40003400

08007b60 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68d8      	ldr	r0, [r3, #12]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b72:	1c99      	adds	r1, r3, #2
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007b78:	b282      	uxth	r2, r0
 8007b7a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	3b01      	subs	r3, #1
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d113      	bne.n	8007bbc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	685a      	ldr	r2, [r3, #4]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007ba2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d106      	bne.n	8007bbc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f7ff ff4a 	bl	8007a50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007bbc:	bf00      	nop
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a20      	ldr	r2, [pc, #128]	; (8007c54 <I2SEx_RxISR_I2SExt+0x90>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d101      	bne.n	8007bda <I2SEx_RxISR_I2SExt+0x16>
 8007bd6:	4b20      	ldr	r3, [pc, #128]	; (8007c58 <I2SEx_RxISR_I2SExt+0x94>)
 8007bd8:	e001      	b.n	8007bde <I2SEx_RxISR_I2SExt+0x1a>
 8007bda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bde:	68d8      	ldr	r0, [r3, #12]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be4:	1c99      	adds	r1, r3, #2
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007bea:	b282      	uxth	r2, r0
 8007bec:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	b29a      	uxth	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d121      	bne.n	8007c4a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a12      	ldr	r2, [pc, #72]	; (8007c54 <I2SEx_RxISR_I2SExt+0x90>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d101      	bne.n	8007c14 <I2SEx_RxISR_I2SExt+0x50>
 8007c10:	4b11      	ldr	r3, [pc, #68]	; (8007c58 <I2SEx_RxISR_I2SExt+0x94>)
 8007c12:	e001      	b.n	8007c18 <I2SEx_RxISR_I2SExt+0x54>
 8007c14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c18:	685a      	ldr	r2, [r3, #4]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	490d      	ldr	r1, [pc, #52]	; (8007c54 <I2SEx_RxISR_I2SExt+0x90>)
 8007c20:	428b      	cmp	r3, r1
 8007c22:	d101      	bne.n	8007c28 <I2SEx_RxISR_I2SExt+0x64>
 8007c24:	4b0c      	ldr	r3, [pc, #48]	; (8007c58 <I2SEx_RxISR_I2SExt+0x94>)
 8007c26:	e001      	b.n	8007c2c <I2SEx_RxISR_I2SExt+0x68>
 8007c28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c2c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c30:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d106      	bne.n	8007c4a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff ff03 	bl	8007a50 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c4a:	bf00      	nop
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	40003800 	.word	0x40003800
 8007c58:	40003400 	.word	0x40003400

08007c5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e267      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f003 0301 	and.w	r3, r3, #1
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d075      	beq.n	8007d66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c7a:	4b88      	ldr	r3, [pc, #544]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f003 030c 	and.w	r3, r3, #12
 8007c82:	2b04      	cmp	r3, #4
 8007c84:	d00c      	beq.n	8007ca0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c86:	4b85      	ldr	r3, [pc, #532]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c8e:	2b08      	cmp	r3, #8
 8007c90:	d112      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c92:	4b82      	ldr	r3, [pc, #520]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c9e:	d10b      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ca0:	4b7e      	ldr	r3, [pc, #504]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d05b      	beq.n	8007d64 <HAL_RCC_OscConfig+0x108>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d157      	bne.n	8007d64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e242      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cc0:	d106      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x74>
 8007cc2:	4b76      	ldr	r3, [pc, #472]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a75      	ldr	r2, [pc, #468]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007cc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	e01d      	b.n	8007d0c <HAL_RCC_OscConfig+0xb0>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007cd8:	d10c      	bne.n	8007cf4 <HAL_RCC_OscConfig+0x98>
 8007cda:	4b70      	ldr	r3, [pc, #448]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a6f      	ldr	r2, [pc, #444]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007ce0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ce4:	6013      	str	r3, [r2, #0]
 8007ce6:	4b6d      	ldr	r3, [pc, #436]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a6c      	ldr	r2, [pc, #432]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cf0:	6013      	str	r3, [r2, #0]
 8007cf2:	e00b      	b.n	8007d0c <HAL_RCC_OscConfig+0xb0>
 8007cf4:	4b69      	ldr	r3, [pc, #420]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a68      	ldr	r2, [pc, #416]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007cfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cfe:	6013      	str	r3, [r2, #0]
 8007d00:	4b66      	ldr	r3, [pc, #408]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a65      	ldr	r2, [pc, #404]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d013      	beq.n	8007d3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d14:	f7fc fea2 	bl	8004a5c <HAL_GetTick>
 8007d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d1a:	e008      	b.n	8007d2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d1c:	f7fc fe9e 	bl	8004a5c <HAL_GetTick>
 8007d20:	4602      	mov	r2, r0
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	1ad3      	subs	r3, r2, r3
 8007d26:	2b64      	cmp	r3, #100	; 0x64
 8007d28:	d901      	bls.n	8007d2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	e207      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d2e:	4b5b      	ldr	r3, [pc, #364]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d0f0      	beq.n	8007d1c <HAL_RCC_OscConfig+0xc0>
 8007d3a:	e014      	b.n	8007d66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d3c:	f7fc fe8e 	bl	8004a5c <HAL_GetTick>
 8007d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d42:	e008      	b.n	8007d56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d44:	f7fc fe8a 	bl	8004a5c <HAL_GetTick>
 8007d48:	4602      	mov	r2, r0
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	2b64      	cmp	r3, #100	; 0x64
 8007d50:	d901      	bls.n	8007d56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e1f3      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d56:	4b51      	ldr	r3, [pc, #324]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1f0      	bne.n	8007d44 <HAL_RCC_OscConfig+0xe8>
 8007d62:	e000      	b.n	8007d66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0302 	and.w	r3, r3, #2
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d063      	beq.n	8007e3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d72:	4b4a      	ldr	r3, [pc, #296]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f003 030c 	and.w	r3, r3, #12
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d00b      	beq.n	8007d96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d7e:	4b47      	ldr	r3, [pc, #284]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d86:	2b08      	cmp	r3, #8
 8007d88:	d11c      	bne.n	8007dc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d8a:	4b44      	ldr	r3, [pc, #272]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d116      	bne.n	8007dc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d96:	4b41      	ldr	r3, [pc, #260]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d005      	beq.n	8007dae <HAL_RCC_OscConfig+0x152>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d001      	beq.n	8007dae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e1c7      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dae:	4b3b      	ldr	r3, [pc, #236]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	00db      	lsls	r3, r3, #3
 8007dbc:	4937      	ldr	r1, [pc, #220]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007dc2:	e03a      	b.n	8007e3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d020      	beq.n	8007e0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007dcc:	4b34      	ldr	r3, [pc, #208]	; (8007ea0 <HAL_RCC_OscConfig+0x244>)
 8007dce:	2201      	movs	r2, #1
 8007dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd2:	f7fc fe43 	bl	8004a5c <HAL_GetTick>
 8007dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007dd8:	e008      	b.n	8007dec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007dda:	f7fc fe3f 	bl	8004a5c <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d901      	bls.n	8007dec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e1a8      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007dec:	4b2b      	ldr	r3, [pc, #172]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 0302 	and.w	r3, r3, #2
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0f0      	beq.n	8007dda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007df8:	4b28      	ldr	r3, [pc, #160]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	00db      	lsls	r3, r3, #3
 8007e06:	4925      	ldr	r1, [pc, #148]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	600b      	str	r3, [r1, #0]
 8007e0c:	e015      	b.n	8007e3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e0e:	4b24      	ldr	r3, [pc, #144]	; (8007ea0 <HAL_RCC_OscConfig+0x244>)
 8007e10:	2200      	movs	r2, #0
 8007e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e14:	f7fc fe22 	bl	8004a5c <HAL_GetTick>
 8007e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e1a:	e008      	b.n	8007e2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e1c:	f7fc fe1e 	bl	8004a5c <HAL_GetTick>
 8007e20:	4602      	mov	r2, r0
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	1ad3      	subs	r3, r2, r3
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d901      	bls.n	8007e2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e187      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e2e:	4b1b      	ldr	r3, [pc, #108]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1f0      	bne.n	8007e1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0308 	and.w	r3, r3, #8
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d036      	beq.n	8007eb4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d016      	beq.n	8007e7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e4e:	4b15      	ldr	r3, [pc, #84]	; (8007ea4 <HAL_RCC_OscConfig+0x248>)
 8007e50:	2201      	movs	r2, #1
 8007e52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e54:	f7fc fe02 	bl	8004a5c <HAL_GetTick>
 8007e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e5a:	e008      	b.n	8007e6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e5c:	f7fc fdfe 	bl	8004a5c <HAL_GetTick>
 8007e60:	4602      	mov	r2, r0
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d901      	bls.n	8007e6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e167      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e6e:	4b0b      	ldr	r3, [pc, #44]	; (8007e9c <HAL_RCC_OscConfig+0x240>)
 8007e70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e72:	f003 0302 	and.w	r3, r3, #2
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d0f0      	beq.n	8007e5c <HAL_RCC_OscConfig+0x200>
 8007e7a:	e01b      	b.n	8007eb4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e7c:	4b09      	ldr	r3, [pc, #36]	; (8007ea4 <HAL_RCC_OscConfig+0x248>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e82:	f7fc fdeb 	bl	8004a5c <HAL_GetTick>
 8007e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e88:	e00e      	b.n	8007ea8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e8a:	f7fc fde7 	bl	8004a5c <HAL_GetTick>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d907      	bls.n	8007ea8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e150      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
 8007e9c:	40023800 	.word	0x40023800
 8007ea0:	42470000 	.word	0x42470000
 8007ea4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ea8:	4b88      	ldr	r3, [pc, #544]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1ea      	bne.n	8007e8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f003 0304 	and.w	r3, r3, #4
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 8097 	beq.w	8007ff0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ec6:	4b81      	ldr	r3, [pc, #516]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10f      	bne.n	8007ef2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	60bb      	str	r3, [r7, #8]
 8007ed6:	4b7d      	ldr	r3, [pc, #500]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eda:	4a7c      	ldr	r2, [pc, #496]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8007ee2:	4b7a      	ldr	r3, [pc, #488]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007eea:	60bb      	str	r3, [r7, #8]
 8007eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ef2:	4b77      	ldr	r3, [pc, #476]	; (80080d0 <HAL_RCC_OscConfig+0x474>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d118      	bne.n	8007f30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007efe:	4b74      	ldr	r3, [pc, #464]	; (80080d0 <HAL_RCC_OscConfig+0x474>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a73      	ldr	r2, [pc, #460]	; (80080d0 <HAL_RCC_OscConfig+0x474>)
 8007f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f0a:	f7fc fda7 	bl	8004a5c <HAL_GetTick>
 8007f0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f10:	e008      	b.n	8007f24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f12:	f7fc fda3 	bl	8004a5c <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e10c      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f24:	4b6a      	ldr	r3, [pc, #424]	; (80080d0 <HAL_RCC_OscConfig+0x474>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d0f0      	beq.n	8007f12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d106      	bne.n	8007f46 <HAL_RCC_OscConfig+0x2ea>
 8007f38:	4b64      	ldr	r3, [pc, #400]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3c:	4a63      	ldr	r2, [pc, #396]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f3e:	f043 0301 	orr.w	r3, r3, #1
 8007f42:	6713      	str	r3, [r2, #112]	; 0x70
 8007f44:	e01c      	b.n	8007f80 <HAL_RCC_OscConfig+0x324>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	2b05      	cmp	r3, #5
 8007f4c:	d10c      	bne.n	8007f68 <HAL_RCC_OscConfig+0x30c>
 8007f4e:	4b5f      	ldr	r3, [pc, #380]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f52:	4a5e      	ldr	r2, [pc, #376]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f54:	f043 0304 	orr.w	r3, r3, #4
 8007f58:	6713      	str	r3, [r2, #112]	; 0x70
 8007f5a:	4b5c      	ldr	r3, [pc, #368]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f5e:	4a5b      	ldr	r2, [pc, #364]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f60:	f043 0301 	orr.w	r3, r3, #1
 8007f64:	6713      	str	r3, [r2, #112]	; 0x70
 8007f66:	e00b      	b.n	8007f80 <HAL_RCC_OscConfig+0x324>
 8007f68:	4b58      	ldr	r3, [pc, #352]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f6c:	4a57      	ldr	r2, [pc, #348]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f6e:	f023 0301 	bic.w	r3, r3, #1
 8007f72:	6713      	str	r3, [r2, #112]	; 0x70
 8007f74:	4b55      	ldr	r3, [pc, #340]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f78:	4a54      	ldr	r2, [pc, #336]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007f7a:	f023 0304 	bic.w	r3, r3, #4
 8007f7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d015      	beq.n	8007fb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f88:	f7fc fd68 	bl	8004a5c <HAL_GetTick>
 8007f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f8e:	e00a      	b.n	8007fa6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f90:	f7fc fd64 	bl	8004a5c <HAL_GetTick>
 8007f94:	4602      	mov	r2, r0
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d901      	bls.n	8007fa6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e0cb      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fa6:	4b49      	ldr	r3, [pc, #292]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007faa:	f003 0302 	and.w	r3, r3, #2
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d0ee      	beq.n	8007f90 <HAL_RCC_OscConfig+0x334>
 8007fb2:	e014      	b.n	8007fde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fb4:	f7fc fd52 	bl	8004a5c <HAL_GetTick>
 8007fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fba:	e00a      	b.n	8007fd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fbc:	f7fc fd4e 	bl	8004a5c <HAL_GetTick>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e0b5      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fd2:	4b3e      	ldr	r3, [pc, #248]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1ee      	bne.n	8007fbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007fde:	7dfb      	ldrb	r3, [r7, #23]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d105      	bne.n	8007ff0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fe4:	4b39      	ldr	r3, [pc, #228]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	4a38      	ldr	r2, [pc, #224]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007fea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f000 80a1 	beq.w	800813c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ffa:	4b34      	ldr	r3, [pc, #208]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	f003 030c 	and.w	r3, r3, #12
 8008002:	2b08      	cmp	r3, #8
 8008004:	d05c      	beq.n	80080c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	2b02      	cmp	r3, #2
 800800c:	d141      	bne.n	8008092 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800800e:	4b31      	ldr	r3, [pc, #196]	; (80080d4 <HAL_RCC_OscConfig+0x478>)
 8008010:	2200      	movs	r2, #0
 8008012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008014:	f7fc fd22 	bl	8004a5c <HAL_GetTick>
 8008018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800801a:	e008      	b.n	800802e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800801c:	f7fc fd1e 	bl	8004a5c <HAL_GetTick>
 8008020:	4602      	mov	r2, r0
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	1ad3      	subs	r3, r2, r3
 8008026:	2b02      	cmp	r3, #2
 8008028:	d901      	bls.n	800802e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800802a:	2303      	movs	r3, #3
 800802c:	e087      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800802e:	4b27      	ldr	r3, [pc, #156]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1f0      	bne.n	800801c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	69da      	ldr	r2, [r3, #28]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	431a      	orrs	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	019b      	lsls	r3, r3, #6
 800804a:	431a      	orrs	r2, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008050:	085b      	lsrs	r3, r3, #1
 8008052:	3b01      	subs	r3, #1
 8008054:	041b      	lsls	r3, r3, #16
 8008056:	431a      	orrs	r2, r3
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800805c:	061b      	lsls	r3, r3, #24
 800805e:	491b      	ldr	r1, [pc, #108]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8008060:	4313      	orrs	r3, r2
 8008062:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008064:	4b1b      	ldr	r3, [pc, #108]	; (80080d4 <HAL_RCC_OscConfig+0x478>)
 8008066:	2201      	movs	r2, #1
 8008068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800806a:	f7fc fcf7 	bl	8004a5c <HAL_GetTick>
 800806e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008070:	e008      	b.n	8008084 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008072:	f7fc fcf3 	bl	8004a5c <HAL_GetTick>
 8008076:	4602      	mov	r2, r0
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	1ad3      	subs	r3, r2, r3
 800807c:	2b02      	cmp	r3, #2
 800807e:	d901      	bls.n	8008084 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008080:	2303      	movs	r3, #3
 8008082:	e05c      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008084:	4b11      	ldr	r3, [pc, #68]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800808c:	2b00      	cmp	r3, #0
 800808e:	d0f0      	beq.n	8008072 <HAL_RCC_OscConfig+0x416>
 8008090:	e054      	b.n	800813c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008092:	4b10      	ldr	r3, [pc, #64]	; (80080d4 <HAL_RCC_OscConfig+0x478>)
 8008094:	2200      	movs	r2, #0
 8008096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008098:	f7fc fce0 	bl	8004a5c <HAL_GetTick>
 800809c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800809e:	e008      	b.n	80080b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080a0:	f7fc fcdc 	bl	8004a5c <HAL_GetTick>
 80080a4:	4602      	mov	r2, r0
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d901      	bls.n	80080b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e045      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080b2:	4b06      	ldr	r3, [pc, #24]	; (80080cc <HAL_RCC_OscConfig+0x470>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1f0      	bne.n	80080a0 <HAL_RCC_OscConfig+0x444>
 80080be:	e03d      	b.n	800813c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d107      	bne.n	80080d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	e038      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
 80080cc:	40023800 	.word	0x40023800
 80080d0:	40007000 	.word	0x40007000
 80080d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80080d8:	4b1b      	ldr	r3, [pc, #108]	; (8008148 <HAL_RCC_OscConfig+0x4ec>)
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	699b      	ldr	r3, [r3, #24]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d028      	beq.n	8008138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d121      	bne.n	8008138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080fe:	429a      	cmp	r2, r3
 8008100:	d11a      	bne.n	8008138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008108:	4013      	ands	r3, r2
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800810e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008110:	4293      	cmp	r3, r2
 8008112:	d111      	bne.n	8008138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811e:	085b      	lsrs	r3, r3, #1
 8008120:	3b01      	subs	r3, #1
 8008122:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008124:	429a      	cmp	r2, r3
 8008126:	d107      	bne.n	8008138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008132:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008134:	429a      	cmp	r2, r3
 8008136:	d001      	beq.n	800813c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e000      	b.n	800813e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3718      	adds	r7, #24
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	40023800 	.word	0x40023800

0800814c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b084      	sub	sp, #16
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d101      	bne.n	8008160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e0cc      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008160:	4b68      	ldr	r3, [pc, #416]	; (8008304 <HAL_RCC_ClockConfig+0x1b8>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0307 	and.w	r3, r3, #7
 8008168:	683a      	ldr	r2, [r7, #0]
 800816a:	429a      	cmp	r2, r3
 800816c:	d90c      	bls.n	8008188 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800816e:	4b65      	ldr	r3, [pc, #404]	; (8008304 <HAL_RCC_ClockConfig+0x1b8>)
 8008170:	683a      	ldr	r2, [r7, #0]
 8008172:	b2d2      	uxtb	r2, r2
 8008174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008176:	4b63      	ldr	r3, [pc, #396]	; (8008304 <HAL_RCC_ClockConfig+0x1b8>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0307 	and.w	r3, r3, #7
 800817e:	683a      	ldr	r2, [r7, #0]
 8008180:	429a      	cmp	r2, r3
 8008182:	d001      	beq.n	8008188 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e0b8      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0302 	and.w	r3, r3, #2
 8008190:	2b00      	cmp	r3, #0
 8008192:	d020      	beq.n	80081d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 0304 	and.w	r3, r3, #4
 800819c:	2b00      	cmp	r3, #0
 800819e:	d005      	beq.n	80081ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80081a0:	4b59      	ldr	r3, [pc, #356]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	4a58      	ldr	r2, [pc, #352]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80081aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0308 	and.w	r3, r3, #8
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d005      	beq.n	80081c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80081b8:	4b53      	ldr	r3, [pc, #332]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	4a52      	ldr	r2, [pc, #328]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80081c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081c4:	4b50      	ldr	r3, [pc, #320]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	494d      	ldr	r1, [pc, #308]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081d2:	4313      	orrs	r3, r2
 80081d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d044      	beq.n	800826c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d107      	bne.n	80081fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ea:	4b47      	ldr	r3, [pc, #284]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d119      	bne.n	800822a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e07f      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	2b02      	cmp	r3, #2
 8008200:	d003      	beq.n	800820a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008206:	2b03      	cmp	r3, #3
 8008208:	d107      	bne.n	800821a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800820a:	4b3f      	ldr	r3, [pc, #252]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d109      	bne.n	800822a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e06f      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800821a:	4b3b      	ldr	r3, [pc, #236]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0302 	and.w	r3, r3, #2
 8008222:	2b00      	cmp	r3, #0
 8008224:	d101      	bne.n	800822a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e067      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800822a:	4b37      	ldr	r3, [pc, #220]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f023 0203 	bic.w	r2, r3, #3
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	4934      	ldr	r1, [pc, #208]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 8008238:	4313      	orrs	r3, r2
 800823a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800823c:	f7fc fc0e 	bl	8004a5c <HAL_GetTick>
 8008240:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008242:	e00a      	b.n	800825a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008244:	f7fc fc0a 	bl	8004a5c <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008252:	4293      	cmp	r3, r2
 8008254:	d901      	bls.n	800825a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008256:	2303      	movs	r3, #3
 8008258:	e04f      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800825a:	4b2b      	ldr	r3, [pc, #172]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	f003 020c 	and.w	r2, r3, #12
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	429a      	cmp	r2, r3
 800826a:	d1eb      	bne.n	8008244 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800826c:	4b25      	ldr	r3, [pc, #148]	; (8008304 <HAL_RCC_ClockConfig+0x1b8>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0307 	and.w	r3, r3, #7
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	429a      	cmp	r2, r3
 8008278:	d20c      	bcs.n	8008294 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800827a:	4b22      	ldr	r3, [pc, #136]	; (8008304 <HAL_RCC_ClockConfig+0x1b8>)
 800827c:	683a      	ldr	r2, [r7, #0]
 800827e:	b2d2      	uxtb	r2, r2
 8008280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008282:	4b20      	ldr	r3, [pc, #128]	; (8008304 <HAL_RCC_ClockConfig+0x1b8>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f003 0307 	and.w	r3, r3, #7
 800828a:	683a      	ldr	r2, [r7, #0]
 800828c:	429a      	cmp	r2, r3
 800828e:	d001      	beq.n	8008294 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e032      	b.n	80082fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f003 0304 	and.w	r3, r3, #4
 800829c:	2b00      	cmp	r3, #0
 800829e:	d008      	beq.n	80082b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80082a0:	4b19      	ldr	r3, [pc, #100]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	4916      	ldr	r1, [pc, #88]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f003 0308 	and.w	r3, r3, #8
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d009      	beq.n	80082d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082be:	4b12      	ldr	r3, [pc, #72]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	691b      	ldr	r3, [r3, #16]
 80082ca:	00db      	lsls	r3, r3, #3
 80082cc:	490e      	ldr	r1, [pc, #56]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80082d2:	f000 f821 	bl	8008318 <HAL_RCC_GetSysClockFreq>
 80082d6:	4602      	mov	r2, r0
 80082d8:	4b0b      	ldr	r3, [pc, #44]	; (8008308 <HAL_RCC_ClockConfig+0x1bc>)
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	091b      	lsrs	r3, r3, #4
 80082de:	f003 030f 	and.w	r3, r3, #15
 80082e2:	490a      	ldr	r1, [pc, #40]	; (800830c <HAL_RCC_ClockConfig+0x1c0>)
 80082e4:	5ccb      	ldrb	r3, [r1, r3]
 80082e6:	fa22 f303 	lsr.w	r3, r2, r3
 80082ea:	4a09      	ldr	r2, [pc, #36]	; (8008310 <HAL_RCC_ClockConfig+0x1c4>)
 80082ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80082ee:	4b09      	ldr	r3, [pc, #36]	; (8008314 <HAL_RCC_ClockConfig+0x1c8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7fc fb6e 	bl	80049d4 <HAL_InitTick>

  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	40023c00 	.word	0x40023c00
 8008308:	40023800 	.word	0x40023800
 800830c:	08011044 	.word	0x08011044
 8008310:	20000004 	.word	0x20000004
 8008314:	20000008 	.word	0x20000008

08008318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008318:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800831c:	b094      	sub	sp, #80	; 0x50
 800831e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008320:	2300      	movs	r3, #0
 8008322:	647b      	str	r3, [r7, #68]	; 0x44
 8008324:	2300      	movs	r3, #0
 8008326:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008328:	2300      	movs	r3, #0
 800832a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008330:	4b79      	ldr	r3, [pc, #484]	; (8008518 <HAL_RCC_GetSysClockFreq+0x200>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f003 030c 	and.w	r3, r3, #12
 8008338:	2b08      	cmp	r3, #8
 800833a:	d00d      	beq.n	8008358 <HAL_RCC_GetSysClockFreq+0x40>
 800833c:	2b08      	cmp	r3, #8
 800833e:	f200 80e1 	bhi.w	8008504 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008342:	2b00      	cmp	r3, #0
 8008344:	d002      	beq.n	800834c <HAL_RCC_GetSysClockFreq+0x34>
 8008346:	2b04      	cmp	r3, #4
 8008348:	d003      	beq.n	8008352 <HAL_RCC_GetSysClockFreq+0x3a>
 800834a:	e0db      	b.n	8008504 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800834c:	4b73      	ldr	r3, [pc, #460]	; (800851c <HAL_RCC_GetSysClockFreq+0x204>)
 800834e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008350:	e0db      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008352:	4b73      	ldr	r3, [pc, #460]	; (8008520 <HAL_RCC_GetSysClockFreq+0x208>)
 8008354:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008356:	e0d8      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008358:	4b6f      	ldr	r3, [pc, #444]	; (8008518 <HAL_RCC_GetSysClockFreq+0x200>)
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008360:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008362:	4b6d      	ldr	r3, [pc, #436]	; (8008518 <HAL_RCC_GetSysClockFreq+0x200>)
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d063      	beq.n	8008436 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800836e:	4b6a      	ldr	r3, [pc, #424]	; (8008518 <HAL_RCC_GetSysClockFreq+0x200>)
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	099b      	lsrs	r3, r3, #6
 8008374:	2200      	movs	r2, #0
 8008376:	63bb      	str	r3, [r7, #56]	; 0x38
 8008378:	63fa      	str	r2, [r7, #60]	; 0x3c
 800837a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800837c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008380:	633b      	str	r3, [r7, #48]	; 0x30
 8008382:	2300      	movs	r3, #0
 8008384:	637b      	str	r3, [r7, #52]	; 0x34
 8008386:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800838a:	4622      	mov	r2, r4
 800838c:	462b      	mov	r3, r5
 800838e:	f04f 0000 	mov.w	r0, #0
 8008392:	f04f 0100 	mov.w	r1, #0
 8008396:	0159      	lsls	r1, r3, #5
 8008398:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800839c:	0150      	lsls	r0, r2, #5
 800839e:	4602      	mov	r2, r0
 80083a0:	460b      	mov	r3, r1
 80083a2:	4621      	mov	r1, r4
 80083a4:	1a51      	subs	r1, r2, r1
 80083a6:	6139      	str	r1, [r7, #16]
 80083a8:	4629      	mov	r1, r5
 80083aa:	eb63 0301 	sbc.w	r3, r3, r1
 80083ae:	617b      	str	r3, [r7, #20]
 80083b0:	f04f 0200 	mov.w	r2, #0
 80083b4:	f04f 0300 	mov.w	r3, #0
 80083b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80083bc:	4659      	mov	r1, fp
 80083be:	018b      	lsls	r3, r1, #6
 80083c0:	4651      	mov	r1, sl
 80083c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80083c6:	4651      	mov	r1, sl
 80083c8:	018a      	lsls	r2, r1, #6
 80083ca:	4651      	mov	r1, sl
 80083cc:	ebb2 0801 	subs.w	r8, r2, r1
 80083d0:	4659      	mov	r1, fp
 80083d2:	eb63 0901 	sbc.w	r9, r3, r1
 80083d6:	f04f 0200 	mov.w	r2, #0
 80083da:	f04f 0300 	mov.w	r3, #0
 80083de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80083e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80083e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083ea:	4690      	mov	r8, r2
 80083ec:	4699      	mov	r9, r3
 80083ee:	4623      	mov	r3, r4
 80083f0:	eb18 0303 	adds.w	r3, r8, r3
 80083f4:	60bb      	str	r3, [r7, #8]
 80083f6:	462b      	mov	r3, r5
 80083f8:	eb49 0303 	adc.w	r3, r9, r3
 80083fc:	60fb      	str	r3, [r7, #12]
 80083fe:	f04f 0200 	mov.w	r2, #0
 8008402:	f04f 0300 	mov.w	r3, #0
 8008406:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800840a:	4629      	mov	r1, r5
 800840c:	024b      	lsls	r3, r1, #9
 800840e:	4621      	mov	r1, r4
 8008410:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008414:	4621      	mov	r1, r4
 8008416:	024a      	lsls	r2, r1, #9
 8008418:	4610      	mov	r0, r2
 800841a:	4619      	mov	r1, r3
 800841c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800841e:	2200      	movs	r2, #0
 8008420:	62bb      	str	r3, [r7, #40]	; 0x28
 8008422:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008424:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008428:	f7f8 fc16 	bl	8000c58 <__aeabi_uldivmod>
 800842c:	4602      	mov	r2, r0
 800842e:	460b      	mov	r3, r1
 8008430:	4613      	mov	r3, r2
 8008432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008434:	e058      	b.n	80084e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008436:	4b38      	ldr	r3, [pc, #224]	; (8008518 <HAL_RCC_GetSysClockFreq+0x200>)
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	099b      	lsrs	r3, r3, #6
 800843c:	2200      	movs	r2, #0
 800843e:	4618      	mov	r0, r3
 8008440:	4611      	mov	r1, r2
 8008442:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008446:	623b      	str	r3, [r7, #32]
 8008448:	2300      	movs	r3, #0
 800844a:	627b      	str	r3, [r7, #36]	; 0x24
 800844c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008450:	4642      	mov	r2, r8
 8008452:	464b      	mov	r3, r9
 8008454:	f04f 0000 	mov.w	r0, #0
 8008458:	f04f 0100 	mov.w	r1, #0
 800845c:	0159      	lsls	r1, r3, #5
 800845e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008462:	0150      	lsls	r0, r2, #5
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	4641      	mov	r1, r8
 800846a:	ebb2 0a01 	subs.w	sl, r2, r1
 800846e:	4649      	mov	r1, r9
 8008470:	eb63 0b01 	sbc.w	fp, r3, r1
 8008474:	f04f 0200 	mov.w	r2, #0
 8008478:	f04f 0300 	mov.w	r3, #0
 800847c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008480:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008484:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008488:	ebb2 040a 	subs.w	r4, r2, sl
 800848c:	eb63 050b 	sbc.w	r5, r3, fp
 8008490:	f04f 0200 	mov.w	r2, #0
 8008494:	f04f 0300 	mov.w	r3, #0
 8008498:	00eb      	lsls	r3, r5, #3
 800849a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800849e:	00e2      	lsls	r2, r4, #3
 80084a0:	4614      	mov	r4, r2
 80084a2:	461d      	mov	r5, r3
 80084a4:	4643      	mov	r3, r8
 80084a6:	18e3      	adds	r3, r4, r3
 80084a8:	603b      	str	r3, [r7, #0]
 80084aa:	464b      	mov	r3, r9
 80084ac:	eb45 0303 	adc.w	r3, r5, r3
 80084b0:	607b      	str	r3, [r7, #4]
 80084b2:	f04f 0200 	mov.w	r2, #0
 80084b6:	f04f 0300 	mov.w	r3, #0
 80084ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80084be:	4629      	mov	r1, r5
 80084c0:	028b      	lsls	r3, r1, #10
 80084c2:	4621      	mov	r1, r4
 80084c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80084c8:	4621      	mov	r1, r4
 80084ca:	028a      	lsls	r2, r1, #10
 80084cc:	4610      	mov	r0, r2
 80084ce:	4619      	mov	r1, r3
 80084d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084d2:	2200      	movs	r2, #0
 80084d4:	61bb      	str	r3, [r7, #24]
 80084d6:	61fa      	str	r2, [r7, #28]
 80084d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084dc:	f7f8 fbbc 	bl	8000c58 <__aeabi_uldivmod>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	4613      	mov	r3, r2
 80084e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80084e8:	4b0b      	ldr	r3, [pc, #44]	; (8008518 <HAL_RCC_GetSysClockFreq+0x200>)
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	0c1b      	lsrs	r3, r3, #16
 80084ee:	f003 0303 	and.w	r3, r3, #3
 80084f2:	3301      	adds	r3, #1
 80084f4:	005b      	lsls	r3, r3, #1
 80084f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80084f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008500:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008502:	e002      	b.n	800850a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008504:	4b05      	ldr	r3, [pc, #20]	; (800851c <HAL_RCC_GetSysClockFreq+0x204>)
 8008506:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008508:	bf00      	nop
    }
  }
  return sysclockfreq;
 800850a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800850c:	4618      	mov	r0, r3
 800850e:	3750      	adds	r7, #80	; 0x50
 8008510:	46bd      	mov	sp, r7
 8008512:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008516:	bf00      	nop
 8008518:	40023800 	.word	0x40023800
 800851c:	00f42400 	.word	0x00f42400
 8008520:	007a1200 	.word	0x007a1200

08008524 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008524:	b480      	push	{r7}
 8008526:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008528:	4b03      	ldr	r3, [pc, #12]	; (8008538 <HAL_RCC_GetHCLKFreq+0x14>)
 800852a:	681b      	ldr	r3, [r3, #0]
}
 800852c:	4618      	mov	r0, r3
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	20000004 	.word	0x20000004

0800853c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008540:	f7ff fff0 	bl	8008524 <HAL_RCC_GetHCLKFreq>
 8008544:	4602      	mov	r2, r0
 8008546:	4b05      	ldr	r3, [pc, #20]	; (800855c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	0a9b      	lsrs	r3, r3, #10
 800854c:	f003 0307 	and.w	r3, r3, #7
 8008550:	4903      	ldr	r1, [pc, #12]	; (8008560 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008552:	5ccb      	ldrb	r3, [r1, r3]
 8008554:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008558:	4618      	mov	r0, r3
 800855a:	bd80      	pop	{r7, pc}
 800855c:	40023800 	.word	0x40023800
 8008560:	08011054 	.word	0x08011054

08008564 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008568:	f7ff ffdc 	bl	8008524 <HAL_RCC_GetHCLKFreq>
 800856c:	4602      	mov	r2, r0
 800856e:	4b05      	ldr	r3, [pc, #20]	; (8008584 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	0b5b      	lsrs	r3, r3, #13
 8008574:	f003 0307 	and.w	r3, r3, #7
 8008578:	4903      	ldr	r1, [pc, #12]	; (8008588 <HAL_RCC_GetPCLK2Freq+0x24>)
 800857a:	5ccb      	ldrb	r3, [r1, r3]
 800857c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008580:	4618      	mov	r0, r3
 8008582:	bd80      	pop	{r7, pc}
 8008584:	40023800 	.word	0x40023800
 8008588:	08011054 	.word	0x08011054

0800858c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b086      	sub	sp, #24
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008594:	2300      	movs	r3, #0
 8008596:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008598:	2300      	movs	r3, #0
 800859a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 0301 	and.w	r3, r3, #1
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d105      	bne.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d038      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80085b4:	4b68      	ldr	r3, [pc, #416]	; (8008758 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80085b6:	2200      	movs	r2, #0
 80085b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80085ba:	f7fc fa4f 	bl	8004a5c <HAL_GetTick>
 80085be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80085c0:	e008      	b.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80085c2:	f7fc fa4b 	bl	8004a5c <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	d901      	bls.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085d0:	2303      	movs	r3, #3
 80085d2:	e0bd      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80085d4:	4b61      	ldr	r3, [pc, #388]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1f0      	bne.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	019b      	lsls	r3, r3, #6
 80085ea:	431a      	orrs	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	071b      	lsls	r3, r3, #28
 80085f2:	495a      	ldr	r1, [pc, #360]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085f4:	4313      	orrs	r3, r2
 80085f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80085fa:	4b57      	ldr	r3, [pc, #348]	; (8008758 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80085fc:	2201      	movs	r2, #1
 80085fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008600:	f7fc fa2c 	bl	8004a5c <HAL_GetTick>
 8008604:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008606:	e008      	b.n	800861a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008608:	f7fc fa28 	bl	8004a5c <HAL_GetTick>
 800860c:	4602      	mov	r2, r0
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	1ad3      	subs	r3, r2, r3
 8008612:	2b02      	cmp	r3, #2
 8008614:	d901      	bls.n	800861a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008616:	2303      	movs	r3, #3
 8008618:	e09a      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800861a:	4b50      	ldr	r3, [pc, #320]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0f0      	beq.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	f000 8083 	beq.w	800873a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008634:	2300      	movs	r3, #0
 8008636:	60fb      	str	r3, [r7, #12]
 8008638:	4b48      	ldr	r3, [pc, #288]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800863a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863c:	4a47      	ldr	r2, [pc, #284]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800863e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008642:	6413      	str	r3, [r2, #64]	; 0x40
 8008644:	4b45      	ldr	r3, [pc, #276]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800864c:	60fb      	str	r3, [r7, #12]
 800864e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008650:	4b43      	ldr	r3, [pc, #268]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a42      	ldr	r2, [pc, #264]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800865a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800865c:	f7fc f9fe 	bl	8004a5c <HAL_GetTick>
 8008660:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008662:	e008      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008664:	f7fc f9fa 	bl	8004a5c <HAL_GetTick>
 8008668:	4602      	mov	r2, r0
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	1ad3      	subs	r3, r2, r3
 800866e:	2b02      	cmp	r3, #2
 8008670:	d901      	bls.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8008672:	2303      	movs	r3, #3
 8008674:	e06c      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008676:	4b3a      	ldr	r3, [pc, #232]	; (8008760 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800867e:	2b00      	cmp	r3, #0
 8008680:	d0f0      	beq.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008682:	4b36      	ldr	r3, [pc, #216]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800868a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d02f      	beq.n	80086f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800869a:	693a      	ldr	r2, [r7, #16]
 800869c:	429a      	cmp	r2, r3
 800869e:	d028      	beq.n	80086f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80086a0:	4b2e      	ldr	r3, [pc, #184]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086a8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80086aa:	4b2e      	ldr	r3, [pc, #184]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80086ac:	2201      	movs	r2, #1
 80086ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80086b0:	4b2c      	ldr	r3, [pc, #176]	; (8008764 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80086b6:	4a29      	ldr	r2, [pc, #164]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80086bc:	4b27      	ldr	r3, [pc, #156]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086c0:	f003 0301 	and.w	r3, r3, #1
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d114      	bne.n	80086f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80086c8:	f7fc f9c8 	bl	8004a5c <HAL_GetTick>
 80086cc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086ce:	e00a      	b.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086d0:	f7fc f9c4 	bl	8004a5c <HAL_GetTick>
 80086d4:	4602      	mov	r2, r0
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	f241 3288 	movw	r2, #5000	; 0x1388
 80086de:	4293      	cmp	r3, r2
 80086e0:	d901      	bls.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80086e2:	2303      	movs	r3, #3
 80086e4:	e034      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086e6:	4b1d      	ldr	r3, [pc, #116]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086ea:	f003 0302 	and.w	r3, r3, #2
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d0ee      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086fe:	d10d      	bne.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8008700:	4b16      	ldr	r3, [pc, #88]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	691b      	ldr	r3, [r3, #16]
 800870c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008710:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008714:	4911      	ldr	r1, [pc, #68]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008716:	4313      	orrs	r3, r2
 8008718:	608b      	str	r3, [r1, #8]
 800871a:	e005      	b.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800871c:	4b0f      	ldr	r3, [pc, #60]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	4a0e      	ldr	r2, [pc, #56]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008722:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008726:	6093      	str	r3, [r2, #8]
 8008728:	4b0c      	ldr	r3, [pc, #48]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800872a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	691b      	ldr	r3, [r3, #16]
 8008730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008734:	4909      	ldr	r1, [pc, #36]	; (800875c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008736:	4313      	orrs	r3, r2
 8008738:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f003 0308 	and.w	r3, r3, #8
 8008742:	2b00      	cmp	r3, #0
 8008744:	d003      	beq.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	7d1a      	ldrb	r2, [r3, #20]
 800874a:	4b07      	ldr	r3, [pc, #28]	; (8008768 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800874c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800874e:	2300      	movs	r3, #0
}
 8008750:	4618      	mov	r0, r3
 8008752:	3718      	adds	r7, #24
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}
 8008758:	42470068 	.word	0x42470068
 800875c:	40023800 	.word	0x40023800
 8008760:	40007000 	.word	0x40007000
 8008764:	42470e40 	.word	0x42470e40
 8008768:	424711e0 	.word	0x424711e0

0800876c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800876c:	b480      	push	{r7}
 800876e:	b087      	sub	sp, #28
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008774:	2300      	movs	r3, #0
 8008776:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008778:	2300      	movs	r3, #0
 800877a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800877c:	2300      	movs	r3, #0
 800877e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008780:	2300      	movs	r3, #0
 8008782:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b01      	cmp	r3, #1
 8008788:	d140      	bne.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800878a:	4b24      	ldr	r3, [pc, #144]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008792:	60fb      	str	r3, [r7, #12]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d005      	beq.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2b01      	cmp	r3, #1
 800879e:	d131      	bne.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80087a0:	4b1f      	ldr	r3, [pc, #124]	; (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80087a2:	617b      	str	r3, [r7, #20]
          break;
 80087a4:	e031      	b.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80087a6:	4b1d      	ldr	r3, [pc, #116]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087b2:	d109      	bne.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80087b4:	4b19      	ldr	r3, [pc, #100]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087be:	4a19      	ldr	r2, [pc, #100]	; (8008824 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80087c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c4:	613b      	str	r3, [r7, #16]
 80087c6:	e008      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80087c8:	4b14      	ldr	r3, [pc, #80]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087d2:	4a15      	ldr	r2, [pc, #84]	; (8008828 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80087d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087d8:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80087da:	4b10      	ldr	r3, [pc, #64]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087e0:	099b      	lsrs	r3, r3, #6
 80087e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	fb02 f303 	mul.w	r3, r2, r3
 80087ec:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80087ee:	4b0b      	ldr	r3, [pc, #44]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087f4:	0f1b      	lsrs	r3, r3, #28
 80087f6:	f003 0307 	and.w	r3, r3, #7
 80087fa:	68ba      	ldr	r2, [r7, #8]
 80087fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008800:	617b      	str	r3, [r7, #20]
          break;
 8008802:	e002      	b.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8008804:	2300      	movs	r3, #0
 8008806:	617b      	str	r3, [r7, #20]
          break;
 8008808:	bf00      	nop
        }
      }
      break;
 800880a:	bf00      	nop
    }
  }
  return frequency;
 800880c:	697b      	ldr	r3, [r7, #20]
}
 800880e:	4618      	mov	r0, r3
 8008810:	371c      	adds	r7, #28
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	40023800 	.word	0x40023800
 8008820:	00bb8000 	.word	0x00bb8000
 8008824:	007a1200 	.word	0x007a1200
 8008828:	00f42400 	.word	0x00f42400

0800882c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	e07b      	b.n	8008936 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008842:	2b00      	cmp	r3, #0
 8008844:	d108      	bne.n	8008858 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800884e:	d009      	beq.n	8008864 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	61da      	str	r2, [r3, #28]
 8008856:	e005      	b.n	8008864 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008870:	b2db      	uxtb	r3, r3
 8008872:	2b00      	cmp	r3, #0
 8008874:	d106      	bne.n	8008884 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7fb fd1e 	bl	80042c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2202      	movs	r2, #2
 8008888:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800889a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80088ac:	431a      	orrs	r2, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088b6:	431a      	orrs	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	691b      	ldr	r3, [r3, #16]
 80088bc:	f003 0302 	and.w	r3, r3, #2
 80088c0:	431a      	orrs	r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	431a      	orrs	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088d4:	431a      	orrs	r2, r3
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	69db      	ldr	r3, [r3, #28]
 80088da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80088de:	431a      	orrs	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a1b      	ldr	r3, [r3, #32]
 80088e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e8:	ea42 0103 	orr.w	r1, r2, r3
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	430a      	orrs	r2, r1
 80088fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	699b      	ldr	r3, [r3, #24]
 8008900:	0c1b      	lsrs	r3, r3, #16
 8008902:	f003 0104 	and.w	r1, r3, #4
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890a:	f003 0210 	and.w	r2, r3, #16
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	430a      	orrs	r2, r1
 8008914:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	69da      	ldr	r2, [r3, #28]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008924:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3708      	adds	r7, #8
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b082      	sub	sp, #8
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d101      	bne.n	8008950 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e041      	b.n	80089d4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b00      	cmp	r3, #0
 800895a:	d106      	bne.n	800896a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7fb fcf3 	bl	8004350 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2202      	movs	r2, #2
 800896e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	3304      	adds	r3, #4
 800897a:	4619      	mov	r1, r3
 800897c:	4610      	mov	r0, r2
 800897e:	f000 fc53 	bl	8009228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2201      	movs	r2, #1
 8008996:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2201      	movs	r2, #1
 800899e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2201      	movs	r2, #1
 80089be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2201      	movs	r2, #1
 80089c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2201      	movs	r2, #1
 80089ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089dc:	b480      	push	{r7}
 80089de:	b085      	sub	sp, #20
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d001      	beq.n	80089f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	e044      	b.n	8008a7e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2202      	movs	r2, #2
 80089f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68da      	ldr	r2, [r3, #12]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f042 0201 	orr.w	r2, r2, #1
 8008a0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a1e      	ldr	r2, [pc, #120]	; (8008a8c <HAL_TIM_Base_Start_IT+0xb0>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d018      	beq.n	8008a48 <HAL_TIM_Base_Start_IT+0x6c>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a1e:	d013      	beq.n	8008a48 <HAL_TIM_Base_Start_IT+0x6c>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a1a      	ldr	r2, [pc, #104]	; (8008a90 <HAL_TIM_Base_Start_IT+0xb4>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d00e      	beq.n	8008a48 <HAL_TIM_Base_Start_IT+0x6c>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a19      	ldr	r2, [pc, #100]	; (8008a94 <HAL_TIM_Base_Start_IT+0xb8>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d009      	beq.n	8008a48 <HAL_TIM_Base_Start_IT+0x6c>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a17      	ldr	r2, [pc, #92]	; (8008a98 <HAL_TIM_Base_Start_IT+0xbc>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d004      	beq.n	8008a48 <HAL_TIM_Base_Start_IT+0x6c>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a16      	ldr	r2, [pc, #88]	; (8008a9c <HAL_TIM_Base_Start_IT+0xc0>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d111      	bne.n	8008a6c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	f003 0307 	and.w	r3, r3, #7
 8008a52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2b06      	cmp	r3, #6
 8008a58:	d010      	beq.n	8008a7c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f042 0201 	orr.w	r2, r2, #1
 8008a68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a6a:	e007      	b.n	8008a7c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f042 0201 	orr.w	r2, r2, #1
 8008a7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a7c:	2300      	movs	r3, #0
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3714      	adds	r7, #20
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	40010000 	.word	0x40010000
 8008a90:	40000400 	.word	0x40000400
 8008a94:	40000800 	.word	0x40000800
 8008a98:	40000c00 	.word	0x40000c00
 8008a9c:	40014000 	.word	0x40014000

08008aa0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e041      	b.n	8008b36 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d106      	bne.n	8008acc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f839 	bl	8008b3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	3304      	adds	r3, #4
 8008adc:	4619      	mov	r1, r3
 8008ade:	4610      	mov	r0, r2
 8008ae0:	f000 fba2 	bl	8009228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b083      	sub	sp, #12
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008b46:	bf00      	nop
 8008b48:	370c      	adds	r7, #12
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
	...

08008b54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d109      	bne.n	8008b78 <HAL_TIM_PWM_Start+0x24>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	bf14      	ite	ne
 8008b70:	2301      	movne	r3, #1
 8008b72:	2300      	moveq	r3, #0
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	e022      	b.n	8008bbe <HAL_TIM_PWM_Start+0x6a>
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	2b04      	cmp	r3, #4
 8008b7c:	d109      	bne.n	8008b92 <HAL_TIM_PWM_Start+0x3e>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	bf14      	ite	ne
 8008b8a:	2301      	movne	r3, #1
 8008b8c:	2300      	moveq	r3, #0
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	e015      	b.n	8008bbe <HAL_TIM_PWM_Start+0x6a>
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	2b08      	cmp	r3, #8
 8008b96:	d109      	bne.n	8008bac <HAL_TIM_PWM_Start+0x58>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	bf14      	ite	ne
 8008ba4:	2301      	movne	r3, #1
 8008ba6:	2300      	moveq	r3, #0
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	e008      	b.n	8008bbe <HAL_TIM_PWM_Start+0x6a>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	bf14      	ite	ne
 8008bb8:	2301      	movne	r3, #1
 8008bba:	2300      	moveq	r3, #0
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d001      	beq.n	8008bc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e068      	b.n	8008c98 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d104      	bne.n	8008bd6 <HAL_TIM_PWM_Start+0x82>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2202      	movs	r2, #2
 8008bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bd4:	e013      	b.n	8008bfe <HAL_TIM_PWM_Start+0xaa>
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	2b04      	cmp	r3, #4
 8008bda:	d104      	bne.n	8008be6 <HAL_TIM_PWM_Start+0x92>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2202      	movs	r2, #2
 8008be0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008be4:	e00b      	b.n	8008bfe <HAL_TIM_PWM_Start+0xaa>
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	2b08      	cmp	r3, #8
 8008bea:	d104      	bne.n	8008bf6 <HAL_TIM_PWM_Start+0xa2>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008bf4:	e003      	b.n	8008bfe <HAL_TIM_PWM_Start+0xaa>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2202      	movs	r2, #2
 8008bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	2201      	movs	r2, #1
 8008c04:	6839      	ldr	r1, [r7, #0]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f000 fdb4 	bl	8009774 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a23      	ldr	r2, [pc, #140]	; (8008ca0 <HAL_TIM_PWM_Start+0x14c>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d107      	bne.n	8008c26 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a1d      	ldr	r2, [pc, #116]	; (8008ca0 <HAL_TIM_PWM_Start+0x14c>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d018      	beq.n	8008c62 <HAL_TIM_PWM_Start+0x10e>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c38:	d013      	beq.n	8008c62 <HAL_TIM_PWM_Start+0x10e>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a19      	ldr	r2, [pc, #100]	; (8008ca4 <HAL_TIM_PWM_Start+0x150>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d00e      	beq.n	8008c62 <HAL_TIM_PWM_Start+0x10e>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a17      	ldr	r2, [pc, #92]	; (8008ca8 <HAL_TIM_PWM_Start+0x154>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d009      	beq.n	8008c62 <HAL_TIM_PWM_Start+0x10e>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a16      	ldr	r2, [pc, #88]	; (8008cac <HAL_TIM_PWM_Start+0x158>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d004      	beq.n	8008c62 <HAL_TIM_PWM_Start+0x10e>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a14      	ldr	r2, [pc, #80]	; (8008cb0 <HAL_TIM_PWM_Start+0x15c>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d111      	bne.n	8008c86 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	f003 0307 	and.w	r3, r3, #7
 8008c6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2b06      	cmp	r3, #6
 8008c72:	d010      	beq.n	8008c96 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f042 0201 	orr.w	r2, r2, #1
 8008c82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c84:	e007      	b.n	8008c96 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f042 0201 	orr.w	r2, r2, #1
 8008c94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c96:	2300      	movs	r3, #0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3710      	adds	r7, #16
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	40010000 	.word	0x40010000
 8008ca4:	40000400 	.word	0x40000400
 8008ca8:	40000800 	.word	0x40000800
 8008cac:	40000c00 	.word	0x40000c00
 8008cb0:	40014000 	.word	0x40014000

08008cb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	f003 0302 	and.w	r3, r3, #2
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	d122      	bne.n	8008d10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	f003 0302 	and.w	r3, r3, #2
 8008cd4:	2b02      	cmp	r3, #2
 8008cd6:	d11b      	bne.n	8008d10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f06f 0202 	mvn.w	r2, #2
 8008ce0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	f003 0303 	and.w	r3, r3, #3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d003      	beq.n	8008cfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fa77 	bl	80091ea <HAL_TIM_IC_CaptureCallback>
 8008cfc:	e005      	b.n	8008d0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 fa69 	bl	80091d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fa7a 	bl	80091fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	f003 0304 	and.w	r3, r3, #4
 8008d1a:	2b04      	cmp	r3, #4
 8008d1c:	d122      	bne.n	8008d64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	f003 0304 	and.w	r3, r3, #4
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d11b      	bne.n	8008d64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f06f 0204 	mvn.w	r2, #4
 8008d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2202      	movs	r2, #2
 8008d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d003      	beq.n	8008d52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fa4d 	bl	80091ea <HAL_TIM_IC_CaptureCallback>
 8008d50:	e005      	b.n	8008d5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fa3f 	bl	80091d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 fa50 	bl	80091fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	f003 0308 	and.w	r3, r3, #8
 8008d6e:	2b08      	cmp	r3, #8
 8008d70:	d122      	bne.n	8008db8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	f003 0308 	and.w	r3, r3, #8
 8008d7c:	2b08      	cmp	r3, #8
 8008d7e:	d11b      	bne.n	8008db8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f06f 0208 	mvn.w	r2, #8
 8008d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2204      	movs	r2, #4
 8008d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	69db      	ldr	r3, [r3, #28]
 8008d96:	f003 0303 	and.w	r3, r3, #3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d003      	beq.n	8008da6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fa23 	bl	80091ea <HAL_TIM_IC_CaptureCallback>
 8008da4:	e005      	b.n	8008db2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fa15 	bl	80091d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fa26 	bl	80091fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	f003 0310 	and.w	r3, r3, #16
 8008dc2:	2b10      	cmp	r3, #16
 8008dc4:	d122      	bne.n	8008e0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	f003 0310 	and.w	r3, r3, #16
 8008dd0:	2b10      	cmp	r3, #16
 8008dd2:	d11b      	bne.n	8008e0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f06f 0210 	mvn.w	r2, #16
 8008ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2208      	movs	r2, #8
 8008de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f9f9 	bl	80091ea <HAL_TIM_IC_CaptureCallback>
 8008df8:	e005      	b.n	8008e06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 f9eb 	bl	80091d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 f9fc 	bl	80091fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	f003 0301 	and.w	r3, r3, #1
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d10e      	bne.n	8008e38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68db      	ldr	r3, [r3, #12]
 8008e20:	f003 0301 	and.w	r3, r3, #1
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d107      	bne.n	8008e38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f06f 0201 	mvn.w	r2, #1
 8008e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f7f8 fb60 	bl	80014f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e42:	2b80      	cmp	r3, #128	; 0x80
 8008e44:	d10e      	bne.n	8008e64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	68db      	ldr	r3, [r3, #12]
 8008e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e50:	2b80      	cmp	r3, #128	; 0x80
 8008e52:	d107      	bne.n	8008e64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 fd26 	bl	80098b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e6e:	2b40      	cmp	r3, #64	; 0x40
 8008e70:	d10e      	bne.n	8008e90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e7c:	2b40      	cmp	r3, #64	; 0x40
 8008e7e:	d107      	bne.n	8008e90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 f9c1 	bl	8009212 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	f003 0320 	and.w	r3, r3, #32
 8008e9a:	2b20      	cmp	r3, #32
 8008e9c:	d10e      	bne.n	8008ebc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	68db      	ldr	r3, [r3, #12]
 8008ea4:	f003 0320 	and.w	r3, r3, #32
 8008ea8:	2b20      	cmp	r3, #32
 8008eaa:	d107      	bne.n	8008ebc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f06f 0220 	mvn.w	r2, #32
 8008eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fcf0 	bl	800989c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d101      	bne.n	8008ee2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ede:	2302      	movs	r3, #2
 8008ee0:	e0ae      	b.n	8009040 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2b0c      	cmp	r3, #12
 8008eee:	f200 809f 	bhi.w	8009030 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008ef2:	a201      	add	r2, pc, #4	; (adr r2, 8008ef8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef8:	08008f2d 	.word	0x08008f2d
 8008efc:	08009031 	.word	0x08009031
 8008f00:	08009031 	.word	0x08009031
 8008f04:	08009031 	.word	0x08009031
 8008f08:	08008f6d 	.word	0x08008f6d
 8008f0c:	08009031 	.word	0x08009031
 8008f10:	08009031 	.word	0x08009031
 8008f14:	08009031 	.word	0x08009031
 8008f18:	08008faf 	.word	0x08008faf
 8008f1c:	08009031 	.word	0x08009031
 8008f20:	08009031 	.word	0x08009031
 8008f24:	08009031 	.word	0x08009031
 8008f28:	08008fef 	.word	0x08008fef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68b9      	ldr	r1, [r7, #8]
 8008f32:	4618      	mov	r0, r3
 8008f34:	f000 f9f8 	bl	8009328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	699a      	ldr	r2, [r3, #24]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f042 0208 	orr.w	r2, r2, #8
 8008f46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	699a      	ldr	r2, [r3, #24]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f022 0204 	bic.w	r2, r2, #4
 8008f56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	6999      	ldr	r1, [r3, #24]
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	691a      	ldr	r2, [r3, #16]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	430a      	orrs	r2, r1
 8008f68:	619a      	str	r2, [r3, #24]
      break;
 8008f6a:	e064      	b.n	8009036 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	4618      	mov	r0, r3
 8008f74:	f000 fa3e 	bl	80093f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	699a      	ldr	r2, [r3, #24]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	699a      	ldr	r2, [r3, #24]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6999      	ldr	r1, [r3, #24]
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	021a      	lsls	r2, r3, #8
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	430a      	orrs	r2, r1
 8008faa:	619a      	str	r2, [r3, #24]
      break;
 8008fac:	e043      	b.n	8009036 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	68b9      	ldr	r1, [r7, #8]
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 fa89 	bl	80094cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	69da      	ldr	r2, [r3, #28]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f042 0208 	orr.w	r2, r2, #8
 8008fc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	69da      	ldr	r2, [r3, #28]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0204 	bic.w	r2, r2, #4
 8008fd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	69d9      	ldr	r1, [r3, #28]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	691a      	ldr	r2, [r3, #16]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	430a      	orrs	r2, r1
 8008fea:	61da      	str	r2, [r3, #28]
      break;
 8008fec:	e023      	b.n	8009036 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	68b9      	ldr	r1, [r7, #8]
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f000 fad3 	bl	80095a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	69da      	ldr	r2, [r3, #28]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009008:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	69da      	ldr	r2, [r3, #28]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009018:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	69d9      	ldr	r1, [r3, #28]
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	691b      	ldr	r3, [r3, #16]
 8009024:	021a      	lsls	r2, r3, #8
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	430a      	orrs	r2, r1
 800902c:	61da      	str	r2, [r3, #28]
      break;
 800902e:	e002      	b.n	8009036 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009030:	2301      	movs	r3, #1
 8009032:	75fb      	strb	r3, [r7, #23]
      break;
 8009034:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800903e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800905c:	2b01      	cmp	r3, #1
 800905e:	d101      	bne.n	8009064 <HAL_TIM_ConfigClockSource+0x1c>
 8009060:	2302      	movs	r3, #2
 8009062:	e0b4      	b.n	80091ce <HAL_TIM_ConfigClockSource+0x186>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2202      	movs	r2, #2
 8009070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009082:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800908a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68ba      	ldr	r2, [r7, #8]
 8009092:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800909c:	d03e      	beq.n	800911c <HAL_TIM_ConfigClockSource+0xd4>
 800909e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090a2:	f200 8087 	bhi.w	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090aa:	f000 8086 	beq.w	80091ba <HAL_TIM_ConfigClockSource+0x172>
 80090ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090b2:	d87f      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090b4:	2b70      	cmp	r3, #112	; 0x70
 80090b6:	d01a      	beq.n	80090ee <HAL_TIM_ConfigClockSource+0xa6>
 80090b8:	2b70      	cmp	r3, #112	; 0x70
 80090ba:	d87b      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090bc:	2b60      	cmp	r3, #96	; 0x60
 80090be:	d050      	beq.n	8009162 <HAL_TIM_ConfigClockSource+0x11a>
 80090c0:	2b60      	cmp	r3, #96	; 0x60
 80090c2:	d877      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090c4:	2b50      	cmp	r3, #80	; 0x50
 80090c6:	d03c      	beq.n	8009142 <HAL_TIM_ConfigClockSource+0xfa>
 80090c8:	2b50      	cmp	r3, #80	; 0x50
 80090ca:	d873      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090cc:	2b40      	cmp	r3, #64	; 0x40
 80090ce:	d058      	beq.n	8009182 <HAL_TIM_ConfigClockSource+0x13a>
 80090d0:	2b40      	cmp	r3, #64	; 0x40
 80090d2:	d86f      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090d4:	2b30      	cmp	r3, #48	; 0x30
 80090d6:	d064      	beq.n	80091a2 <HAL_TIM_ConfigClockSource+0x15a>
 80090d8:	2b30      	cmp	r3, #48	; 0x30
 80090da:	d86b      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090dc:	2b20      	cmp	r3, #32
 80090de:	d060      	beq.n	80091a2 <HAL_TIM_ConfigClockSource+0x15a>
 80090e0:	2b20      	cmp	r3, #32
 80090e2:	d867      	bhi.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d05c      	beq.n	80091a2 <HAL_TIM_ConfigClockSource+0x15a>
 80090e8:	2b10      	cmp	r3, #16
 80090ea:	d05a      	beq.n	80091a2 <HAL_TIM_ConfigClockSource+0x15a>
 80090ec:	e062      	b.n	80091b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6818      	ldr	r0, [r3, #0]
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	6899      	ldr	r1, [r3, #8]
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	f000 fb19 	bl	8009734 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009110:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	609a      	str	r2, [r3, #8]
      break;
 800911a:	e04f      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6818      	ldr	r0, [r3, #0]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	6899      	ldr	r1, [r3, #8]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	685a      	ldr	r2, [r3, #4]
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	68db      	ldr	r3, [r3, #12]
 800912c:	f000 fb02 	bl	8009734 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	689a      	ldr	r2, [r3, #8]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800913e:	609a      	str	r2, [r3, #8]
      break;
 8009140:	e03c      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6818      	ldr	r0, [r3, #0]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	6859      	ldr	r1, [r3, #4]
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	461a      	mov	r2, r3
 8009150:	f000 fa76 	bl	8009640 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	2150      	movs	r1, #80	; 0x50
 800915a:	4618      	mov	r0, r3
 800915c:	f000 facf 	bl	80096fe <TIM_ITRx_SetConfig>
      break;
 8009160:	e02c      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6818      	ldr	r0, [r3, #0]
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	6859      	ldr	r1, [r3, #4]
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	461a      	mov	r2, r3
 8009170:	f000 fa95 	bl	800969e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2160      	movs	r1, #96	; 0x60
 800917a:	4618      	mov	r0, r3
 800917c:	f000 fabf 	bl	80096fe <TIM_ITRx_SetConfig>
      break;
 8009180:	e01c      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6818      	ldr	r0, [r3, #0]
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	6859      	ldr	r1, [r3, #4]
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	68db      	ldr	r3, [r3, #12]
 800918e:	461a      	mov	r2, r3
 8009190:	f000 fa56 	bl	8009640 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2140      	movs	r1, #64	; 0x40
 800919a:	4618      	mov	r0, r3
 800919c:	f000 faaf 	bl	80096fe <TIM_ITRx_SetConfig>
      break;
 80091a0:	e00c      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4619      	mov	r1, r3
 80091ac:	4610      	mov	r0, r2
 80091ae:	f000 faa6 	bl	80096fe <TIM_ITRx_SetConfig>
      break;
 80091b2:	e003      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	73fb      	strb	r3, [r7, #15]
      break;
 80091b8:	e000      	b.n	80091bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80091ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80091cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3710      	adds	r7, #16
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}

080091d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091d6:	b480      	push	{r7}
 80091d8:	b083      	sub	sp, #12
 80091da:	af00      	add	r7, sp, #0
 80091dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80091de:	bf00      	nop
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr

080091ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091ea:	b480      	push	{r7}
 80091ec:	b083      	sub	sp, #12
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091f2:	bf00      	nop
 80091f4:	370c      	adds	r7, #12
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr

080091fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009206:	bf00      	nop
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009212:	b480      	push	{r7}
 8009214:	b083      	sub	sp, #12
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800921a:	bf00      	nop
 800921c:	370c      	adds	r7, #12
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr
	...

08009228 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a34      	ldr	r2, [pc, #208]	; (800930c <TIM_Base_SetConfig+0xe4>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d00f      	beq.n	8009260 <TIM_Base_SetConfig+0x38>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009246:	d00b      	beq.n	8009260 <TIM_Base_SetConfig+0x38>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a31      	ldr	r2, [pc, #196]	; (8009310 <TIM_Base_SetConfig+0xe8>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d007      	beq.n	8009260 <TIM_Base_SetConfig+0x38>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a30      	ldr	r2, [pc, #192]	; (8009314 <TIM_Base_SetConfig+0xec>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d003      	beq.n	8009260 <TIM_Base_SetConfig+0x38>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a2f      	ldr	r2, [pc, #188]	; (8009318 <TIM_Base_SetConfig+0xf0>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d108      	bne.n	8009272 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	4313      	orrs	r3, r2
 8009270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a25      	ldr	r2, [pc, #148]	; (800930c <TIM_Base_SetConfig+0xe4>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d01b      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009280:	d017      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a22      	ldr	r2, [pc, #136]	; (8009310 <TIM_Base_SetConfig+0xe8>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d013      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a21      	ldr	r2, [pc, #132]	; (8009314 <TIM_Base_SetConfig+0xec>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d00f      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4a20      	ldr	r2, [pc, #128]	; (8009318 <TIM_Base_SetConfig+0xf0>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d00b      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4a1f      	ldr	r2, [pc, #124]	; (800931c <TIM_Base_SetConfig+0xf4>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d007      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a1e      	ldr	r2, [pc, #120]	; (8009320 <TIM_Base_SetConfig+0xf8>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d003      	beq.n	80092b2 <TIM_Base_SetConfig+0x8a>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a1d      	ldr	r2, [pc, #116]	; (8009324 <TIM_Base_SetConfig+0xfc>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d108      	bne.n	80092c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	68db      	ldr	r3, [r3, #12]
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	689a      	ldr	r2, [r3, #8]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a08      	ldr	r2, [pc, #32]	; (800930c <TIM_Base_SetConfig+0xe4>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d103      	bne.n	80092f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	691a      	ldr	r2, [r3, #16]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	615a      	str	r2, [r3, #20]
}
 80092fe:	bf00      	nop
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	40010000 	.word	0x40010000
 8009310:	40000400 	.word	0x40000400
 8009314:	40000800 	.word	0x40000800
 8009318:	40000c00 	.word	0x40000c00
 800931c:	40014000 	.word	0x40014000
 8009320:	40014400 	.word	0x40014400
 8009324:	40014800 	.word	0x40014800

08009328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009328:	b480      	push	{r7}
 800932a:	b087      	sub	sp, #28
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a1b      	ldr	r3, [r3, #32]
 8009336:	f023 0201 	bic.w	r2, r3, #1
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6a1b      	ldr	r3, [r3, #32]
 8009342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f023 0303 	bic.w	r3, r3, #3
 800935e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	4313      	orrs	r3, r2
 8009368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	f023 0302 	bic.w	r3, r3, #2
 8009370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	697a      	ldr	r2, [r7, #20]
 8009378:	4313      	orrs	r3, r2
 800937a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a1c      	ldr	r2, [pc, #112]	; (80093f0 <TIM_OC1_SetConfig+0xc8>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d10c      	bne.n	800939e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	f023 0308 	bic.w	r3, r3, #8
 800938a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	697a      	ldr	r2, [r7, #20]
 8009392:	4313      	orrs	r3, r2
 8009394:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	f023 0304 	bic.w	r3, r3, #4
 800939c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4a13      	ldr	r2, [pc, #76]	; (80093f0 <TIM_OC1_SetConfig+0xc8>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d111      	bne.n	80093ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80093b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	695b      	ldr	r3, [r3, #20]
 80093ba:	693a      	ldr	r2, [r7, #16]
 80093bc:	4313      	orrs	r3, r2
 80093be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	699b      	ldr	r3, [r3, #24]
 80093c4:	693a      	ldr	r2, [r7, #16]
 80093c6:	4313      	orrs	r3, r2
 80093c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	68fa      	ldr	r2, [r7, #12]
 80093d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	685a      	ldr	r2, [r3, #4]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	697a      	ldr	r2, [r7, #20]
 80093e2:	621a      	str	r2, [r3, #32]
}
 80093e4:	bf00      	nop
 80093e6:	371c      	adds	r7, #28
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr
 80093f0:	40010000 	.word	0x40010000

080093f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b087      	sub	sp, #28
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6a1b      	ldr	r3, [r3, #32]
 8009402:	f023 0210 	bic.w	r2, r3, #16
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6a1b      	ldr	r3, [r3, #32]
 800940e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800942a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	021b      	lsls	r3, r3, #8
 8009432:	68fa      	ldr	r2, [r7, #12]
 8009434:	4313      	orrs	r3, r2
 8009436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	f023 0320 	bic.w	r3, r3, #32
 800943e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	011b      	lsls	r3, r3, #4
 8009446:	697a      	ldr	r2, [r7, #20]
 8009448:	4313      	orrs	r3, r2
 800944a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a1e      	ldr	r2, [pc, #120]	; (80094c8 <TIM_OC2_SetConfig+0xd4>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d10d      	bne.n	8009470 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800945a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	011b      	lsls	r3, r3, #4
 8009462:	697a      	ldr	r2, [r7, #20]
 8009464:	4313      	orrs	r3, r2
 8009466:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800946e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	4a15      	ldr	r2, [pc, #84]	; (80094c8 <TIM_OC2_SetConfig+0xd4>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d113      	bne.n	80094a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800947e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009486:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	695b      	ldr	r3, [r3, #20]
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	693a      	ldr	r2, [r7, #16]
 8009490:	4313      	orrs	r3, r2
 8009492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	699b      	ldr	r3, [r3, #24]
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	693a      	ldr	r2, [r7, #16]
 800949c:	4313      	orrs	r3, r2
 800949e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	693a      	ldr	r2, [r7, #16]
 80094a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	685a      	ldr	r2, [r3, #4]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	621a      	str	r2, [r3, #32]
}
 80094ba:	bf00      	nop
 80094bc:	371c      	adds	r7, #28
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
 80094c6:	bf00      	nop
 80094c8:	40010000 	.word	0x40010000

080094cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b087      	sub	sp, #28
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
 80094d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a1b      	ldr	r3, [r3, #32]
 80094da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6a1b      	ldr	r3, [r3, #32]
 80094e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	69db      	ldr	r3, [r3, #28]
 80094f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f023 0303 	bic.w	r3, r3, #3
 8009502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	68fa      	ldr	r2, [r7, #12]
 800950a:	4313      	orrs	r3, r2
 800950c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009514:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	021b      	lsls	r3, r3, #8
 800951c:	697a      	ldr	r2, [r7, #20]
 800951e:	4313      	orrs	r3, r2
 8009520:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	4a1d      	ldr	r2, [pc, #116]	; (800959c <TIM_OC3_SetConfig+0xd0>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d10d      	bne.n	8009546 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009530:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	021b      	lsls	r3, r3, #8
 8009538:	697a      	ldr	r2, [r7, #20]
 800953a:	4313      	orrs	r3, r2
 800953c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009544:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	4a14      	ldr	r2, [pc, #80]	; (800959c <TIM_OC3_SetConfig+0xd0>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d113      	bne.n	8009576 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800955c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	011b      	lsls	r3, r3, #4
 8009564:	693a      	ldr	r2, [r7, #16]
 8009566:	4313      	orrs	r3, r2
 8009568:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	699b      	ldr	r3, [r3, #24]
 800956e:	011b      	lsls	r3, r3, #4
 8009570:	693a      	ldr	r2, [r7, #16]
 8009572:	4313      	orrs	r3, r2
 8009574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	693a      	ldr	r2, [r7, #16]
 800957a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68fa      	ldr	r2, [r7, #12]
 8009580:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	685a      	ldr	r2, [r3, #4]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	697a      	ldr	r2, [r7, #20]
 800958e:	621a      	str	r2, [r3, #32]
}
 8009590:	bf00      	nop
 8009592:	371c      	adds	r7, #28
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr
 800959c:	40010000 	.word	0x40010000

080095a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b087      	sub	sp, #28
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a1b      	ldr	r3, [r3, #32]
 80095ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6a1b      	ldr	r3, [r3, #32]
 80095ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	69db      	ldr	r3, [r3, #28]
 80095c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	021b      	lsls	r3, r3, #8
 80095de:	68fa      	ldr	r2, [r7, #12]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80095ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	031b      	lsls	r3, r3, #12
 80095f2:	693a      	ldr	r2, [r7, #16]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	4a10      	ldr	r2, [pc, #64]	; (800963c <TIM_OC4_SetConfig+0x9c>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d109      	bne.n	8009614 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009606:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	695b      	ldr	r3, [r3, #20]
 800960c:	019b      	lsls	r3, r3, #6
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	4313      	orrs	r3, r2
 8009612:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	697a      	ldr	r2, [r7, #20]
 8009618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	685a      	ldr	r2, [r3, #4]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	693a      	ldr	r2, [r7, #16]
 800962c:	621a      	str	r2, [r3, #32]
}
 800962e:	bf00      	nop
 8009630:	371c      	adds	r7, #28
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	40010000 	.word	0x40010000

08009640 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009640:	b480      	push	{r7}
 8009642:	b087      	sub	sp, #28
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6a1b      	ldr	r3, [r3, #32]
 8009650:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6a1b      	ldr	r3, [r3, #32]
 8009656:	f023 0201 	bic.w	r2, r3, #1
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	699b      	ldr	r3, [r3, #24]
 8009662:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800966a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	011b      	lsls	r3, r3, #4
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	4313      	orrs	r3, r2
 8009674:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f023 030a 	bic.w	r3, r3, #10
 800967c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	4313      	orrs	r3, r2
 8009684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	621a      	str	r2, [r3, #32]
}
 8009692:	bf00      	nop
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr

0800969e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800969e:	b480      	push	{r7}
 80096a0:	b087      	sub	sp, #28
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	60f8      	str	r0, [r7, #12]
 80096a6:	60b9      	str	r1, [r7, #8]
 80096a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6a1b      	ldr	r3, [r3, #32]
 80096ae:	f023 0210 	bic.w	r2, r3, #16
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	699b      	ldr	r3, [r3, #24]
 80096ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	6a1b      	ldr	r3, [r3, #32]
 80096c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80096c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	031b      	lsls	r3, r3, #12
 80096ce:	697a      	ldr	r2, [r7, #20]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80096da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	011b      	lsls	r3, r3, #4
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	4313      	orrs	r3, r2
 80096e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	697a      	ldr	r2, [r7, #20]
 80096ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	693a      	ldr	r2, [r7, #16]
 80096f0:	621a      	str	r2, [r3, #32]
}
 80096f2:	bf00      	nop
 80096f4:	371c      	adds	r7, #28
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr

080096fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096fe:	b480      	push	{r7}
 8009700:	b085      	sub	sp, #20
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
 8009706:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009716:	683a      	ldr	r2, [r7, #0]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	4313      	orrs	r3, r2
 800971c:	f043 0307 	orr.w	r3, r3, #7
 8009720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	68fa      	ldr	r2, [r7, #12]
 8009726:	609a      	str	r2, [r3, #8]
}
 8009728:	bf00      	nop
 800972a:	3714      	adds	r7, #20
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
 8009740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800974e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	021a      	lsls	r2, r3, #8
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	431a      	orrs	r2, r3
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	4313      	orrs	r3, r2
 800975c:	697a      	ldr	r2, [r7, #20]
 800975e:	4313      	orrs	r3, r2
 8009760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	697a      	ldr	r2, [r7, #20]
 8009766:	609a      	str	r2, [r3, #8]
}
 8009768:	bf00      	nop
 800976a:	371c      	adds	r7, #28
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009774:	b480      	push	{r7}
 8009776:	b087      	sub	sp, #28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f003 031f 	and.w	r3, r3, #31
 8009786:	2201      	movs	r2, #1
 8009788:	fa02 f303 	lsl.w	r3, r2, r3
 800978c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a1a      	ldr	r2, [r3, #32]
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	43db      	mvns	r3, r3
 8009796:	401a      	ands	r2, r3
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6a1a      	ldr	r2, [r3, #32]
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	f003 031f 	and.w	r3, r3, #31
 80097a6:	6879      	ldr	r1, [r7, #4]
 80097a8:	fa01 f303 	lsl.w	r3, r1, r3
 80097ac:	431a      	orrs	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	621a      	str	r2, [r3, #32]
}
 80097b2:	bf00      	nop
 80097b4:	371c      	adds	r7, #28
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
	...

080097c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d101      	bne.n	80097d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097d4:	2302      	movs	r3, #2
 80097d6:	e050      	b.n	800987a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2202      	movs	r2, #2
 80097e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	689b      	ldr	r3, [r3, #8]
 80097f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68fa      	ldr	r2, [r7, #12]
 8009806:	4313      	orrs	r3, r2
 8009808:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a1c      	ldr	r2, [pc, #112]	; (8009888 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d018      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009824:	d013      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4a18      	ldr	r2, [pc, #96]	; (800988c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d00e      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a16      	ldr	r2, [pc, #88]	; (8009890 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d009      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a15      	ldr	r2, [pc, #84]	; (8009894 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d004      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a13      	ldr	r2, [pc, #76]	; (8009898 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d10c      	bne.n	8009868 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009854:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	68ba      	ldr	r2, [r7, #8]
 800985c:	4313      	orrs	r3, r2
 800985e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	68ba      	ldr	r2, [r7, #8]
 8009866:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009878:	2300      	movs	r3, #0
}
 800987a:	4618      	mov	r0, r3
 800987c:	3714      	adds	r7, #20
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	40010000 	.word	0x40010000
 800988c:	40000400 	.word	0x40000400
 8009890:	40000800 	.word	0x40000800
 8009894:	40000c00 	.word	0x40000c00
 8009898:	40014000 	.word	0x40014000

0800989c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800989c:	b480      	push	{r7}
 800989e:	b083      	sub	sp, #12
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80098a4:	bf00      	nop
 80098a6:	370c      	adds	r7, #12
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80098b8:	bf00      	nop
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d101      	bne.n	80098d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e03f      	b.n	8009956 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d106      	bne.n	80098f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2200      	movs	r2, #0
 80098e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f7fa fdce 	bl	800448c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2224      	movs	r2, #36	; 0x24
 80098f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68da      	ldr	r2, [r3, #12]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009906:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 ff43 	bl	800a794 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	691a      	ldr	r2, [r3, #16]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800991c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	695a      	ldr	r2, [r3, #20]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800992c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68da      	ldr	r2, [r3, #12]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800993c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2220      	movs	r2, #32
 8009948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2220      	movs	r2, #32
 8009950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009954:	2300      	movs	r3, #0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3708      	adds	r7, #8
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
	...

08009960 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b08c      	sub	sp, #48	; 0x30
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	4613      	mov	r3, r2
 800996c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009974:	b2db      	uxtb	r3, r3
 8009976:	2b20      	cmp	r3, #32
 8009978:	d165      	bne.n	8009a46 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d002      	beq.n	8009986 <HAL_UART_Transmit_DMA+0x26>
 8009980:	88fb      	ldrh	r3, [r7, #6]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e05e      	b.n	8009a48 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009990:	2b01      	cmp	r3, #1
 8009992:	d101      	bne.n	8009998 <HAL_UART_Transmit_DMA+0x38>
 8009994:	2302      	movs	r3, #2
 8009996:	e057      	b.n	8009a48 <HAL_UART_Transmit_DMA+0xe8>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	88fa      	ldrh	r2, [r7, #6]
 80099aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	88fa      	ldrh	r2, [r7, #6]
 80099b0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2221      	movs	r2, #33	; 0x21
 80099bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099c4:	4a22      	ldr	r2, [pc, #136]	; (8009a50 <HAL_UART_Transmit_DMA+0xf0>)
 80099c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099cc:	4a21      	ldr	r2, [pc, #132]	; (8009a54 <HAL_UART_Transmit_DMA+0xf4>)
 80099ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099d4:	4a20      	ldr	r2, [pc, #128]	; (8009a58 <HAL_UART_Transmit_DMA+0xf8>)
 80099d6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099dc:	2200      	movs	r2, #0
 80099de:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80099e0:	f107 0308 	add.w	r3, r7, #8
 80099e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80099ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ec:	6819      	ldr	r1, [r3, #0]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	3304      	adds	r3, #4
 80099f4:	461a      	mov	r2, r3
 80099f6:	88fb      	ldrh	r3, [r7, #6]
 80099f8:	f7fb fa20 	bl	8004e3c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a04:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	3314      	adds	r3, #20
 8009a14:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	e853 3f00 	ldrex	r3, [r3]
 8009a1c:	617b      	str	r3, [r7, #20]
   return(result);
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a24:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	3314      	adds	r3, #20
 8009a2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a2e:	627a      	str	r2, [r7, #36]	; 0x24
 8009a30:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a32:	6a39      	ldr	r1, [r7, #32]
 8009a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a36:	e841 2300 	strex	r3, r2, [r1]
 8009a3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a3c:	69fb      	ldr	r3, [r7, #28]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d1e5      	bne.n	8009a0e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009a42:	2300      	movs	r3, #0
 8009a44:	e000      	b.n	8009a48 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009a46:	2302      	movs	r3, #2
  }
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3730      	adds	r7, #48	; 0x30
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}
 8009a50:	0800a02d 	.word	0x0800a02d
 8009a54:	0800a0c7 	.word	0x0800a0c7
 8009a58:	0800a23f 	.word	0x0800a23f

08009a5c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	60b9      	str	r1, [r7, #8]
 8009a66:	4613      	mov	r3, r2
 8009a68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	2b20      	cmp	r3, #32
 8009a74:	d11d      	bne.n	8009ab2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d002      	beq.n	8009a82 <HAL_UART_Receive_DMA+0x26>
 8009a7c:	88fb      	ldrh	r3, [r7, #6]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d101      	bne.n	8009a86 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	e016      	b.n	8009ab4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d101      	bne.n	8009a94 <HAL_UART_Receive_DMA+0x38>
 8009a90:	2302      	movs	r3, #2
 8009a92:	e00f      	b.n	8009ab4 <HAL_UART_Receive_DMA+0x58>
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009aa2:	88fb      	ldrh	r3, [r7, #6]
 8009aa4:	461a      	mov	r2, r3
 8009aa6:	68b9      	ldr	r1, [r7, #8]
 8009aa8:	68f8      	ldr	r0, [r7, #12]
 8009aaa:	f000 fc13 	bl	800a2d4 <UART_Start_Receive_DMA>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	e000      	b.n	8009ab4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009ab2:	2302      	movs	r3, #2
  }
}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	3710      	adds	r7, #16
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bd80      	pop	{r7, pc}

08009abc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b0ba      	sub	sp, #232	; 0xe8
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68db      	ldr	r3, [r3, #12]
 8009ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	695b      	ldr	r3, [r3, #20]
 8009ade:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009af2:	f003 030f 	and.w	r3, r3, #15
 8009af6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009afa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d10f      	bne.n	8009b22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b06:	f003 0320 	and.w	r3, r3, #32
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d009      	beq.n	8009b22 <HAL_UART_IRQHandler+0x66>
 8009b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b12:	f003 0320 	and.w	r3, r3, #32
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d003      	beq.n	8009b22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 fd7f 	bl	800a61e <UART_Receive_IT>
      return;
 8009b20:	e256      	b.n	8009fd0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009b22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f000 80de 	beq.w	8009ce8 <HAL_UART_IRQHandler+0x22c>
 8009b2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b30:	f003 0301 	and.w	r3, r3, #1
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d106      	bne.n	8009b46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b3c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 80d1 	beq.w	8009ce8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00b      	beq.n	8009b6a <HAL_UART_IRQHandler+0xae>
 8009b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d005      	beq.n	8009b6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b62:	f043 0201 	orr.w	r2, r3, #1
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b6e:	f003 0304 	and.w	r3, r3, #4
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00b      	beq.n	8009b8e <HAL_UART_IRQHandler+0xd2>
 8009b76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b7a:	f003 0301 	and.w	r3, r3, #1
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d005      	beq.n	8009b8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b86:	f043 0202 	orr.w	r2, r3, #2
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b92:	f003 0302 	and.w	r3, r3, #2
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00b      	beq.n	8009bb2 <HAL_UART_IRQHandler+0xf6>
 8009b9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d005      	beq.n	8009bb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009baa:	f043 0204 	orr.w	r2, r3, #4
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bb6:	f003 0308 	and.w	r3, r3, #8
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d011      	beq.n	8009be2 <HAL_UART_IRQHandler+0x126>
 8009bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bc2:	f003 0320 	and.w	r3, r3, #32
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d105      	bne.n	8009bd6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009bca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bce:	f003 0301 	and.w	r3, r3, #1
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d005      	beq.n	8009be2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bda:	f043 0208 	orr.w	r2, r3, #8
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	f000 81ed 	beq.w	8009fc6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bf0:	f003 0320 	and.w	r3, r3, #32
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d008      	beq.n	8009c0a <HAL_UART_IRQHandler+0x14e>
 8009bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bfc:	f003 0320 	and.w	r3, r3, #32
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d002      	beq.n	8009c0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f000 fd0a 	bl	800a61e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	695b      	ldr	r3, [r3, #20]
 8009c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c14:	2b40      	cmp	r3, #64	; 0x40
 8009c16:	bf0c      	ite	eq
 8009c18:	2301      	moveq	r3, #1
 8009c1a:	2300      	movne	r3, #0
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c26:	f003 0308 	and.w	r3, r3, #8
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d103      	bne.n	8009c36 <HAL_UART_IRQHandler+0x17a>
 8009c2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d04f      	beq.n	8009cd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 fc12 	bl	800a460 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	695b      	ldr	r3, [r3, #20]
 8009c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c46:	2b40      	cmp	r3, #64	; 0x40
 8009c48:	d141      	bne.n	8009cce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	3314      	adds	r3, #20
 8009c50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c58:	e853 3f00 	ldrex	r3, [r3]
 8009c5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009c60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009c64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	3314      	adds	r3, #20
 8009c72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c76:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009c7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009c86:	e841 2300 	strex	r3, r2, [r1]
 8009c8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009c8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1d9      	bne.n	8009c4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d013      	beq.n	8009cc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ca2:	4a7d      	ldr	r2, [pc, #500]	; (8009e98 <HAL_UART_IRQHandler+0x3dc>)
 8009ca4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009caa:	4618      	mov	r0, r3
 8009cac:	f7fb f98e 	bl	8004fcc <HAL_DMA_Abort_IT>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d016      	beq.n	8009ce4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009cc0:	4610      	mov	r0, r2
 8009cc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cc4:	e00e      	b.n	8009ce4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 f99a 	bl	800a000 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ccc:	e00a      	b.n	8009ce4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 f996 	bl	800a000 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cd4:	e006      	b.n	8009ce4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f992 	bl	800a000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009ce2:	e170      	b.n	8009fc6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ce4:	bf00      	nop
    return;
 8009ce6:	e16e      	b.n	8009fc6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	f040 814a 	bne.w	8009f86 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cf6:	f003 0310 	and.w	r3, r3, #16
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	f000 8143 	beq.w	8009f86 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d04:	f003 0310 	and.w	r3, r3, #16
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	f000 813c 	beq.w	8009f86 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60bb      	str	r3, [r7, #8]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	60bb      	str	r3, [r7, #8]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	60bb      	str	r3, [r7, #8]
 8009d22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	695b      	ldr	r3, [r3, #20]
 8009d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d2e:	2b40      	cmp	r3, #64	; 0x40
 8009d30:	f040 80b4 	bne.w	8009e9c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 8140 	beq.w	8009fca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d52:	429a      	cmp	r2, r3
 8009d54:	f080 8139 	bcs.w	8009fca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d5e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d6a:	f000 8088 	beq.w	8009e7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	330c      	adds	r3, #12
 8009d74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d7c:	e853 3f00 	ldrex	r3, [r3]
 8009d80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009d84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	330c      	adds	r3, #12
 8009d96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009da6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009daa:	e841 2300 	strex	r3, r2, [r1]
 8009dae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009db2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1d9      	bne.n	8009d6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3314      	adds	r3, #20
 8009dc0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009dca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009dcc:	f023 0301 	bic.w	r3, r3, #1
 8009dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	3314      	adds	r3, #20
 8009dda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009dde:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009de2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009de6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009dea:	e841 2300 	strex	r3, r2, [r1]
 8009dee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009df0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1e1      	bne.n	8009dba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	3314      	adds	r3, #20
 8009dfc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009e00:	e853 3f00 	ldrex	r3, [r3]
 8009e04:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009e06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	3314      	adds	r3, #20
 8009e16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009e1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009e1c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009e20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009e22:	e841 2300 	strex	r3, r2, [r1]
 8009e26:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009e28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d1e3      	bne.n	8009df6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2220      	movs	r2, #32
 8009e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	330c      	adds	r3, #12
 8009e42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e46:	e853 3f00 	ldrex	r3, [r3]
 8009e4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e4e:	f023 0310 	bic.w	r3, r3, #16
 8009e52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	330c      	adds	r3, #12
 8009e5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e60:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e62:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e68:	e841 2300 	strex	r3, r2, [r1]
 8009e6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1e3      	bne.n	8009e3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7fb f837 	bl	8004eec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	1ad3      	subs	r3, r2, r3
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 f8c0 	bl	800a014 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e94:	e099      	b.n	8009fca <HAL_UART_IRQHandler+0x50e>
 8009e96:	bf00      	nop
 8009e98:	0800a527 	.word	0x0800a527
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009eb0:	b29b      	uxth	r3, r3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	f000 808b 	beq.w	8009fce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009eb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	f000 8086 	beq.w	8009fce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	330c      	adds	r3, #12
 8009ec8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ecc:	e853 3f00 	ldrex	r3, [r3]
 8009ed0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ed4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ed8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	330c      	adds	r3, #12
 8009ee2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009ee6:	647a      	str	r2, [r7, #68]	; 0x44
 8009ee8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009eec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009eee:	e841 2300 	strex	r3, r2, [r1]
 8009ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1e3      	bne.n	8009ec2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	3314      	adds	r3, #20
 8009f00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f04:	e853 3f00 	ldrex	r3, [r3]
 8009f08:	623b      	str	r3, [r7, #32]
   return(result);
 8009f0a:	6a3b      	ldr	r3, [r7, #32]
 8009f0c:	f023 0301 	bic.w	r3, r3, #1
 8009f10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	3314      	adds	r3, #20
 8009f1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009f1e:	633a      	str	r2, [r7, #48]	; 0x30
 8009f20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f26:	e841 2300 	strex	r3, r2, [r1]
 8009f2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1e3      	bne.n	8009efa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2220      	movs	r2, #32
 8009f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	330c      	adds	r3, #12
 8009f46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	e853 3f00 	ldrex	r3, [r3]
 8009f4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f023 0310 	bic.w	r3, r3, #16
 8009f56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	330c      	adds	r3, #12
 8009f60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009f64:	61fa      	str	r2, [r7, #28]
 8009f66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	69b9      	ldr	r1, [r7, #24]
 8009f6a:	69fa      	ldr	r2, [r7, #28]
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	617b      	str	r3, [r7, #20]
   return(result);
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e3      	bne.n	8009f40 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 f848 	bl	800a014 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f84:	e023      	b.n	8009fce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d009      	beq.n	8009fa6 <HAL_UART_IRQHandler+0x4ea>
 8009f92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d003      	beq.n	8009fa6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 fad5 	bl	800a54e <UART_Transmit_IT>
    return;
 8009fa4:	e014      	b.n	8009fd0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00e      	beq.n	8009fd0 <HAL_UART_IRQHandler+0x514>
 8009fb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d008      	beq.n	8009fd0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 fb15 	bl	800a5ee <UART_EndTransmit_IT>
    return;
 8009fc4:	e004      	b.n	8009fd0 <HAL_UART_IRQHandler+0x514>
    return;
 8009fc6:	bf00      	nop
 8009fc8:	e002      	b.n	8009fd0 <HAL_UART_IRQHandler+0x514>
      return;
 8009fca:	bf00      	nop
 8009fcc:	e000      	b.n	8009fd0 <HAL_UART_IRQHandler+0x514>
      return;
 8009fce:	bf00      	nop
  }
}
 8009fd0:	37e8      	adds	r7, #232	; 0xe8
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop

08009fd8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b083      	sub	sp, #12
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009fe0:	bf00      	nop
 8009fe2:	370c      	adds	r7, #12
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b083      	sub	sp, #12
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009ff4:	bf00      	nop
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr

0800a000 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a000:	b480      	push	{r7}
 800a002:	b083      	sub	sp, #12
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a008:	bf00      	nop
 800a00a:	370c      	adds	r7, #12
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a014:	b480      	push	{r7}
 800a016:	b083      	sub	sp, #12
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	460b      	mov	r3, r1
 800a01e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a020:	bf00      	nop
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b090      	sub	sp, #64	; 0x40
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a038:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a044:	2b00      	cmp	r3, #0
 800a046:	d137      	bne.n	800a0b8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a04a:	2200      	movs	r2, #0
 800a04c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a04e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	3314      	adds	r3, #20
 800a054:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a058:	e853 3f00 	ldrex	r3, [r3]
 800a05c:	623b      	str	r3, [r7, #32]
   return(result);
 800a05e:	6a3b      	ldr	r3, [r7, #32]
 800a060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a064:	63bb      	str	r3, [r7, #56]	; 0x38
 800a066:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3314      	adds	r3, #20
 800a06c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a06e:	633a      	str	r2, [r7, #48]	; 0x30
 800a070:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a072:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a076:	e841 2300 	strex	r3, r2, [r1]
 800a07a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1e5      	bne.n	800a04e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	330c      	adds	r3, #12
 800a088:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	e853 3f00 	ldrex	r3, [r3]
 800a090:	60fb      	str	r3, [r7, #12]
   return(result);
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a098:	637b      	str	r3, [r7, #52]	; 0x34
 800a09a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	330c      	adds	r3, #12
 800a0a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a0a2:	61fa      	str	r2, [r7, #28]
 800a0a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a6:	69b9      	ldr	r1, [r7, #24]
 800a0a8:	69fa      	ldr	r2, [r7, #28]
 800a0aa:	e841 2300 	strex	r3, r2, [r1]
 800a0ae:	617b      	str	r3, [r7, #20]
   return(result);
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1e5      	bne.n	800a082 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a0b6:	e002      	b.n	800a0be <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a0b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a0ba:	f7f9 fa45 	bl	8003548 <HAL_UART_TxCpltCallback>
}
 800a0be:	bf00      	nop
 800a0c0:	3740      	adds	r7, #64	; 0x40
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}

0800a0c6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a0c6:	b580      	push	{r7, lr}
 800a0c8:	b084      	sub	sp, #16
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0d2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f7ff ff7f 	bl	8009fd8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0da:	bf00      	nop
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b09c      	sub	sp, #112	; 0x70
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d172      	bne.n	800a1e4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a0fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a100:	2200      	movs	r2, #0
 800a102:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	330c      	adds	r3, #12
 800a10a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a10e:	e853 3f00 	ldrex	r3, [r3]
 800a112:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a116:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a11a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a11c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	330c      	adds	r3, #12
 800a122:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a124:	65ba      	str	r2, [r7, #88]	; 0x58
 800a126:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a128:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a12a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a12c:	e841 2300 	strex	r3, r2, [r1]
 800a130:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a134:	2b00      	cmp	r3, #0
 800a136:	d1e5      	bne.n	800a104 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a138:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3314      	adds	r3, #20
 800a13e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a142:	e853 3f00 	ldrex	r3, [r3]
 800a146:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a14a:	f023 0301 	bic.w	r3, r3, #1
 800a14e:	667b      	str	r3, [r7, #100]	; 0x64
 800a150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	3314      	adds	r3, #20
 800a156:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a158:	647a      	str	r2, [r7, #68]	; 0x44
 800a15a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a15e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a160:	e841 2300 	strex	r3, r2, [r1]
 800a164:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d1e5      	bne.n	800a138 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a16c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	3314      	adds	r3, #20
 800a172:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a176:	e853 3f00 	ldrex	r3, [r3]
 800a17a:	623b      	str	r3, [r7, #32]
   return(result);
 800a17c:	6a3b      	ldr	r3, [r7, #32]
 800a17e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a182:	663b      	str	r3, [r7, #96]	; 0x60
 800a184:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	3314      	adds	r3, #20
 800a18a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a18c:	633a      	str	r2, [r7, #48]	; 0x30
 800a18e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a190:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a194:	e841 2300 	strex	r3, r2, [r1]
 800a198:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1e5      	bne.n	800a16c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a1a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1a2:	2220      	movs	r2, #32
 800a1a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d119      	bne.n	800a1e4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	330c      	adds	r3, #12
 800a1b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	e853 3f00 	ldrex	r3, [r3]
 800a1be:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f023 0310 	bic.w	r3, r3, #16
 800a1c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a1c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	330c      	adds	r3, #12
 800a1ce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a1d0:	61fa      	str	r2, [r7, #28]
 800a1d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d4:	69b9      	ldr	r1, [r7, #24]
 800a1d6:	69fa      	ldr	r2, [r7, #28]
 800a1d8:	e841 2300 	strex	r3, r2, [r1]
 800a1dc:	617b      	str	r3, [r7, #20]
   return(result);
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d1e5      	bne.n	800a1b0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d106      	bne.n	800a1fa <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a1f4:	f7ff ff0e 	bl	800a014 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1f8:	e002      	b.n	800a200 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a1fa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a1fc:	f7f9 f9b6 	bl	800356c <HAL_UART_RxCpltCallback>
}
 800a200:	bf00      	nop
 800a202:	3770      	adds	r7, #112	; 0x70
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a214:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	d108      	bne.n	800a230 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a222:	085b      	lsrs	r3, r3, #1
 800a224:	b29b      	uxth	r3, r3
 800a226:	4619      	mov	r1, r3
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f7ff fef3 	bl	800a014 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a22e:	e002      	b.n	800a236 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	f7ff fedb 	bl	8009fec <HAL_UART_RxHalfCpltCallback>
}
 800a236:	bf00      	nop
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b084      	sub	sp, #16
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a246:	2300      	movs	r3, #0
 800a248:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a24e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	695b      	ldr	r3, [r3, #20]
 800a256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a25a:	2b80      	cmp	r3, #128	; 0x80
 800a25c:	bf0c      	ite	eq
 800a25e:	2301      	moveq	r3, #1
 800a260:	2300      	movne	r3, #0
 800a262:	b2db      	uxtb	r3, r3
 800a264:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b21      	cmp	r3, #33	; 0x21
 800a270:	d108      	bne.n	800a284 <UART_DMAError+0x46>
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d005      	beq.n	800a284 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	2200      	movs	r2, #0
 800a27c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a27e:	68b8      	ldr	r0, [r7, #8]
 800a280:	f000 f8c6 	bl	800a410 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	695b      	ldr	r3, [r3, #20]
 800a28a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a28e:	2b40      	cmp	r3, #64	; 0x40
 800a290:	bf0c      	ite	eq
 800a292:	2301      	moveq	r3, #1
 800a294:	2300      	movne	r3, #0
 800a296:	b2db      	uxtb	r3, r3
 800a298:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	2b22      	cmp	r3, #34	; 0x22
 800a2a4:	d108      	bne.n	800a2b8 <UART_DMAError+0x7a>
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d005      	beq.n	800a2b8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a2b2:	68b8      	ldr	r0, [r7, #8]
 800a2b4:	f000 f8d4 	bl	800a460 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2bc:	f043 0210 	orr.w	r2, r3, #16
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a2c4:	68b8      	ldr	r0, [r7, #8]
 800a2c6:	f7ff fe9b 	bl	800a000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2ca:	bf00      	nop
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
	...

0800a2d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b098      	sub	sp, #96	; 0x60
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	60b9      	str	r1, [r7, #8]
 800a2de:	4613      	mov	r3, r2
 800a2e0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a2e2:	68ba      	ldr	r2, [r7, #8]
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	88fa      	ldrh	r2, [r7, #6]
 800a2ec:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2222      	movs	r2, #34	; 0x22
 800a2f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a300:	4a40      	ldr	r2, [pc, #256]	; (800a404 <UART_Start_Receive_DMA+0x130>)
 800a302:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a308:	4a3f      	ldr	r2, [pc, #252]	; (800a408 <UART_Start_Receive_DMA+0x134>)
 800a30a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a310:	4a3e      	ldr	r2, [pc, #248]	; (800a40c <UART_Start_Receive_DMA+0x138>)
 800a312:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a318:	2200      	movs	r2, #0
 800a31a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a31c:	f107 0308 	add.w	r3, r7, #8
 800a320:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	3304      	adds	r3, #4
 800a32c:	4619      	mov	r1, r3
 800a32e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	88fb      	ldrh	r3, [r7, #6]
 800a334:	f7fa fd82 	bl	8004e3c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a338:	2300      	movs	r3, #0
 800a33a:	613b      	str	r3, [r7, #16]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	613b      	str	r3, [r7, #16]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	613b      	str	r3, [r7, #16]
 800a34c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	691b      	ldr	r3, [r3, #16]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d019      	beq.n	800a392 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	330c      	adds	r3, #12
 800a364:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a368:	e853 3f00 	ldrex	r3, [r3]
 800a36c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a36e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a374:	65bb      	str	r3, [r7, #88]	; 0x58
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	330c      	adds	r3, #12
 800a37c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a37e:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a380:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a382:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a384:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a386:	e841 2300 	strex	r3, r2, [r1]
 800a38a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a38c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d1e5      	bne.n	800a35e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	3314      	adds	r3, #20
 800a398:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39c:	e853 3f00 	ldrex	r3, [r3]
 800a3a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a4:	f043 0301 	orr.w	r3, r3, #1
 800a3a8:	657b      	str	r3, [r7, #84]	; 0x54
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	3314      	adds	r3, #20
 800a3b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a3b2:	63ba      	str	r2, [r7, #56]	; 0x38
 800a3b4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a3b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a3ba:	e841 2300 	strex	r3, r2, [r1]
 800a3be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d1e5      	bne.n	800a392 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	3314      	adds	r3, #20
 800a3cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ce:	69bb      	ldr	r3, [r7, #24]
 800a3d0:	e853 3f00 	ldrex	r3, [r3]
 800a3d4:	617b      	str	r3, [r7, #20]
   return(result);
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3dc:	653b      	str	r3, [r7, #80]	; 0x50
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	3314      	adds	r3, #20
 800a3e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a3e6:	627a      	str	r2, [r7, #36]	; 0x24
 800a3e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ea:	6a39      	ldr	r1, [r7, #32]
 800a3ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3ee:	e841 2300 	strex	r3, r2, [r1]
 800a3f2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1e5      	bne.n	800a3c6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3760      	adds	r7, #96	; 0x60
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	0800a0e3 	.word	0x0800a0e3
 800a408:	0800a209 	.word	0x0800a209
 800a40c:	0800a23f 	.word	0x0800a23f

0800a410 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a410:	b480      	push	{r7}
 800a412:	b089      	sub	sp, #36	; 0x24
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	330c      	adds	r3, #12
 800a41e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	e853 3f00 	ldrex	r3, [r3]
 800a426:	60bb      	str	r3, [r7, #8]
   return(result);
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a42e:	61fb      	str	r3, [r7, #28]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	330c      	adds	r3, #12
 800a436:	69fa      	ldr	r2, [r7, #28]
 800a438:	61ba      	str	r2, [r7, #24]
 800a43a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a43c:	6979      	ldr	r1, [r7, #20]
 800a43e:	69ba      	ldr	r2, [r7, #24]
 800a440:	e841 2300 	strex	r3, r2, [r1]
 800a444:	613b      	str	r3, [r7, #16]
   return(result);
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d1e5      	bne.n	800a418 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2220      	movs	r2, #32
 800a450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a454:	bf00      	nop
 800a456:	3724      	adds	r7, #36	; 0x24
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a460:	b480      	push	{r7}
 800a462:	b095      	sub	sp, #84	; 0x54
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	330c      	adds	r3, #12
 800a46e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a472:	e853 3f00 	ldrex	r3, [r3]
 800a476:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a47a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a47e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	330c      	adds	r3, #12
 800a486:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a488:	643a      	str	r2, [r7, #64]	; 0x40
 800a48a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a48c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a48e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a490:	e841 2300 	strex	r3, r2, [r1]
 800a494:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d1e5      	bne.n	800a468 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3314      	adds	r3, #20
 800a4a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a4:	6a3b      	ldr	r3, [r7, #32]
 800a4a6:	e853 3f00 	ldrex	r3, [r3]
 800a4aa:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4ac:	69fb      	ldr	r3, [r7, #28]
 800a4ae:	f023 0301 	bic.w	r3, r3, #1
 800a4b2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	3314      	adds	r3, #20
 800a4ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a4be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4c4:	e841 2300 	strex	r3, r2, [r1]
 800a4c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a4ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d1e5      	bne.n	800a49c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	d119      	bne.n	800a50c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	330c      	adds	r3, #12
 800a4de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	e853 3f00 	ldrex	r3, [r3]
 800a4e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	f023 0310 	bic.w	r3, r3, #16
 800a4ee:	647b      	str	r3, [r7, #68]	; 0x44
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	330c      	adds	r3, #12
 800a4f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4f8:	61ba      	str	r2, [r7, #24]
 800a4fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4fc:	6979      	ldr	r1, [r7, #20]
 800a4fe:	69ba      	ldr	r2, [r7, #24]
 800a500:	e841 2300 	strex	r3, r2, [r1]
 800a504:	613b      	str	r3, [r7, #16]
   return(result);
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1e5      	bne.n	800a4d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2220      	movs	r2, #32
 800a510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a51a:	bf00      	nop
 800a51c:	3754      	adds	r7, #84	; 0x54
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr

0800a526 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a532:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2200      	movs	r2, #0
 800a538:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2200      	movs	r2, #0
 800a53e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a540:	68f8      	ldr	r0, [r7, #12]
 800a542:	f7ff fd5d 	bl	800a000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a546:	bf00      	nop
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}

0800a54e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a54e:	b480      	push	{r7}
 800a550:	b085      	sub	sp, #20
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	2b21      	cmp	r3, #33	; 0x21
 800a560:	d13e      	bne.n	800a5e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a56a:	d114      	bne.n	800a596 <UART_Transmit_IT+0x48>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	691b      	ldr	r3, [r3, #16]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d110      	bne.n	800a596 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6a1b      	ldr	r3, [r3, #32]
 800a578:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	881b      	ldrh	r3, [r3, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a588:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6a1b      	ldr	r3, [r3, #32]
 800a58e:	1c9a      	adds	r2, r3, #2
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	621a      	str	r2, [r3, #32]
 800a594:	e008      	b.n	800a5a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6a1b      	ldr	r3, [r3, #32]
 800a59a:	1c59      	adds	r1, r3, #1
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	6211      	str	r1, [r2, #32]
 800a5a0:	781a      	ldrb	r2, [r3, #0]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d10f      	bne.n	800a5dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	68da      	ldr	r2, [r3, #12]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68da      	ldr	r2, [r3, #12]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	e000      	b.n	800a5e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a5e0:	2302      	movs	r3, #2
  }
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3714      	adds	r7, #20
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr

0800a5ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b082      	sub	sp, #8
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	68da      	ldr	r2, [r3, #12]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a604:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2220      	movs	r2, #32
 800a60a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f7f8 ff9a 	bl	8003548 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	3708      	adds	r7, #8
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}

0800a61e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b08c      	sub	sp, #48	; 0x30
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	2b22      	cmp	r3, #34	; 0x22
 800a630:	f040 80ab 	bne.w	800a78a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a63c:	d117      	bne.n	800a66e <UART_Receive_IT+0x50>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	691b      	ldr	r3, [r3, #16]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d113      	bne.n	800a66e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a646:	2300      	movs	r3, #0
 800a648:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a64e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	b29b      	uxth	r3, r3
 800a658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a65c:	b29a      	uxth	r2, r3
 800a65e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a660:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a666:	1c9a      	adds	r2, r3, #2
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	629a      	str	r2, [r3, #40]	; 0x28
 800a66c:	e026      	b.n	800a6bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a672:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a674:	2300      	movs	r3, #0
 800a676:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a680:	d007      	beq.n	800a692 <UART_Receive_IT+0x74>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d10a      	bne.n	800a6a0 <UART_Receive_IT+0x82>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d106      	bne.n	800a6a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	b2da      	uxtb	r2, r3
 800a69a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a69c:	701a      	strb	r2, [r3, #0]
 800a69e:	e008      	b.n	800a6b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6ac:	b2da      	uxtb	r2, r3
 800a6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6b6:	1c5a      	adds	r2, r3, #1
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	4619      	mov	r1, r3
 800a6ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d15a      	bne.n	800a786 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	68da      	ldr	r2, [r3, #12]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f022 0220 	bic.w	r2, r2, #32
 800a6de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	68da      	ldr	r2, [r3, #12]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a6ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	695a      	ldr	r2, [r3, #20]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f022 0201 	bic.w	r2, r2, #1
 800a6fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2220      	movs	r2, #32
 800a704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a70c:	2b01      	cmp	r3, #1
 800a70e:	d135      	bne.n	800a77c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	330c      	adds	r3, #12
 800a71c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	e853 3f00 	ldrex	r3, [r3]
 800a724:	613b      	str	r3, [r7, #16]
   return(result);
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	f023 0310 	bic.w	r3, r3, #16
 800a72c:	627b      	str	r3, [r7, #36]	; 0x24
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	330c      	adds	r3, #12
 800a734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a736:	623a      	str	r2, [r7, #32]
 800a738:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a73a:	69f9      	ldr	r1, [r7, #28]
 800a73c:	6a3a      	ldr	r2, [r7, #32]
 800a73e:	e841 2300 	strex	r3, r2, [r1]
 800a742:	61bb      	str	r3, [r7, #24]
   return(result);
 800a744:	69bb      	ldr	r3, [r7, #24]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d1e5      	bne.n	800a716 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f003 0310 	and.w	r3, r3, #16
 800a754:	2b10      	cmp	r3, #16
 800a756:	d10a      	bne.n	800a76e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a758:	2300      	movs	r3, #0
 800a75a:	60fb      	str	r3, [r7, #12]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	60fb      	str	r3, [r7, #12]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	60fb      	str	r3, [r7, #12]
 800a76c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a772:	4619      	mov	r1, r3
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7ff fc4d 	bl	800a014 <HAL_UARTEx_RxEventCallback>
 800a77a:	e002      	b.n	800a782 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f7f8 fef5 	bl	800356c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a782:	2300      	movs	r3, #0
 800a784:	e002      	b.n	800a78c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a786:	2300      	movs	r3, #0
 800a788:	e000      	b.n	800a78c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a78a:	2302      	movs	r3, #2
  }
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3730      	adds	r7, #48	; 0x30
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a798:	b0c0      	sub	sp, #256	; 0x100
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	691b      	ldr	r3, [r3, #16]
 800a7a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a7ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7b0:	68d9      	ldr	r1, [r3, #12]
 800a7b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7b6:	681a      	ldr	r2, [r3, #0]
 800a7b8:	ea40 0301 	orr.w	r3, r0, r1
 800a7bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a7be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7c2:	689a      	ldr	r2, [r3, #8]
 800a7c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7c8:	691b      	ldr	r3, [r3, #16]
 800a7ca:	431a      	orrs	r2, r3
 800a7cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7d0:	695b      	ldr	r3, [r3, #20]
 800a7d2:	431a      	orrs	r2, r3
 800a7d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7d8:	69db      	ldr	r3, [r3, #28]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a7e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a7ec:	f021 010c 	bic.w	r1, r1, #12
 800a7f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7f4:	681a      	ldr	r2, [r3, #0]
 800a7f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a7fa:	430b      	orrs	r3, r1
 800a7fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a7fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	695b      	ldr	r3, [r3, #20]
 800a806:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a80a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a80e:	6999      	ldr	r1, [r3, #24]
 800a810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	ea40 0301 	orr.w	r3, r0, r1
 800a81a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a81c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	4b8f      	ldr	r3, [pc, #572]	; (800aa60 <UART_SetConfig+0x2cc>)
 800a824:	429a      	cmp	r2, r3
 800a826:	d005      	beq.n	800a834 <UART_SetConfig+0xa0>
 800a828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	4b8d      	ldr	r3, [pc, #564]	; (800aa64 <UART_SetConfig+0x2d0>)
 800a830:	429a      	cmp	r2, r3
 800a832:	d104      	bne.n	800a83e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a834:	f7fd fe96 	bl	8008564 <HAL_RCC_GetPCLK2Freq>
 800a838:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a83c:	e003      	b.n	800a846 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a83e:	f7fd fe7d 	bl	800853c <HAL_RCC_GetPCLK1Freq>
 800a842:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a84a:	69db      	ldr	r3, [r3, #28]
 800a84c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a850:	f040 810c 	bne.w	800aa6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a858:	2200      	movs	r2, #0
 800a85a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a85e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a862:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a866:	4622      	mov	r2, r4
 800a868:	462b      	mov	r3, r5
 800a86a:	1891      	adds	r1, r2, r2
 800a86c:	65b9      	str	r1, [r7, #88]	; 0x58
 800a86e:	415b      	adcs	r3, r3
 800a870:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a872:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a876:	4621      	mov	r1, r4
 800a878:	eb12 0801 	adds.w	r8, r2, r1
 800a87c:	4629      	mov	r1, r5
 800a87e:	eb43 0901 	adc.w	r9, r3, r1
 800a882:	f04f 0200 	mov.w	r2, #0
 800a886:	f04f 0300 	mov.w	r3, #0
 800a88a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a88e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a892:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a896:	4690      	mov	r8, r2
 800a898:	4699      	mov	r9, r3
 800a89a:	4623      	mov	r3, r4
 800a89c:	eb18 0303 	adds.w	r3, r8, r3
 800a8a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a8a4:	462b      	mov	r3, r5
 800a8a6:	eb49 0303 	adc.w	r3, r9, r3
 800a8aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a8ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a8ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a8be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	18db      	adds	r3, r3, r3
 800a8c6:	653b      	str	r3, [r7, #80]	; 0x50
 800a8c8:	4613      	mov	r3, r2
 800a8ca:	eb42 0303 	adc.w	r3, r2, r3
 800a8ce:	657b      	str	r3, [r7, #84]	; 0x54
 800a8d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a8d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a8d8:	f7f6 f9be 	bl	8000c58 <__aeabi_uldivmod>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	460b      	mov	r3, r1
 800a8e0:	4b61      	ldr	r3, [pc, #388]	; (800aa68 <UART_SetConfig+0x2d4>)
 800a8e2:	fba3 2302 	umull	r2, r3, r3, r2
 800a8e6:	095b      	lsrs	r3, r3, #5
 800a8e8:	011c      	lsls	r4, r3, #4
 800a8ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a8f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a8f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a8fc:	4642      	mov	r2, r8
 800a8fe:	464b      	mov	r3, r9
 800a900:	1891      	adds	r1, r2, r2
 800a902:	64b9      	str	r1, [r7, #72]	; 0x48
 800a904:	415b      	adcs	r3, r3
 800a906:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a908:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a90c:	4641      	mov	r1, r8
 800a90e:	eb12 0a01 	adds.w	sl, r2, r1
 800a912:	4649      	mov	r1, r9
 800a914:	eb43 0b01 	adc.w	fp, r3, r1
 800a918:	f04f 0200 	mov.w	r2, #0
 800a91c:	f04f 0300 	mov.w	r3, #0
 800a920:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a924:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a928:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a92c:	4692      	mov	sl, r2
 800a92e:	469b      	mov	fp, r3
 800a930:	4643      	mov	r3, r8
 800a932:	eb1a 0303 	adds.w	r3, sl, r3
 800a936:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a93a:	464b      	mov	r3, r9
 800a93c:	eb4b 0303 	adc.w	r3, fp, r3
 800a940:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a950:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a954:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a958:	460b      	mov	r3, r1
 800a95a:	18db      	adds	r3, r3, r3
 800a95c:	643b      	str	r3, [r7, #64]	; 0x40
 800a95e:	4613      	mov	r3, r2
 800a960:	eb42 0303 	adc.w	r3, r2, r3
 800a964:	647b      	str	r3, [r7, #68]	; 0x44
 800a966:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a96a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a96e:	f7f6 f973 	bl	8000c58 <__aeabi_uldivmod>
 800a972:	4602      	mov	r2, r0
 800a974:	460b      	mov	r3, r1
 800a976:	4611      	mov	r1, r2
 800a978:	4b3b      	ldr	r3, [pc, #236]	; (800aa68 <UART_SetConfig+0x2d4>)
 800a97a:	fba3 2301 	umull	r2, r3, r3, r1
 800a97e:	095b      	lsrs	r3, r3, #5
 800a980:	2264      	movs	r2, #100	; 0x64
 800a982:	fb02 f303 	mul.w	r3, r2, r3
 800a986:	1acb      	subs	r3, r1, r3
 800a988:	00db      	lsls	r3, r3, #3
 800a98a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a98e:	4b36      	ldr	r3, [pc, #216]	; (800aa68 <UART_SetConfig+0x2d4>)
 800a990:	fba3 2302 	umull	r2, r3, r3, r2
 800a994:	095b      	lsrs	r3, r3, #5
 800a996:	005b      	lsls	r3, r3, #1
 800a998:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a99c:	441c      	add	r4, r3
 800a99e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a9a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a9ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a9b0:	4642      	mov	r2, r8
 800a9b2:	464b      	mov	r3, r9
 800a9b4:	1891      	adds	r1, r2, r2
 800a9b6:	63b9      	str	r1, [r7, #56]	; 0x38
 800a9b8:	415b      	adcs	r3, r3
 800a9ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a9c0:	4641      	mov	r1, r8
 800a9c2:	1851      	adds	r1, r2, r1
 800a9c4:	6339      	str	r1, [r7, #48]	; 0x30
 800a9c6:	4649      	mov	r1, r9
 800a9c8:	414b      	adcs	r3, r1
 800a9ca:	637b      	str	r3, [r7, #52]	; 0x34
 800a9cc:	f04f 0200 	mov.w	r2, #0
 800a9d0:	f04f 0300 	mov.w	r3, #0
 800a9d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a9d8:	4659      	mov	r1, fp
 800a9da:	00cb      	lsls	r3, r1, #3
 800a9dc:	4651      	mov	r1, sl
 800a9de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a9e2:	4651      	mov	r1, sl
 800a9e4:	00ca      	lsls	r2, r1, #3
 800a9e6:	4610      	mov	r0, r2
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	4642      	mov	r2, r8
 800a9ee:	189b      	adds	r3, r3, r2
 800a9f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a9f4:	464b      	mov	r3, r9
 800a9f6:	460a      	mov	r2, r1
 800a9f8:	eb42 0303 	adc.w	r3, r2, r3
 800a9fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aa00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	2200      	movs	r2, #0
 800aa08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800aa0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aa10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aa14:	460b      	mov	r3, r1
 800aa16:	18db      	adds	r3, r3, r3
 800aa18:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa1a:	4613      	mov	r3, r2
 800aa1c:	eb42 0303 	adc.w	r3, r2, r3
 800aa20:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aa2a:	f7f6 f915 	bl	8000c58 <__aeabi_uldivmod>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	460b      	mov	r3, r1
 800aa32:	4b0d      	ldr	r3, [pc, #52]	; (800aa68 <UART_SetConfig+0x2d4>)
 800aa34:	fba3 1302 	umull	r1, r3, r3, r2
 800aa38:	095b      	lsrs	r3, r3, #5
 800aa3a:	2164      	movs	r1, #100	; 0x64
 800aa3c:	fb01 f303 	mul.w	r3, r1, r3
 800aa40:	1ad3      	subs	r3, r2, r3
 800aa42:	00db      	lsls	r3, r3, #3
 800aa44:	3332      	adds	r3, #50	; 0x32
 800aa46:	4a08      	ldr	r2, [pc, #32]	; (800aa68 <UART_SetConfig+0x2d4>)
 800aa48:	fba2 2303 	umull	r2, r3, r2, r3
 800aa4c:	095b      	lsrs	r3, r3, #5
 800aa4e:	f003 0207 	and.w	r2, r3, #7
 800aa52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4422      	add	r2, r4
 800aa5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800aa5c:	e105      	b.n	800ac6a <UART_SetConfig+0x4d6>
 800aa5e:	bf00      	nop
 800aa60:	40011000 	.word	0x40011000
 800aa64:	40011400 	.word	0x40011400
 800aa68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa70:	2200      	movs	r2, #0
 800aa72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800aa76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800aa7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800aa7e:	4642      	mov	r2, r8
 800aa80:	464b      	mov	r3, r9
 800aa82:	1891      	adds	r1, r2, r2
 800aa84:	6239      	str	r1, [r7, #32]
 800aa86:	415b      	adcs	r3, r3
 800aa88:	627b      	str	r3, [r7, #36]	; 0x24
 800aa8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa8e:	4641      	mov	r1, r8
 800aa90:	1854      	adds	r4, r2, r1
 800aa92:	4649      	mov	r1, r9
 800aa94:	eb43 0501 	adc.w	r5, r3, r1
 800aa98:	f04f 0200 	mov.w	r2, #0
 800aa9c:	f04f 0300 	mov.w	r3, #0
 800aaa0:	00eb      	lsls	r3, r5, #3
 800aaa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aaa6:	00e2      	lsls	r2, r4, #3
 800aaa8:	4614      	mov	r4, r2
 800aaaa:	461d      	mov	r5, r3
 800aaac:	4643      	mov	r3, r8
 800aaae:	18e3      	adds	r3, r4, r3
 800aab0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800aab4:	464b      	mov	r3, r9
 800aab6:	eb45 0303 	adc.w	r3, r5, r3
 800aaba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800aabe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	2200      	movs	r2, #0
 800aac6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800aaca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800aace:	f04f 0200 	mov.w	r2, #0
 800aad2:	f04f 0300 	mov.w	r3, #0
 800aad6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800aada:	4629      	mov	r1, r5
 800aadc:	008b      	lsls	r3, r1, #2
 800aade:	4621      	mov	r1, r4
 800aae0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aae4:	4621      	mov	r1, r4
 800aae6:	008a      	lsls	r2, r1, #2
 800aae8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800aaec:	f7f6 f8b4 	bl	8000c58 <__aeabi_uldivmod>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	460b      	mov	r3, r1
 800aaf4:	4b60      	ldr	r3, [pc, #384]	; (800ac78 <UART_SetConfig+0x4e4>)
 800aaf6:	fba3 2302 	umull	r2, r3, r3, r2
 800aafa:	095b      	lsrs	r3, r3, #5
 800aafc:	011c      	lsls	r4, r3, #4
 800aafe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab02:	2200      	movs	r2, #0
 800ab04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ab08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ab0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ab10:	4642      	mov	r2, r8
 800ab12:	464b      	mov	r3, r9
 800ab14:	1891      	adds	r1, r2, r2
 800ab16:	61b9      	str	r1, [r7, #24]
 800ab18:	415b      	adcs	r3, r3
 800ab1a:	61fb      	str	r3, [r7, #28]
 800ab1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab20:	4641      	mov	r1, r8
 800ab22:	1851      	adds	r1, r2, r1
 800ab24:	6139      	str	r1, [r7, #16]
 800ab26:	4649      	mov	r1, r9
 800ab28:	414b      	adcs	r3, r1
 800ab2a:	617b      	str	r3, [r7, #20]
 800ab2c:	f04f 0200 	mov.w	r2, #0
 800ab30:	f04f 0300 	mov.w	r3, #0
 800ab34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ab38:	4659      	mov	r1, fp
 800ab3a:	00cb      	lsls	r3, r1, #3
 800ab3c:	4651      	mov	r1, sl
 800ab3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab42:	4651      	mov	r1, sl
 800ab44:	00ca      	lsls	r2, r1, #3
 800ab46:	4610      	mov	r0, r2
 800ab48:	4619      	mov	r1, r3
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	4642      	mov	r2, r8
 800ab4e:	189b      	adds	r3, r3, r2
 800ab50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ab54:	464b      	mov	r3, r9
 800ab56:	460a      	mov	r2, r1
 800ab58:	eb42 0303 	adc.w	r3, r2, r3
 800ab5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ab60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	2200      	movs	r2, #0
 800ab68:	67bb      	str	r3, [r7, #120]	; 0x78
 800ab6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ab6c:	f04f 0200 	mov.w	r2, #0
 800ab70:	f04f 0300 	mov.w	r3, #0
 800ab74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ab78:	4649      	mov	r1, r9
 800ab7a:	008b      	lsls	r3, r1, #2
 800ab7c:	4641      	mov	r1, r8
 800ab7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab82:	4641      	mov	r1, r8
 800ab84:	008a      	lsls	r2, r1, #2
 800ab86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ab8a:	f7f6 f865 	bl	8000c58 <__aeabi_uldivmod>
 800ab8e:	4602      	mov	r2, r0
 800ab90:	460b      	mov	r3, r1
 800ab92:	4b39      	ldr	r3, [pc, #228]	; (800ac78 <UART_SetConfig+0x4e4>)
 800ab94:	fba3 1302 	umull	r1, r3, r3, r2
 800ab98:	095b      	lsrs	r3, r3, #5
 800ab9a:	2164      	movs	r1, #100	; 0x64
 800ab9c:	fb01 f303 	mul.w	r3, r1, r3
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	011b      	lsls	r3, r3, #4
 800aba4:	3332      	adds	r3, #50	; 0x32
 800aba6:	4a34      	ldr	r2, [pc, #208]	; (800ac78 <UART_SetConfig+0x4e4>)
 800aba8:	fba2 2303 	umull	r2, r3, r2, r3
 800abac:	095b      	lsrs	r3, r3, #5
 800abae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abb2:	441c      	add	r4, r3
 800abb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abb8:	2200      	movs	r2, #0
 800abba:	673b      	str	r3, [r7, #112]	; 0x70
 800abbc:	677a      	str	r2, [r7, #116]	; 0x74
 800abbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800abc2:	4642      	mov	r2, r8
 800abc4:	464b      	mov	r3, r9
 800abc6:	1891      	adds	r1, r2, r2
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	415b      	adcs	r3, r3
 800abcc:	60fb      	str	r3, [r7, #12]
 800abce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abd2:	4641      	mov	r1, r8
 800abd4:	1851      	adds	r1, r2, r1
 800abd6:	6039      	str	r1, [r7, #0]
 800abd8:	4649      	mov	r1, r9
 800abda:	414b      	adcs	r3, r1
 800abdc:	607b      	str	r3, [r7, #4]
 800abde:	f04f 0200 	mov.w	r2, #0
 800abe2:	f04f 0300 	mov.w	r3, #0
 800abe6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800abea:	4659      	mov	r1, fp
 800abec:	00cb      	lsls	r3, r1, #3
 800abee:	4651      	mov	r1, sl
 800abf0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abf4:	4651      	mov	r1, sl
 800abf6:	00ca      	lsls	r2, r1, #3
 800abf8:	4610      	mov	r0, r2
 800abfa:	4619      	mov	r1, r3
 800abfc:	4603      	mov	r3, r0
 800abfe:	4642      	mov	r2, r8
 800ac00:	189b      	adds	r3, r3, r2
 800ac02:	66bb      	str	r3, [r7, #104]	; 0x68
 800ac04:	464b      	mov	r3, r9
 800ac06:	460a      	mov	r2, r1
 800ac08:	eb42 0303 	adc.w	r3, r2, r3
 800ac0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	2200      	movs	r2, #0
 800ac16:	663b      	str	r3, [r7, #96]	; 0x60
 800ac18:	667a      	str	r2, [r7, #100]	; 0x64
 800ac1a:	f04f 0200 	mov.w	r2, #0
 800ac1e:	f04f 0300 	mov.w	r3, #0
 800ac22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ac26:	4649      	mov	r1, r9
 800ac28:	008b      	lsls	r3, r1, #2
 800ac2a:	4641      	mov	r1, r8
 800ac2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac30:	4641      	mov	r1, r8
 800ac32:	008a      	lsls	r2, r1, #2
 800ac34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ac38:	f7f6 f80e 	bl	8000c58 <__aeabi_uldivmod>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	460b      	mov	r3, r1
 800ac40:	4b0d      	ldr	r3, [pc, #52]	; (800ac78 <UART_SetConfig+0x4e4>)
 800ac42:	fba3 1302 	umull	r1, r3, r3, r2
 800ac46:	095b      	lsrs	r3, r3, #5
 800ac48:	2164      	movs	r1, #100	; 0x64
 800ac4a:	fb01 f303 	mul.w	r3, r1, r3
 800ac4e:	1ad3      	subs	r3, r2, r3
 800ac50:	011b      	lsls	r3, r3, #4
 800ac52:	3332      	adds	r3, #50	; 0x32
 800ac54:	4a08      	ldr	r2, [pc, #32]	; (800ac78 <UART_SetConfig+0x4e4>)
 800ac56:	fba2 2303 	umull	r2, r3, r2, r3
 800ac5a:	095b      	lsrs	r3, r3, #5
 800ac5c:	f003 020f 	and.w	r2, r3, #15
 800ac60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4422      	add	r2, r4
 800ac68:	609a      	str	r2, [r3, #8]
}
 800ac6a:	bf00      	nop
 800ac6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ac70:	46bd      	mov	sp, r7
 800ac72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac76:	bf00      	nop
 800ac78:	51eb851f 	.word	0x51eb851f

0800ac7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ac7c:	b084      	sub	sp, #16
 800ac7e:	b580      	push	{r7, lr}
 800ac80:	b084      	sub	sp, #16
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
 800ac86:	f107 001c 	add.w	r0, r7, #28
 800ac8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ac8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d122      	bne.n	800acda <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	68db      	ldr	r3, [r3, #12]
 800aca4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800aca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800acbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acbe:	2b01      	cmp	r3, #1
 800acc0:	d105      	bne.n	800acce <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	68db      	ldr	r3, [r3, #12]
 800acc6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 f9c0 	bl	800b054 <USB_CoreReset>
 800acd4:	4603      	mov	r3, r0
 800acd6:	73fb      	strb	r3, [r7, #15]
 800acd8:	e01a      	b.n	800ad10 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	68db      	ldr	r3, [r3, #12]
 800acde:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 f9b4 	bl	800b054 <USB_CoreReset>
 800acec:	4603      	mov	r3, r0
 800acee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800acf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d106      	bne.n	800ad04 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	639a      	str	r2, [r3, #56]	; 0x38
 800ad02:	e005      	b.n	800ad10 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad08:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ad10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d10b      	bne.n	800ad2e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	689b      	ldr	r3, [r3, #8]
 800ad1a:	f043 0206 	orr.w	r2, r3, #6
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	689b      	ldr	r3, [r3, #8]
 800ad26:	f043 0220 	orr.w	r2, r3, #32
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ad2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3710      	adds	r7, #16
 800ad34:	46bd      	mov	sp, r7
 800ad36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ad3a:	b004      	add	sp, #16
 800ad3c:	4770      	bx	lr

0800ad3e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad3e:	b480      	push	{r7}
 800ad40:	b083      	sub	sp, #12
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	f043 0201 	orr.w	r2, r3, #1
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ad52:	2300      	movs	r3, #0
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	370c      	adds	r7, #12
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5e:	4770      	bx	lr

0800ad60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b083      	sub	sp, #12
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	f023 0201 	bic.w	r2, r3, #1
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ad74:	2300      	movs	r3, #0
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	370c      	adds	r7, #12
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad80:	4770      	bx	lr

0800ad82 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ad82:	b580      	push	{r7, lr}
 800ad84:	b084      	sub	sp, #16
 800ad86:	af00      	add	r7, sp, #0
 800ad88:	6078      	str	r0, [r7, #4]
 800ad8a:	460b      	mov	r3, r1
 800ad8c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	68db      	ldr	r3, [r3, #12]
 800ad96:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ad9e:	78fb      	ldrb	r3, [r7, #3]
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d115      	bne.n	800add0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800adb0:	2001      	movs	r0, #1
 800adb2:	f7f9 fe5f 	bl	8004a74 <HAL_Delay>
      ms++;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	3301      	adds	r3, #1
 800adba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f000 f93a 	bl	800b036 <USB_GetMode>
 800adc2:	4603      	mov	r3, r0
 800adc4:	2b01      	cmp	r3, #1
 800adc6:	d01e      	beq.n	800ae06 <USB_SetCurrentMode+0x84>
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	2b31      	cmp	r3, #49	; 0x31
 800adcc:	d9f0      	bls.n	800adb0 <USB_SetCurrentMode+0x2e>
 800adce:	e01a      	b.n	800ae06 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800add0:	78fb      	ldrb	r3, [r7, #3]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d115      	bne.n	800ae02 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	68db      	ldr	r3, [r3, #12]
 800adda:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ade2:	2001      	movs	r0, #1
 800ade4:	f7f9 fe46 	bl	8004a74 <HAL_Delay>
      ms++;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	3301      	adds	r3, #1
 800adec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 f921 	bl	800b036 <USB_GetMode>
 800adf4:	4603      	mov	r3, r0
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d005      	beq.n	800ae06 <USB_SetCurrentMode+0x84>
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2b31      	cmp	r3, #49	; 0x31
 800adfe:	d9f0      	bls.n	800ade2 <USB_SetCurrentMode+0x60>
 800ae00:	e001      	b.n	800ae06 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ae02:	2301      	movs	r3, #1
 800ae04:	e005      	b.n	800ae12 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2b32      	cmp	r3, #50	; 0x32
 800ae0a:	d101      	bne.n	800ae10 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	e000      	b.n	800ae12 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ae10:	2300      	movs	r3, #0
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
	...

0800ae1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b085      	sub	sp, #20
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ae26:	2300      	movs	r3, #0
 800ae28:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	4a13      	ldr	r2, [pc, #76]	; (800ae80 <USB_FlushTxFifo+0x64>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d901      	bls.n	800ae3c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ae38:	2303      	movs	r3, #3
 800ae3a:	e01b      	b.n	800ae74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	daf2      	bge.n	800ae2a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ae44:	2300      	movs	r3, #0
 800ae46:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	019b      	lsls	r3, r3, #6
 800ae4c:	f043 0220 	orr.w	r2, r3, #32
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	3301      	adds	r3, #1
 800ae58:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	4a08      	ldr	r2, [pc, #32]	; (800ae80 <USB_FlushTxFifo+0x64>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d901      	bls.n	800ae66 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ae62:	2303      	movs	r3, #3
 800ae64:	e006      	b.n	800ae74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	691b      	ldr	r3, [r3, #16]
 800ae6a:	f003 0320 	and.w	r3, r3, #32
 800ae6e:	2b20      	cmp	r3, #32
 800ae70:	d0f0      	beq.n	800ae54 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3714      	adds	r7, #20
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7e:	4770      	bx	lr
 800ae80:	00030d40 	.word	0x00030d40

0800ae84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ae84:	b480      	push	{r7}
 800ae86:	b085      	sub	sp, #20
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	3301      	adds	r3, #1
 800ae94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	4a11      	ldr	r2, [pc, #68]	; (800aee0 <USB_FlushRxFifo+0x5c>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d901      	bls.n	800aea2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ae9e:	2303      	movs	r3, #3
 800aea0:	e018      	b.n	800aed4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	691b      	ldr	r3, [r3, #16]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	daf2      	bge.n	800ae90 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2210      	movs	r2, #16
 800aeb2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	4a08      	ldr	r2, [pc, #32]	; (800aee0 <USB_FlushRxFifo+0x5c>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d901      	bls.n	800aec6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e006      	b.n	800aed4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	691b      	ldr	r3, [r3, #16]
 800aeca:	f003 0310 	and.w	r3, r3, #16
 800aece:	2b10      	cmp	r3, #16
 800aed0:	d0f0      	beq.n	800aeb4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800aed2:	2300      	movs	r3, #0
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3714      	adds	r7, #20
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr
 800aee0:	00030d40 	.word	0x00030d40

0800aee4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b089      	sub	sp, #36	; 0x24
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	60f8      	str	r0, [r7, #12]
 800aeec:	60b9      	str	r1, [r7, #8]
 800aeee:	4611      	mov	r1, r2
 800aef0:	461a      	mov	r2, r3
 800aef2:	460b      	mov	r3, r1
 800aef4:	71fb      	strb	r3, [r7, #7]
 800aef6:	4613      	mov	r3, r2
 800aef8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800af02:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800af06:	2b00      	cmp	r3, #0
 800af08:	d123      	bne.n	800af52 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800af0a:	88bb      	ldrh	r3, [r7, #4]
 800af0c:	3303      	adds	r3, #3
 800af0e:	089b      	lsrs	r3, r3, #2
 800af10:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800af12:	2300      	movs	r3, #0
 800af14:	61bb      	str	r3, [r7, #24]
 800af16:	e018      	b.n	800af4a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800af18:	79fb      	ldrb	r3, [r7, #7]
 800af1a:	031a      	lsls	r2, r3, #12
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	4413      	add	r3, r2
 800af20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af24:	461a      	mov	r2, r3
 800af26:	69fb      	ldr	r3, [r7, #28]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800af2c:	69fb      	ldr	r3, [r7, #28]
 800af2e:	3301      	adds	r3, #1
 800af30:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800af32:	69fb      	ldr	r3, [r7, #28]
 800af34:	3301      	adds	r3, #1
 800af36:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	3301      	adds	r3, #1
 800af3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800af3e:	69fb      	ldr	r3, [r7, #28]
 800af40:	3301      	adds	r3, #1
 800af42:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800af44:	69bb      	ldr	r3, [r7, #24]
 800af46:	3301      	adds	r3, #1
 800af48:	61bb      	str	r3, [r7, #24]
 800af4a:	69ba      	ldr	r2, [r7, #24]
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	429a      	cmp	r2, r3
 800af50:	d3e2      	bcc.n	800af18 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800af52:	2300      	movs	r3, #0
}
 800af54:	4618      	mov	r0, r3
 800af56:	3724      	adds	r7, #36	; 0x24
 800af58:	46bd      	mov	sp, r7
 800af5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5e:	4770      	bx	lr

0800af60 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800af60:	b480      	push	{r7}
 800af62:	b08b      	sub	sp, #44	; 0x2c
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	4613      	mov	r3, r2
 800af6c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800af76:	88fb      	ldrh	r3, [r7, #6]
 800af78:	089b      	lsrs	r3, r3, #2
 800af7a:	b29b      	uxth	r3, r3
 800af7c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800af7e:	88fb      	ldrh	r3, [r7, #6]
 800af80:	f003 0303 	and.w	r3, r3, #3
 800af84:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800af86:	2300      	movs	r3, #0
 800af88:	623b      	str	r3, [r7, #32]
 800af8a:	e014      	b.n	800afb6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af92:	681a      	ldr	r2, [r3, #0]
 800af94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af96:	601a      	str	r2, [r3, #0]
    pDest++;
 800af98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9a:	3301      	adds	r3, #1
 800af9c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800af9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa0:	3301      	adds	r3, #1
 800afa2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800afa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa6:	3301      	adds	r3, #1
 800afa8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800afaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afac:	3301      	adds	r3, #1
 800afae:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800afb0:	6a3b      	ldr	r3, [r7, #32]
 800afb2:	3301      	adds	r3, #1
 800afb4:	623b      	str	r3, [r7, #32]
 800afb6:	6a3a      	ldr	r2, [r7, #32]
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	429a      	cmp	r2, r3
 800afbc:	d3e6      	bcc.n	800af8c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800afbe:	8bfb      	ldrh	r3, [r7, #30]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d01e      	beq.n	800b002 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800afc4:	2300      	movs	r3, #0
 800afc6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afce:	461a      	mov	r2, r3
 800afd0:	f107 0310 	add.w	r3, r7, #16
 800afd4:	6812      	ldr	r2, [r2, #0]
 800afd6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	6a3b      	ldr	r3, [r7, #32]
 800afdc:	b2db      	uxtb	r3, r3
 800afde:	00db      	lsls	r3, r3, #3
 800afe0:	fa22 f303 	lsr.w	r3, r2, r3
 800afe4:	b2da      	uxtb	r2, r3
 800afe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afe8:	701a      	strb	r2, [r3, #0]
      i++;
 800afea:	6a3b      	ldr	r3, [r7, #32]
 800afec:	3301      	adds	r3, #1
 800afee:	623b      	str	r3, [r7, #32]
      pDest++;
 800aff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aff2:	3301      	adds	r3, #1
 800aff4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800aff6:	8bfb      	ldrh	r3, [r7, #30]
 800aff8:	3b01      	subs	r3, #1
 800affa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800affc:	8bfb      	ldrh	r3, [r7, #30]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d1ea      	bne.n	800afd8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b004:	4618      	mov	r0, r3
 800b006:	372c      	adds	r7, #44	; 0x2c
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr

0800b010 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b010:	b480      	push	{r7}
 800b012:	b085      	sub	sp, #20
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	695b      	ldr	r3, [r3, #20]
 800b01c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	699b      	ldr	r3, [r3, #24]
 800b022:	68fa      	ldr	r2, [r7, #12]
 800b024:	4013      	ands	r3, r2
 800b026:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b028:	68fb      	ldr	r3, [r7, #12]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3714      	adds	r7, #20
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr

0800b036 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b036:	b480      	push	{r7}
 800b038:	b083      	sub	sp, #12
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	695b      	ldr	r3, [r3, #20]
 800b042:	f003 0301 	and.w	r3, r3, #1
}
 800b046:	4618      	mov	r0, r3
 800b048:	370c      	adds	r7, #12
 800b04a:	46bd      	mov	sp, r7
 800b04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b050:	4770      	bx	lr
	...

0800b054 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b054:	b480      	push	{r7}
 800b056:	b085      	sub	sp, #20
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b05c:	2300      	movs	r3, #0
 800b05e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	3301      	adds	r3, #1
 800b064:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	4a13      	ldr	r2, [pc, #76]	; (800b0b8 <USB_CoreReset+0x64>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d901      	bls.n	800b072 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b06e:	2303      	movs	r3, #3
 800b070:	e01b      	b.n	800b0aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	691b      	ldr	r3, [r3, #16]
 800b076:	2b00      	cmp	r3, #0
 800b078:	daf2      	bge.n	800b060 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b07a:	2300      	movs	r3, #0
 800b07c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	691b      	ldr	r3, [r3, #16]
 800b082:	f043 0201 	orr.w	r2, r3, #1
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	3301      	adds	r3, #1
 800b08e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	4a09      	ldr	r2, [pc, #36]	; (800b0b8 <USB_CoreReset+0x64>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d901      	bls.n	800b09c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b098:	2303      	movs	r3, #3
 800b09a:	e006      	b.n	800b0aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	691b      	ldr	r3, [r3, #16]
 800b0a0:	f003 0301 	and.w	r3, r3, #1
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d0f0      	beq.n	800b08a <USB_CoreReset+0x36>

  return HAL_OK;
 800b0a8:	2300      	movs	r3, #0
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3714      	adds	r7, #20
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop
 800b0b8:	00030d40 	.word	0x00030d40

0800b0bc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b0bc:	b084      	sub	sp, #16
 800b0be:	b580      	push	{r7, lr}
 800b0c0:	b086      	sub	sp, #24
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
 800b0c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b0ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b0dc:	461a      	mov	r2, r3
 800b0de:	2300      	movs	r3, #0
 800b0e0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0e6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0f2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0fe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b10a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d018      	beq.n	800b144 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800b112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b114:	2b01      	cmp	r3, #1
 800b116:	d10a      	bne.n	800b12e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	68fa      	ldr	r2, [r7, #12]
 800b122:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b126:	f043 0304 	orr.w	r3, r3, #4
 800b12a:	6013      	str	r3, [r2, #0]
 800b12c:	e014      	b.n	800b158 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	68fa      	ldr	r2, [r7, #12]
 800b138:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b13c:	f023 0304 	bic.w	r3, r3, #4
 800b140:	6013      	str	r3, [r2, #0]
 800b142:	e009      	b.n	800b158 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	68fa      	ldr	r2, [r7, #12]
 800b14e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b152:	f023 0304 	bic.w	r3, r3, #4
 800b156:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b158:	2110      	movs	r1, #16
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f7ff fe5e 	bl	800ae1c <USB_FlushTxFifo>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d001      	beq.n	800b16a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f7ff fe8a 	bl	800ae84 <USB_FlushRxFifo>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d001      	beq.n	800b17a <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800b176:	2301      	movs	r3, #1
 800b178:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800b17a:	2300      	movs	r3, #0
 800b17c:	613b      	str	r3, [r7, #16]
 800b17e:	e015      	b.n	800b1ac <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	015a      	lsls	r2, r3, #5
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	4413      	add	r3, r2
 800b188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b18c:	461a      	mov	r2, r3
 800b18e:	f04f 33ff 	mov.w	r3, #4294967295
 800b192:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	015a      	lsls	r2, r3, #5
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	4413      	add	r3, r2
 800b19c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800b1a6:	693b      	ldr	r3, [r7, #16]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	613b      	str	r3, [r7, #16]
 800b1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ae:	693a      	ldr	r2, [r7, #16]
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d3e5      	bcc.n	800b180 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b1c0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00b      	beq.n	800b1e6 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b1d4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a13      	ldr	r2, [pc, #76]	; (800b228 <USB_HostInit+0x16c>)
 800b1da:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	4a13      	ldr	r2, [pc, #76]	; (800b22c <USB_HostInit+0x170>)
 800b1e0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800b1e4:	e009      	b.n	800b1fa <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2280      	movs	r2, #128	; 0x80
 800b1ea:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4a10      	ldr	r2, [pc, #64]	; (800b230 <USB_HostInit+0x174>)
 800b1f0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a0f      	ldr	r2, [pc, #60]	; (800b234 <USB_HostInit+0x178>)
 800b1f6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d105      	bne.n	800b20c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	699b      	ldr	r3, [r3, #24]
 800b204:	f043 0210 	orr.w	r2, r3, #16
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	699a      	ldr	r2, [r3, #24]
 800b210:	4b09      	ldr	r3, [pc, #36]	; (800b238 <USB_HostInit+0x17c>)
 800b212:	4313      	orrs	r3, r2
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800b218:	7dfb      	ldrb	r3, [r7, #23]
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3718      	adds	r7, #24
 800b21e:	46bd      	mov	sp, r7
 800b220:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b224:	b004      	add	sp, #16
 800b226:	4770      	bx	lr
 800b228:	01000200 	.word	0x01000200
 800b22c:	00e00300 	.word	0x00e00300
 800b230:	00600080 	.word	0x00600080
 800b234:	004000e0 	.word	0x004000e0
 800b238:	a3200008 	.word	0xa3200008

0800b23c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b085      	sub	sp, #20
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	460b      	mov	r3, r1
 800b246:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	68fa      	ldr	r2, [r7, #12]
 800b256:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b25a:	f023 0303 	bic.w	r3, r3, #3
 800b25e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b266:	681a      	ldr	r2, [r3, #0]
 800b268:	78fb      	ldrb	r3, [r7, #3]
 800b26a:	f003 0303 	and.w	r3, r3, #3
 800b26e:	68f9      	ldr	r1, [r7, #12]
 800b270:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b274:	4313      	orrs	r3, r2
 800b276:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800b278:	78fb      	ldrb	r3, [r7, #3]
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d107      	bne.n	800b28e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b284:	461a      	mov	r2, r3
 800b286:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b28a:	6053      	str	r3, [r2, #4]
 800b28c:	e009      	b.n	800b2a2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800b28e:	78fb      	ldrb	r3, [r7, #3]
 800b290:	2b02      	cmp	r3, #2
 800b292:	d106      	bne.n	800b2a2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b29a:	461a      	mov	r2, r3
 800b29c:	f241 7370 	movw	r3, #6000	; 0x1770
 800b2a0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800b2a2:	2300      	movs	r3, #0
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3714      	adds	r7, #20
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b084      	sub	sp, #16
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800b2d0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	68fa      	ldr	r2, [r7, #12]
 800b2d6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800b2da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2de:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800b2e0:	2064      	movs	r0, #100	; 0x64
 800b2e2:	f7f9 fbc7 	bl	8004a74 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800b2ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b2f2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800b2f4:	200a      	movs	r0, #10
 800b2f6:	f7f9 fbbd 	bl	8004a74 <HAL_Delay>

  return HAL_OK;
 800b2fa:	2300      	movs	r3, #0
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3710      	adds	r7, #16
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800b304:	b480      	push	{r7}
 800b306:	b085      	sub	sp, #20
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	460b      	mov	r3, r1
 800b30e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800b314:	2300      	movs	r3, #0
 800b316:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800b328:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b330:	2b00      	cmp	r3, #0
 800b332:	d109      	bne.n	800b348 <USB_DriveVbus+0x44>
 800b334:	78fb      	ldrb	r3, [r7, #3]
 800b336:	2b01      	cmp	r3, #1
 800b338:	d106      	bne.n	800b348 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	68fa      	ldr	r2, [r7, #12]
 800b33e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800b342:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b346:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b34e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b352:	d109      	bne.n	800b368 <USB_DriveVbus+0x64>
 800b354:	78fb      	ldrb	r3, [r7, #3]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d106      	bne.n	800b368 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800b362:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b366:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3714      	adds	r7, #20
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr

0800b376 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b376:	b480      	push	{r7}
 800b378:	b085      	sub	sp, #20
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800b382:	2300      	movs	r3, #0
 800b384:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	0c5b      	lsrs	r3, r3, #17
 800b394:	f003 0303 	and.w	r3, r3, #3
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3714      	adds	r7, #20
 800b39c:	46bd      	mov	sp, r7
 800b39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a2:	4770      	bx	lr

0800b3a4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	b29b      	uxth	r3, r3
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3714      	adds	r7, #20
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr
	...

0800b3c8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b088      	sub	sp, #32
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	4608      	mov	r0, r1
 800b3d2:	4611      	mov	r1, r2
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	70fb      	strb	r3, [r7, #3]
 800b3da:	460b      	mov	r3, r1
 800b3dc:	70bb      	strb	r3, [r7, #2]
 800b3de:	4613      	mov	r3, r2
 800b3e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800b3ea:	78fb      	ldrb	r3, [r7, #3]
 800b3ec:	015a      	lsls	r2, r3, #5
 800b3ee:	693b      	ldr	r3, [r7, #16]
 800b3f0:	4413      	add	r3, r2
 800b3f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3f6:	461a      	mov	r2, r3
 800b3f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b3fc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800b3fe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b402:	2b03      	cmp	r3, #3
 800b404:	d87e      	bhi.n	800b504 <USB_HC_Init+0x13c>
 800b406:	a201      	add	r2, pc, #4	; (adr r2, 800b40c <USB_HC_Init+0x44>)
 800b408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b40c:	0800b41d 	.word	0x0800b41d
 800b410:	0800b4c7 	.word	0x0800b4c7
 800b414:	0800b41d 	.word	0x0800b41d
 800b418:	0800b489 	.word	0x0800b489
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b41c:	78fb      	ldrb	r3, [r7, #3]
 800b41e:	015a      	lsls	r2, r3, #5
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	4413      	add	r3, r2
 800b424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b428:	461a      	mov	r2, r3
 800b42a:	f240 439d 	movw	r3, #1181	; 0x49d
 800b42e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800b430:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b434:	2b00      	cmp	r3, #0
 800b436:	da10      	bge.n	800b45a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b438:	78fb      	ldrb	r3, [r7, #3]
 800b43a:	015a      	lsls	r2, r3, #5
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	4413      	add	r3, r2
 800b440:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	78fa      	ldrb	r2, [r7, #3]
 800b448:	0151      	lsls	r1, r2, #5
 800b44a:	693a      	ldr	r2, [r7, #16]
 800b44c:	440a      	add	r2, r1
 800b44e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b452:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b456:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800b458:	e057      	b.n	800b50a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b45e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b462:	2b00      	cmp	r3, #0
 800b464:	d051      	beq.n	800b50a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800b466:	78fb      	ldrb	r3, [r7, #3]
 800b468:	015a      	lsls	r2, r3, #5
 800b46a:	693b      	ldr	r3, [r7, #16]
 800b46c:	4413      	add	r3, r2
 800b46e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	78fa      	ldrb	r2, [r7, #3]
 800b476:	0151      	lsls	r1, r2, #5
 800b478:	693a      	ldr	r2, [r7, #16]
 800b47a:	440a      	add	r2, r1
 800b47c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b480:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b484:	60d3      	str	r3, [r2, #12]
      break;
 800b486:	e040      	b.n	800b50a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b488:	78fb      	ldrb	r3, [r7, #3]
 800b48a:	015a      	lsls	r2, r3, #5
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	4413      	add	r3, r2
 800b490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b494:	461a      	mov	r2, r3
 800b496:	f240 639d 	movw	r3, #1693	; 0x69d
 800b49a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b49c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	da34      	bge.n	800b50e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b4a4:	78fb      	ldrb	r3, [r7, #3]
 800b4a6:	015a      	lsls	r2, r3, #5
 800b4a8:	693b      	ldr	r3, [r7, #16]
 800b4aa:	4413      	add	r3, r2
 800b4ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4b0:	68db      	ldr	r3, [r3, #12]
 800b4b2:	78fa      	ldrb	r2, [r7, #3]
 800b4b4:	0151      	lsls	r1, r2, #5
 800b4b6:	693a      	ldr	r2, [r7, #16]
 800b4b8:	440a      	add	r2, r1
 800b4ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b4be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4c2:	60d3      	str	r3, [r2, #12]
      }

      break;
 800b4c4:	e023      	b.n	800b50e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b4c6:	78fb      	ldrb	r3, [r7, #3]
 800b4c8:	015a      	lsls	r2, r3, #5
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	f240 2325 	movw	r3, #549	; 0x225
 800b4d8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b4da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	da17      	bge.n	800b512 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b4e2:	78fb      	ldrb	r3, [r7, #3]
 800b4e4:	015a      	lsls	r2, r3, #5
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	4413      	add	r3, r2
 800b4ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4ee:	68db      	ldr	r3, [r3, #12]
 800b4f0:	78fa      	ldrb	r2, [r7, #3]
 800b4f2:	0151      	lsls	r1, r2, #5
 800b4f4:	693a      	ldr	r2, [r7, #16]
 800b4f6:	440a      	add	r2, r1
 800b4f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b4fc:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800b500:	60d3      	str	r3, [r2, #12]
      }
      break;
 800b502:	e006      	b.n	800b512 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800b504:	2301      	movs	r3, #1
 800b506:	77fb      	strb	r3, [r7, #31]
      break;
 800b508:	e004      	b.n	800b514 <USB_HC_Init+0x14c>
      break;
 800b50a:	bf00      	nop
 800b50c:	e002      	b.n	800b514 <USB_HC_Init+0x14c>
      break;
 800b50e:	bf00      	nop
 800b510:	e000      	b.n	800b514 <USB_HC_Init+0x14c>
      break;
 800b512:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800b514:	78fb      	ldrb	r3, [r7, #3]
 800b516:	015a      	lsls	r2, r3, #5
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	4413      	add	r3, r2
 800b51c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b520:	68db      	ldr	r3, [r3, #12]
 800b522:	78fa      	ldrb	r2, [r7, #3]
 800b524:	0151      	lsls	r1, r2, #5
 800b526:	693a      	ldr	r2, [r7, #16]
 800b528:	440a      	add	r2, r1
 800b52a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b52e:	f043 0302 	orr.w	r3, r3, #2
 800b532:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b53a:	699a      	ldr	r2, [r3, #24]
 800b53c:	78fb      	ldrb	r3, [r7, #3]
 800b53e:	f003 030f 	and.w	r3, r3, #15
 800b542:	2101      	movs	r1, #1
 800b544:	fa01 f303 	lsl.w	r3, r1, r3
 800b548:	6939      	ldr	r1, [r7, #16]
 800b54a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b54e:	4313      	orrs	r3, r2
 800b550:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	699b      	ldr	r3, [r3, #24]
 800b556:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800b55e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b562:	2b00      	cmp	r3, #0
 800b564:	da03      	bge.n	800b56e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b56a:	61bb      	str	r3, [r7, #24]
 800b56c:	e001      	b.n	800b572 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800b56e:	2300      	movs	r3, #0
 800b570:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f7ff feff 	bl	800b376 <USB_GetHostSpeed>
 800b578:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800b57a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b57e:	2b02      	cmp	r3, #2
 800b580:	d106      	bne.n	800b590 <USB_HC_Init+0x1c8>
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	2b02      	cmp	r3, #2
 800b586:	d003      	beq.n	800b590 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b588:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b58c:	617b      	str	r3, [r7, #20]
 800b58e:	e001      	b.n	800b594 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b590:	2300      	movs	r3, #0
 800b592:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b594:	787b      	ldrb	r3, [r7, #1]
 800b596:	059b      	lsls	r3, r3, #22
 800b598:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b59c:	78bb      	ldrb	r3, [r7, #2]
 800b59e:	02db      	lsls	r3, r3, #11
 800b5a0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b5a4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b5a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b5aa:	049b      	lsls	r3, r3, #18
 800b5ac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b5b0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b5b2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b5b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b5b8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b5ba:	69bb      	ldr	r3, [r7, #24]
 800b5bc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b5be:	78fb      	ldrb	r3, [r7, #3]
 800b5c0:	0159      	lsls	r1, r3, #5
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	440b      	add	r3, r1
 800b5c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5ca:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b5d0:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800b5d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	d003      	beq.n	800b5e2 <USB_HC_Init+0x21a>
 800b5da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	d10f      	bne.n	800b602 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800b5e2:	78fb      	ldrb	r3, [r7, #3]
 800b5e4:	015a      	lsls	r2, r3, #5
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	4413      	add	r3, r2
 800b5ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	78fa      	ldrb	r2, [r7, #3]
 800b5f2:	0151      	lsls	r1, r2, #5
 800b5f4:	693a      	ldr	r2, [r7, #16]
 800b5f6:	440a      	add	r2, r1
 800b5f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b5fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b600:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800b602:	7ffb      	ldrb	r3, [r7, #31]
}
 800b604:	4618      	mov	r0, r3
 800b606:	3720      	adds	r7, #32
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}

0800b60c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b08c      	sub	sp, #48	; 0x30
 800b610:	af02      	add	r7, sp, #8
 800b612:	60f8      	str	r0, [r7, #12]
 800b614:	60b9      	str	r1, [r7, #8]
 800b616:	4613      	mov	r3, r2
 800b618:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	785b      	ldrb	r3, [r3, #1]
 800b622:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800b624:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b628:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b62e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b632:	2b00      	cmp	r3, #0
 800b634:	d02d      	beq.n	800b692 <USB_HC_StartXfer+0x86>
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	791b      	ldrb	r3, [r3, #4]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d129      	bne.n	800b692 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800b63e:	79fb      	ldrb	r3, [r7, #7]
 800b640:	2b01      	cmp	r3, #1
 800b642:	d117      	bne.n	800b674 <USB_HC_StartXfer+0x68>
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	79db      	ldrb	r3, [r3, #7]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d003      	beq.n	800b654 <USB_HC_StartXfer+0x48>
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	79db      	ldrb	r3, [r3, #7]
 800b650:	2b02      	cmp	r3, #2
 800b652:	d10f      	bne.n	800b674 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800b654:	69fb      	ldr	r3, [r7, #28]
 800b656:	015a      	lsls	r2, r3, #5
 800b658:	6a3b      	ldr	r3, [r7, #32]
 800b65a:	4413      	add	r3, r2
 800b65c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	69fa      	ldr	r2, [r7, #28]
 800b664:	0151      	lsls	r1, r2, #5
 800b666:	6a3a      	ldr	r2, [r7, #32]
 800b668:	440a      	add	r2, r1
 800b66a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b66e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b672:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800b674:	79fb      	ldrb	r3, [r7, #7]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d10b      	bne.n	800b692 <USB_HC_StartXfer+0x86>
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	795b      	ldrb	r3, [r3, #5]
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d107      	bne.n	800b692 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	785b      	ldrb	r3, [r3, #1]
 800b686:	4619      	mov	r1, r3
 800b688:	68f8      	ldr	r0, [r7, #12]
 800b68a:	f000 fa0f 	bl	800baac <USB_DoPing>
      return HAL_OK;
 800b68e:	2300      	movs	r3, #0
 800b690:	e0f8      	b.n	800b884 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	695b      	ldr	r3, [r3, #20]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d018      	beq.n	800b6cc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	695b      	ldr	r3, [r3, #20]
 800b69e:	68ba      	ldr	r2, [r7, #8]
 800b6a0:	8912      	ldrh	r2, [r2, #8]
 800b6a2:	4413      	add	r3, r2
 800b6a4:	3b01      	subs	r3, #1
 800b6a6:	68ba      	ldr	r2, [r7, #8]
 800b6a8:	8912      	ldrh	r2, [r2, #8]
 800b6aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800b6ae:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800b6b0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b6b2:	8b7b      	ldrh	r3, [r7, #26]
 800b6b4:	429a      	cmp	r2, r3
 800b6b6:	d90b      	bls.n	800b6d0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800b6b8:	8b7b      	ldrh	r3, [r7, #26]
 800b6ba:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b6bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	8912      	ldrh	r2, [r2, #8]
 800b6c2:	fb03 f202 	mul.w	r2, r3, r2
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	611a      	str	r2, [r3, #16]
 800b6ca:	e001      	b.n	800b6d0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	78db      	ldrb	r3, [r3, #3]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d007      	beq.n	800b6e8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b6d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b6da:	68ba      	ldr	r2, [r7, #8]
 800b6dc:	8912      	ldrh	r2, [r2, #8]
 800b6de:	fb03 f202 	mul.w	r2, r3, r2
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	611a      	str	r2, [r3, #16]
 800b6e6:	e003      	b.n	800b6f0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	695a      	ldr	r2, [r3, #20]
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	691b      	ldr	r3, [r3, #16]
 800b6f4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b6f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b6fa:	04d9      	lsls	r1, r3, #19
 800b6fc:	4b63      	ldr	r3, [pc, #396]	; (800b88c <USB_HC_StartXfer+0x280>)
 800b6fe:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b700:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	7a9b      	ldrb	r3, [r3, #10]
 800b706:	075b      	lsls	r3, r3, #29
 800b708:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b70c:	69f9      	ldr	r1, [r7, #28]
 800b70e:	0148      	lsls	r0, r1, #5
 800b710:	6a39      	ldr	r1, [r7, #32]
 800b712:	4401      	add	r1, r0
 800b714:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b718:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b71a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800b71c:	79fb      	ldrb	r3, [r7, #7]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d009      	beq.n	800b736 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	68d9      	ldr	r1, [r3, #12]
 800b726:	69fb      	ldr	r3, [r7, #28]
 800b728:	015a      	lsls	r2, r3, #5
 800b72a:	6a3b      	ldr	r3, [r7, #32]
 800b72c:	4413      	add	r3, r2
 800b72e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b732:	460a      	mov	r2, r1
 800b734:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b736:	6a3b      	ldr	r3, [r7, #32]
 800b738:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	f003 0301 	and.w	r3, r3, #1
 800b742:	2b00      	cmp	r3, #0
 800b744:	bf0c      	ite	eq
 800b746:	2301      	moveq	r3, #1
 800b748:	2300      	movne	r3, #0
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b74e:	69fb      	ldr	r3, [r7, #28]
 800b750:	015a      	lsls	r2, r3, #5
 800b752:	6a3b      	ldr	r3, [r7, #32]
 800b754:	4413      	add	r3, r2
 800b756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	69fa      	ldr	r2, [r7, #28]
 800b75e:	0151      	lsls	r1, r2, #5
 800b760:	6a3a      	ldr	r2, [r7, #32]
 800b762:	440a      	add	r2, r1
 800b764:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b768:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b76c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b76e:	69fb      	ldr	r3, [r7, #28]
 800b770:	015a      	lsls	r2, r3, #5
 800b772:	6a3b      	ldr	r3, [r7, #32]
 800b774:	4413      	add	r3, r2
 800b776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	7e7b      	ldrb	r3, [r7, #25]
 800b77e:	075b      	lsls	r3, r3, #29
 800b780:	69f9      	ldr	r1, [r7, #28]
 800b782:	0148      	lsls	r0, r1, #5
 800b784:	6a39      	ldr	r1, [r7, #32]
 800b786:	4401      	add	r1, r0
 800b788:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800b78c:	4313      	orrs	r3, r2
 800b78e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b790:	69fb      	ldr	r3, [r7, #28]
 800b792:	015a      	lsls	r2, r3, #5
 800b794:	6a3b      	ldr	r3, [r7, #32]
 800b796:	4413      	add	r3, r2
 800b798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b7a6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	78db      	ldrb	r3, [r3, #3]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d004      	beq.n	800b7ba <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7b6:	613b      	str	r3, [r7, #16]
 800b7b8:	e003      	b.n	800b7c2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b7c0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b7c8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b7ca:	69fb      	ldr	r3, [r7, #28]
 800b7cc:	015a      	lsls	r2, r3, #5
 800b7ce:	6a3b      	ldr	r3, [r7, #32]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800b7dc:	79fb      	ldrb	r3, [r7, #7]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d001      	beq.n	800b7e6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	e04e      	b.n	800b884 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	78db      	ldrb	r3, [r3, #3]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d149      	bne.n	800b882 <USB_HC_StartXfer+0x276>
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	695b      	ldr	r3, [r3, #20]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d045      	beq.n	800b882 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	79db      	ldrb	r3, [r3, #7]
 800b7fa:	2b03      	cmp	r3, #3
 800b7fc:	d830      	bhi.n	800b860 <USB_HC_StartXfer+0x254>
 800b7fe:	a201      	add	r2, pc, #4	; (adr r2, 800b804 <USB_HC_StartXfer+0x1f8>)
 800b800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b804:	0800b815 	.word	0x0800b815
 800b808:	0800b839 	.word	0x0800b839
 800b80c:	0800b815 	.word	0x0800b815
 800b810:	0800b839 	.word	0x0800b839
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	695b      	ldr	r3, [r3, #20]
 800b818:	3303      	adds	r3, #3
 800b81a:	089b      	lsrs	r3, r3, #2
 800b81c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b81e:	8afa      	ldrh	r2, [r7, #22]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b824:	b29b      	uxth	r3, r3
 800b826:	429a      	cmp	r2, r3
 800b828:	d91c      	bls.n	800b864 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	699b      	ldr	r3, [r3, #24]
 800b82e:	f043 0220 	orr.w	r2, r3, #32
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	619a      	str	r2, [r3, #24]
        }
        break;
 800b836:	e015      	b.n	800b864 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	695b      	ldr	r3, [r3, #20]
 800b83c:	3303      	adds	r3, #3
 800b83e:	089b      	lsrs	r3, r3, #2
 800b840:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b842:	8afa      	ldrh	r2, [r7, #22]
 800b844:	6a3b      	ldr	r3, [r7, #32]
 800b846:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b84a:	691b      	ldr	r3, [r3, #16]
 800b84c:	b29b      	uxth	r3, r3
 800b84e:	429a      	cmp	r2, r3
 800b850:	d90a      	bls.n	800b868 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	699b      	ldr	r3, [r3, #24]
 800b856:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	619a      	str	r2, [r3, #24]
        }
        break;
 800b85e:	e003      	b.n	800b868 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800b860:	bf00      	nop
 800b862:	e002      	b.n	800b86a <USB_HC_StartXfer+0x25e>
        break;
 800b864:	bf00      	nop
 800b866:	e000      	b.n	800b86a <USB_HC_StartXfer+0x25e>
        break;
 800b868:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	68d9      	ldr	r1, [r3, #12]
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	785a      	ldrb	r2, [r3, #1]
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	695b      	ldr	r3, [r3, #20]
 800b876:	b29b      	uxth	r3, r3
 800b878:	2000      	movs	r0, #0
 800b87a:	9000      	str	r0, [sp, #0]
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f7ff fb31 	bl	800aee4 <USB_WritePacket>
  }

  return HAL_OK;
 800b882:	2300      	movs	r3, #0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3728      	adds	r7, #40	; 0x28
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	1ff80000 	.word	0x1ff80000

0800b890 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b890:	b480      	push	{r7}
 800b892:	b085      	sub	sp, #20
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b8a2:	695b      	ldr	r3, [r3, #20]
 800b8a4:	b29b      	uxth	r3, r3
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3714      	adds	r7, #20
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr

0800b8b2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b8b2:	b480      	push	{r7}
 800b8b4:	b089      	sub	sp, #36	; 0x24
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800b8c2:	78fb      	ldrb	r3, [r7, #3]
 800b8c4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b8ca:	69bb      	ldr	r3, [r7, #24]
 800b8cc:	015a      	lsls	r2, r3, #5
 800b8ce:	69fb      	ldr	r3, [r7, #28]
 800b8d0:	4413      	add	r3, r2
 800b8d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	0c9b      	lsrs	r3, r3, #18
 800b8da:	f003 0303 	and.w	r3, r3, #3
 800b8de:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	015a      	lsls	r2, r3, #5
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	4413      	add	r3, r2
 800b8e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	0fdb      	lsrs	r3, r3, #31
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	f003 0320 	and.w	r3, r3, #32
 800b8fe:	2b20      	cmp	r3, #32
 800b900:	d104      	bne.n	800b90c <USB_HC_Halt+0x5a>
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d101      	bne.n	800b90c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800b908:	2300      	movs	r3, #0
 800b90a:	e0c8      	b.n	800ba9e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b90c:	697b      	ldr	r3, [r7, #20]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d002      	beq.n	800b918 <USB_HC_Halt+0x66>
 800b912:	697b      	ldr	r3, [r7, #20]
 800b914:	2b02      	cmp	r3, #2
 800b916:	d163      	bne.n	800b9e0 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b918:	69bb      	ldr	r3, [r7, #24]
 800b91a:	015a      	lsls	r2, r3, #5
 800b91c:	69fb      	ldr	r3, [r7, #28]
 800b91e:	4413      	add	r3, r2
 800b920:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	69ba      	ldr	r2, [r7, #24]
 800b928:	0151      	lsls	r1, r2, #5
 800b92a:	69fa      	ldr	r2, [r7, #28]
 800b92c:	440a      	add	r2, r1
 800b92e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b932:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b936:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	689b      	ldr	r3, [r3, #8]
 800b93c:	f003 0320 	and.w	r3, r3, #32
 800b940:	2b00      	cmp	r3, #0
 800b942:	f040 80ab 	bne.w	800ba9c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b94a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d133      	bne.n	800b9ba <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b952:	69bb      	ldr	r3, [r7, #24]
 800b954:	015a      	lsls	r2, r3, #5
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	4413      	add	r3, r2
 800b95a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	69ba      	ldr	r2, [r7, #24]
 800b962:	0151      	lsls	r1, r2, #5
 800b964:	69fa      	ldr	r2, [r7, #28]
 800b966:	440a      	add	r2, r1
 800b968:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b96c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b970:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b972:	69bb      	ldr	r3, [r7, #24]
 800b974:	015a      	lsls	r2, r3, #5
 800b976:	69fb      	ldr	r3, [r7, #28]
 800b978:	4413      	add	r3, r2
 800b97a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	69ba      	ldr	r2, [r7, #24]
 800b982:	0151      	lsls	r1, r2, #5
 800b984:	69fa      	ldr	r2, [r7, #28]
 800b986:	440a      	add	r2, r1
 800b988:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b98c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b990:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	3301      	adds	r3, #1
 800b996:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b99e:	d81d      	bhi.n	800b9dc <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b9a0:	69bb      	ldr	r3, [r7, #24]
 800b9a2:	015a      	lsls	r2, r3, #5
 800b9a4:	69fb      	ldr	r3, [r7, #28]
 800b9a6:	4413      	add	r3, r2
 800b9a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b9b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b9b6:	d0ec      	beq.n	800b992 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b9b8:	e070      	b.n	800ba9c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b9ba:	69bb      	ldr	r3, [r7, #24]
 800b9bc:	015a      	lsls	r2, r3, #5
 800b9be:	69fb      	ldr	r3, [r7, #28]
 800b9c0:	4413      	add	r3, r2
 800b9c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	69ba      	ldr	r2, [r7, #24]
 800b9ca:	0151      	lsls	r1, r2, #5
 800b9cc:	69fa      	ldr	r2, [r7, #28]
 800b9ce:	440a      	add	r2, r1
 800b9d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b9d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b9d8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b9da:	e05f      	b.n	800ba9c <USB_HC_Halt+0x1ea>
            break;
 800b9dc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b9de:	e05d      	b.n	800ba9c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b9e0:	69bb      	ldr	r3, [r7, #24]
 800b9e2:	015a      	lsls	r2, r3, #5
 800b9e4:	69fb      	ldr	r3, [r7, #28]
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	69ba      	ldr	r2, [r7, #24]
 800b9f0:	0151      	lsls	r1, r2, #5
 800b9f2:	69fa      	ldr	r2, [r7, #28]
 800b9f4:	440a      	add	r2, r1
 800b9f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b9fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b9fe:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ba00:	69fb      	ldr	r3, [r7, #28]
 800ba02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba06:	691b      	ldr	r3, [r3, #16]
 800ba08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d133      	bne.n	800ba78 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ba10:	69bb      	ldr	r3, [r7, #24]
 800ba12:	015a      	lsls	r2, r3, #5
 800ba14:	69fb      	ldr	r3, [r7, #28]
 800ba16:	4413      	add	r3, r2
 800ba18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	69ba      	ldr	r2, [r7, #24]
 800ba20:	0151      	lsls	r1, r2, #5
 800ba22:	69fa      	ldr	r2, [r7, #28]
 800ba24:	440a      	add	r2, r1
 800ba26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ba2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba2e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ba30:	69bb      	ldr	r3, [r7, #24]
 800ba32:	015a      	lsls	r2, r3, #5
 800ba34:	69fb      	ldr	r3, [r7, #28]
 800ba36:	4413      	add	r3, r2
 800ba38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	69ba      	ldr	r2, [r7, #24]
 800ba40:	0151      	lsls	r1, r2, #5
 800ba42:	69fa      	ldr	r2, [r7, #28]
 800ba44:	440a      	add	r2, r1
 800ba46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ba4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ba4e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	3301      	adds	r3, #1
 800ba54:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ba5c:	d81d      	bhi.n	800ba9a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ba5e:	69bb      	ldr	r3, [r7, #24]
 800ba60:	015a      	lsls	r2, r3, #5
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	4413      	add	r3, r2
 800ba66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba74:	d0ec      	beq.n	800ba50 <USB_HC_Halt+0x19e>
 800ba76:	e011      	b.n	800ba9c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ba78:	69bb      	ldr	r3, [r7, #24]
 800ba7a:	015a      	lsls	r2, r3, #5
 800ba7c:	69fb      	ldr	r3, [r7, #28]
 800ba7e:	4413      	add	r3, r2
 800ba80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	69ba      	ldr	r2, [r7, #24]
 800ba88:	0151      	lsls	r1, r2, #5
 800ba8a:	69fa      	ldr	r2, [r7, #28]
 800ba8c:	440a      	add	r2, r1
 800ba8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ba92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ba96:	6013      	str	r3, [r2, #0]
 800ba98:	e000      	b.n	800ba9c <USB_HC_Halt+0x1ea>
          break;
 800ba9a:	bf00      	nop
    }
  }

  return HAL_OK;
 800ba9c:	2300      	movs	r3, #0
}
 800ba9e:	4618      	mov	r0, r3
 800baa0:	3724      	adds	r7, #36	; 0x24
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr
	...

0800baac <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800baac:	b480      	push	{r7}
 800baae:	b087      	sub	sp, #28
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
 800bab4:	460b      	mov	r3, r1
 800bab6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800babc:	78fb      	ldrb	r3, [r7, #3]
 800babe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800bac0:	2301      	movs	r3, #1
 800bac2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	04da      	lsls	r2, r3, #19
 800bac8:	4b15      	ldr	r3, [pc, #84]	; (800bb20 <USB_DoPing+0x74>)
 800baca:	4013      	ands	r3, r2
 800bacc:	693a      	ldr	r2, [r7, #16]
 800bace:	0151      	lsls	r1, r2, #5
 800bad0:	697a      	ldr	r2, [r7, #20]
 800bad2:	440a      	add	r2, r1
 800bad4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800bad8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800badc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800bade:	693b      	ldr	r3, [r7, #16]
 800bae0:	015a      	lsls	r2, r3, #5
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	4413      	add	r3, r2
 800bae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800baf4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bafc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	015a      	lsls	r2, r3, #5
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	4413      	add	r3, r2
 800bb06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	371c      	adds	r7, #28
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr
 800bb1e:	bf00      	nop
 800bb20:	1ff80000 	.word	0x1ff80000

0800bb24 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b088      	sub	sp, #32
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800bb34:	2300      	movs	r3, #0
 800bb36:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f7ff f911 	bl	800ad60 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bb3e:	2110      	movs	r1, #16
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f7ff f96b 	bl	800ae1c <USB_FlushTxFifo>
 800bb46:	4603      	mov	r3, r0
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d001      	beq.n	800bb50 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800bb4c:	2301      	movs	r3, #1
 800bb4e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f7ff f997 	bl	800ae84 <USB_FlushRxFifo>
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d001      	beq.n	800bb60 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800bb60:	2300      	movs	r3, #0
 800bb62:	61bb      	str	r3, [r7, #24]
 800bb64:	e01f      	b.n	800bba6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800bb66:	69bb      	ldr	r3, [r7, #24]
 800bb68:	015a      	lsls	r2, r3, #5
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	4413      	add	r3, r2
 800bb6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb7c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb84:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bb8c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800bb8e:	69bb      	ldr	r3, [r7, #24]
 800bb90:	015a      	lsls	r2, r3, #5
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	4413      	add	r3, r2
 800bb96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800bba0:	69bb      	ldr	r3, [r7, #24]
 800bba2:	3301      	adds	r3, #1
 800bba4:	61bb      	str	r3, [r7, #24]
 800bba6:	69bb      	ldr	r3, [r7, #24]
 800bba8:	2b0f      	cmp	r3, #15
 800bbaa:	d9dc      	bls.n	800bb66 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800bbac:	2300      	movs	r3, #0
 800bbae:	61bb      	str	r3, [r7, #24]
 800bbb0:	e034      	b.n	800bc1c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800bbb2:	69bb      	ldr	r3, [r7, #24]
 800bbb4:	015a      	lsls	r2, r3, #5
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	4413      	add	r3, r2
 800bbba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bbc8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bbd0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bbd8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800bbda:	69bb      	ldr	r3, [r7, #24]
 800bbdc:	015a      	lsls	r2, r3, #5
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	4413      	add	r3, r2
 800bbe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	3301      	adds	r3, #1
 800bbf0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbf8:	d80c      	bhi.n	800bc14 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800bbfa:	69bb      	ldr	r3, [r7, #24]
 800bbfc:	015a      	lsls	r2, r3, #5
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	4413      	add	r3, r2
 800bc02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bc0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bc10:	d0ec      	beq.n	800bbec <USB_StopHost+0xc8>
 800bc12:	e000      	b.n	800bc16 <USB_StopHost+0xf2>
        break;
 800bc14:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800bc16:	69bb      	ldr	r3, [r7, #24]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	61bb      	str	r3, [r7, #24]
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	2b0f      	cmp	r3, #15
 800bc20:	d9c7      	bls.n	800bbb2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bc28:	461a      	mov	r2, r3
 800bc2a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc2e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f04f 32ff 	mov.w	r2, #4294967295
 800bc36:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f7ff f880 	bl	800ad3e <USB_EnableGlobalInt>

  return ret;
 800bc3e:	7ffb      	ldrb	r3, [r7, #31]
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3720      	adds	r7, #32
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800bc48:	b590      	push	{r4, r7, lr}
 800bc4a:	b089      	sub	sp, #36	; 0x24
 800bc4c:	af04      	add	r7, sp, #16
 800bc4e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800bc50:	2301      	movs	r3, #1
 800bc52:	2202      	movs	r2, #2
 800bc54:	2102      	movs	r1, #2
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f000 fc66 	bl	800c528 <USBH_FindInterface>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
 800bc62:	2bff      	cmp	r3, #255	; 0xff
 800bc64:	d002      	beq.n	800bc6c <USBH_CDC_InterfaceInit+0x24>
 800bc66:	7bfb      	ldrb	r3, [r7, #15]
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d901      	bls.n	800bc70 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800bc6c:	2302      	movs	r3, #2
 800bc6e:	e13d      	b.n	800beec <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800bc70:	7bfb      	ldrb	r3, [r7, #15]
 800bc72:	4619      	mov	r1, r3
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f000 fc3b 	bl	800c4f0 <USBH_SelectInterface>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800bc7e:	7bbb      	ldrb	r3, [r7, #14]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d001      	beq.n	800bc88 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800bc84:	2302      	movs	r3, #2
 800bc86:	e131      	b.n	800beec <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800bc8e:	2050      	movs	r0, #80	; 0x50
 800bc90:	f002 fb3c 	bl	800e30c <malloc>
 800bc94:	4603      	mov	r3, r0
 800bc96:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc9e:	69db      	ldr	r3, [r3, #28]
 800bca0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d101      	bne.n	800bcac <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800bca8:	2302      	movs	r3, #2
 800bcaa:	e11f      	b.n	800beec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800bcac:	2250      	movs	r2, #80	; 0x50
 800bcae:	2100      	movs	r1, #0
 800bcb0:	68b8      	ldr	r0, [r7, #8]
 800bcb2:	f002 fb49 	bl	800e348 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	211a      	movs	r1, #26
 800bcbc:	fb01 f303 	mul.w	r3, r1, r3
 800bcc0:	4413      	add	r3, r2
 800bcc2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bcc6:	781b      	ldrb	r3, [r3, #0]
 800bcc8:	b25b      	sxtb	r3, r3
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	da15      	bge.n	800bcfa <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800bcce:	7bfb      	ldrb	r3, [r7, #15]
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	211a      	movs	r1, #26
 800bcd4:	fb01 f303 	mul.w	r3, r1, r3
 800bcd8:	4413      	add	r3, r2
 800bcda:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bcde:	781a      	ldrb	r2, [r3, #0]
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bce4:	7bfb      	ldrb	r3, [r7, #15]
 800bce6:	687a      	ldr	r2, [r7, #4]
 800bce8:	211a      	movs	r1, #26
 800bcea:	fb01 f303 	mul.w	r3, r1, r3
 800bcee:	4413      	add	r3, r2
 800bcf0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bcf4:	881a      	ldrh	r2, [r3, #0]
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	785b      	ldrb	r3, [r3, #1]
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f001 ff2c 	bl	800db5e <USBH_AllocPipe>
 800bd06:	4603      	mov	r3, r0
 800bd08:	461a      	mov	r2, r3
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	7819      	ldrb	r1, [r3, #0]
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	7858      	ldrb	r0, [r3, #1]
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bd22:	68ba      	ldr	r2, [r7, #8]
 800bd24:	8952      	ldrh	r2, [r2, #10]
 800bd26:	9202      	str	r2, [sp, #8]
 800bd28:	2203      	movs	r2, #3
 800bd2a:	9201      	str	r2, [sp, #4]
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	4623      	mov	r3, r4
 800bd30:	4602      	mov	r2, r0
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f001 fee4 	bl	800db00 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	781b      	ldrb	r3, [r3, #0]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	4619      	mov	r1, r3
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f002 f9f3 	bl	800e12c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800bd46:	2300      	movs	r3, #0
 800bd48:	2200      	movs	r2, #0
 800bd4a:	210a      	movs	r1, #10
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f000 fbeb 	bl	800c528 <USBH_FindInterface>
 800bd52:	4603      	mov	r3, r0
 800bd54:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800bd56:	7bfb      	ldrb	r3, [r7, #15]
 800bd58:	2bff      	cmp	r3, #255	; 0xff
 800bd5a:	d002      	beq.n	800bd62 <USBH_CDC_InterfaceInit+0x11a>
 800bd5c:	7bfb      	ldrb	r3, [r7, #15]
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d901      	bls.n	800bd66 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800bd62:	2302      	movs	r3, #2
 800bd64:	e0c2      	b.n	800beec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
 800bd68:	687a      	ldr	r2, [r7, #4]
 800bd6a:	211a      	movs	r1, #26
 800bd6c:	fb01 f303 	mul.w	r3, r1, r3
 800bd70:	4413      	add	r3, r2
 800bd72:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	b25b      	sxtb	r3, r3
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	da16      	bge.n	800bdac <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800bd7e:	7bfb      	ldrb	r3, [r7, #15]
 800bd80:	687a      	ldr	r2, [r7, #4]
 800bd82:	211a      	movs	r1, #26
 800bd84:	fb01 f303 	mul.w	r3, r1, r3
 800bd88:	4413      	add	r3, r2
 800bd8a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bd8e:	781a      	ldrb	r2, [r3, #0]
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bd94:	7bfb      	ldrb	r3, [r7, #15]
 800bd96:	687a      	ldr	r2, [r7, #4]
 800bd98:	211a      	movs	r1, #26
 800bd9a:	fb01 f303 	mul.w	r3, r1, r3
 800bd9e:	4413      	add	r3, r2
 800bda0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bda4:	881a      	ldrh	r2, [r3, #0]
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	835a      	strh	r2, [r3, #26]
 800bdaa:	e015      	b.n	800bdd8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	687a      	ldr	r2, [r7, #4]
 800bdb0:	211a      	movs	r1, #26
 800bdb2:	fb01 f303 	mul.w	r3, r1, r3
 800bdb6:	4413      	add	r3, r2
 800bdb8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bdbc:	781a      	ldrb	r2, [r3, #0]
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bdc2:	7bfb      	ldrb	r3, [r7, #15]
 800bdc4:	687a      	ldr	r2, [r7, #4]
 800bdc6:	211a      	movs	r1, #26
 800bdc8:	fb01 f303 	mul.w	r3, r1, r3
 800bdcc:	4413      	add	r3, r2
 800bdce:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bdd2:	881a      	ldrh	r2, [r3, #0]
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800bdd8:	7bfb      	ldrb	r3, [r7, #15]
 800bdda:	687a      	ldr	r2, [r7, #4]
 800bddc:	211a      	movs	r1, #26
 800bdde:	fb01 f303 	mul.w	r3, r1, r3
 800bde2:	4413      	add	r3, r2
 800bde4:	f203 3356 	addw	r3, r3, #854	; 0x356
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	b25b      	sxtb	r3, r3
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	da16      	bge.n	800be1e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800bdf0:	7bfb      	ldrb	r3, [r7, #15]
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	211a      	movs	r1, #26
 800bdf6:	fb01 f303 	mul.w	r3, r1, r3
 800bdfa:	4413      	add	r3, r2
 800bdfc:	f203 3356 	addw	r3, r3, #854	; 0x356
 800be00:	781a      	ldrb	r2, [r3, #0]
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800be06:	7bfb      	ldrb	r3, [r7, #15]
 800be08:	687a      	ldr	r2, [r7, #4]
 800be0a:	211a      	movs	r1, #26
 800be0c:	fb01 f303 	mul.w	r3, r1, r3
 800be10:	4413      	add	r3, r2
 800be12:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800be16:	881a      	ldrh	r2, [r3, #0]
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	835a      	strh	r2, [r3, #26]
 800be1c:	e015      	b.n	800be4a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800be1e:	7bfb      	ldrb	r3, [r7, #15]
 800be20:	687a      	ldr	r2, [r7, #4]
 800be22:	211a      	movs	r1, #26
 800be24:	fb01 f303 	mul.w	r3, r1, r3
 800be28:	4413      	add	r3, r2
 800be2a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800be2e:	781a      	ldrb	r2, [r3, #0]
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800be34:	7bfb      	ldrb	r3, [r7, #15]
 800be36:	687a      	ldr	r2, [r7, #4]
 800be38:	211a      	movs	r1, #26
 800be3a:	fb01 f303 	mul.w	r3, r1, r3
 800be3e:	4413      	add	r3, r2
 800be40:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800be44:	881a      	ldrh	r2, [r3, #0]
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	7b9b      	ldrb	r3, [r3, #14]
 800be4e:	4619      	mov	r1, r3
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f001 fe84 	bl	800db5e <USBH_AllocPipe>
 800be56:	4603      	mov	r3, r0
 800be58:	461a      	mov	r2, r3
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	7bdb      	ldrb	r3, [r3, #15]
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f001 fe7a 	bl	800db5e <USBH_AllocPipe>
 800be6a:	4603      	mov	r3, r0
 800be6c:	461a      	mov	r2, r3
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	7b59      	ldrb	r1, [r3, #13]
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	7b98      	ldrb	r0, [r3, #14]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800be86:	68ba      	ldr	r2, [r7, #8]
 800be88:	8b12      	ldrh	r2, [r2, #24]
 800be8a:	9202      	str	r2, [sp, #8]
 800be8c:	2202      	movs	r2, #2
 800be8e:	9201      	str	r2, [sp, #4]
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	4623      	mov	r3, r4
 800be94:	4602      	mov	r2, r0
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f001 fe32 	bl	800db00 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	7b19      	ldrb	r1, [r3, #12]
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	7bd8      	ldrb	r0, [r3, #15]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800beb0:	68ba      	ldr	r2, [r7, #8]
 800beb2:	8b52      	ldrh	r2, [r2, #26]
 800beb4:	9202      	str	r2, [sp, #8]
 800beb6:	2202      	movs	r2, #2
 800beb8:	9201      	str	r2, [sp, #4]
 800beba:	9300      	str	r3, [sp, #0]
 800bebc:	4623      	mov	r3, r4
 800bebe:	4602      	mov	r2, r0
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f001 fe1d 	bl	800db00 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	2200      	movs	r2, #0
 800beca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	7b5b      	ldrb	r3, [r3, #13]
 800bed2:	2200      	movs	r2, #0
 800bed4:	4619      	mov	r1, r3
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f002 f928 	bl	800e12c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	7b1b      	ldrb	r3, [r3, #12]
 800bee0:	2200      	movs	r2, #0
 800bee2:	4619      	mov	r1, r3
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f002 f921 	bl	800e12c <USBH_LL_SetToggle>

  return USBH_OK;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	3714      	adds	r7, #20
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd90      	pop	{r4, r7, pc}

0800bef4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf02:	69db      	ldr	r3, [r3, #28]
 800bf04:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	781b      	ldrb	r3, [r3, #0]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00e      	beq.n	800bf2c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	4619      	mov	r1, r3
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f001 fe12 	bl	800db3e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	4619      	mov	r1, r3
 800bf20:	6878      	ldr	r0, [r7, #4]
 800bf22:	f001 fe3d 	bl	800dba0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	7b1b      	ldrb	r3, [r3, #12]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d00e      	beq.n	800bf52 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	7b1b      	ldrb	r3, [r3, #12]
 800bf38:	4619      	mov	r1, r3
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f001 fdff 	bl	800db3e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	7b1b      	ldrb	r3, [r3, #12]
 800bf44:	4619      	mov	r1, r3
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f001 fe2a 	bl	800dba0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	2200      	movs	r2, #0
 800bf50:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	7b5b      	ldrb	r3, [r3, #13]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00e      	beq.n	800bf78 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	7b5b      	ldrb	r3, [r3, #13]
 800bf5e:	4619      	mov	r1, r3
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f001 fdec 	bl	800db3e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	7b5b      	ldrb	r3, [r3, #13]
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f001 fe17 	bl	800dba0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2200      	movs	r2, #0
 800bf76:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf7e:	69db      	ldr	r3, [r3, #28]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d00b      	beq.n	800bf9c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf8a:	69db      	ldr	r3, [r3, #28]
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f002 f9c5 	bl	800e31c <free>
    phost->pActiveClass->pData = 0U;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf98:	2200      	movs	r2, #0
 800bf9a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3710      	adds	r7, #16
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}

0800bfa6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800bfa6:	b580      	push	{r7, lr}
 800bfa8:	b084      	sub	sp, #16
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bfb4:	69db      	ldr	r3, [r3, #28]
 800bfb6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	3340      	adds	r3, #64	; 0x40
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f000 f8b1 	bl	800c126 <GetLineCoding>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800bfc8:	7afb      	ldrb	r3, [r7, #11]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d105      	bne.n	800bfda <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bfd4:	2102      	movs	r1, #2
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800bfda:	7afb      	ldrb	r3, [r7, #11]
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3710      	adds	r7, #16
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}

0800bfe4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bfec:	2301      	movs	r3, #1
 800bfee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800bff0:	2300      	movs	r3, #0
 800bff2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bffa:	69db      	ldr	r3, [r3, #28]
 800bffc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800c004:	2b04      	cmp	r3, #4
 800c006:	d877      	bhi.n	800c0f8 <USBH_CDC_Process+0x114>
 800c008:	a201      	add	r2, pc, #4	; (adr r2, 800c010 <USBH_CDC_Process+0x2c>)
 800c00a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c00e:	bf00      	nop
 800c010:	0800c025 	.word	0x0800c025
 800c014:	0800c02b 	.word	0x0800c02b
 800c018:	0800c05b 	.word	0x0800c05b
 800c01c:	0800c0cf 	.word	0x0800c0cf
 800c020:	0800c0dd 	.word	0x0800c0dd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800c024:	2300      	movs	r3, #0
 800c026:	73fb      	strb	r3, [r7, #15]
      break;
 800c028:	e06d      	b.n	800c106 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c02e:	4619      	mov	r1, r3
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 f897 	bl	800c164 <SetLineCoding>
 800c036:	4603      	mov	r3, r0
 800c038:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800c03a:	7bbb      	ldrb	r3, [r7, #14]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d104      	bne.n	800c04a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	2202      	movs	r2, #2
 800c044:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800c048:	e058      	b.n	800c0fc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800c04a:	7bbb      	ldrb	r3, [r7, #14]
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d055      	beq.n	800c0fc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	2204      	movs	r2, #4
 800c054:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800c058:	e050      	b.n	800c0fc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	3340      	adds	r3, #64	; 0x40
 800c05e:	4619      	mov	r1, r3
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f000 f860 	bl	800c126 <GetLineCoding>
 800c066:	4603      	mov	r3, r0
 800c068:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800c06a:	7bbb      	ldrb	r3, [r7, #14]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d126      	bne.n	800c0be <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	2200      	movs	r2, #0
 800c074:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c082:	791b      	ldrb	r3, [r3, #4]
 800c084:	429a      	cmp	r2, r3
 800c086:	d13b      	bne.n	800c100 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c092:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800c094:	429a      	cmp	r2, r3
 800c096:	d133      	bne.n	800c100 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0a2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d12b      	bne.n	800c100 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0b0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d124      	bne.n	800c100 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 f958 	bl	800c36c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800c0bc:	e020      	b.n	800c100 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800c0be:	7bbb      	ldrb	r3, [r7, #14]
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d01d      	beq.n	800c100 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	2204      	movs	r2, #4
 800c0c8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800c0cc:	e018      	b.n	800c100 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f000 f867 	bl	800c1a2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f000 f8da 	bl	800c28e <CDC_ProcessReception>
      break;
 800c0da:	e014      	b.n	800c106 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800c0dc:	2100      	movs	r1, #0
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 ffef 	bl	800d0c2 <USBH_ClrFeature>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800c0e8:	7bbb      	ldrb	r3, [r7, #14]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d10a      	bne.n	800c104 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800c0f6:	e005      	b.n	800c104 <USBH_CDC_Process+0x120>

    default:
      break;
 800c0f8:	bf00      	nop
 800c0fa:	e004      	b.n	800c106 <USBH_CDC_Process+0x122>
      break;
 800c0fc:	bf00      	nop
 800c0fe:	e002      	b.n	800c106 <USBH_CDC_Process+0x122>
      break;
 800c100:	bf00      	nop
 800c102:	e000      	b.n	800c106 <USBH_CDC_Process+0x122>
      break;
 800c104:	bf00      	nop

  }

  return status;
 800c106:	7bfb      	ldrb	r3, [r7, #15]
}
 800c108:	4618      	mov	r0, r3
 800c10a:	3710      	adds	r7, #16
 800c10c:	46bd      	mov	sp, r7
 800c10e:	bd80      	pop	{r7, pc}

0800c110 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800c110:	b480      	push	{r7}
 800c112:	b083      	sub	sp, #12
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	370c      	adds	r7, #12
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr

0800c126 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800c126:	b580      	push	{r7, lr}
 800c128:	b082      	sub	sp, #8
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	6078      	str	r0, [r7, #4]
 800c12e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	22a1      	movs	r2, #161	; 0xa1
 800c134:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2221      	movs	r2, #33	; 0x21
 800c13a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2200      	movs	r2, #0
 800c140:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2200      	movs	r2, #0
 800c146:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2207      	movs	r2, #7
 800c14c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	2207      	movs	r2, #7
 800c152:	4619      	mov	r1, r3
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f001 fa81 	bl	800d65c <USBH_CtlReq>
 800c15a:	4603      	mov	r3, r0
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3708      	adds	r7, #8
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2221      	movs	r2, #33	; 0x21
 800c172:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2220      	movs	r2, #32
 800c178:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2200      	movs	r2, #0
 800c17e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2200      	movs	r2, #0
 800c184:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2207      	movs	r2, #7
 800c18a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	2207      	movs	r2, #7
 800c190:	4619      	mov	r1, r3
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	f001 fa62 	bl	800d65c <USBH_CtlReq>
 800c198:	4603      	mov	r3, r0
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3708      	adds	r7, #8
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b086      	sub	sp, #24
 800c1a6:	af02      	add	r7, sp, #8
 800c1a8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c1b0:	69db      	ldr	r3, [r3, #28]
 800c1b2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d002      	beq.n	800c1c8 <CDC_ProcessTransmission+0x26>
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	d023      	beq.n	800c20e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800c1c6:	e05e      	b.n	800c286 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1cc:	68fa      	ldr	r2, [r7, #12]
 800c1ce:	8b12      	ldrh	r2, [r2, #24]
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	d90b      	bls.n	800c1ec <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	69d9      	ldr	r1, [r3, #28]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	8b1a      	ldrh	r2, [r3, #24]
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	7b5b      	ldrb	r3, [r3, #13]
 800c1e0:	2001      	movs	r0, #1
 800c1e2:	9000      	str	r0, [sp, #0]
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	f001 fc48 	bl	800da7a <USBH_BulkSendData>
 800c1ea:	e00b      	b.n	800c204 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800c1f4:	b29a      	uxth	r2, r3
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	7b5b      	ldrb	r3, [r3, #13]
 800c1fa:	2001      	movs	r0, #1
 800c1fc:	9000      	str	r0, [sp, #0]
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f001 fc3b 	bl	800da7a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2202      	movs	r2, #2
 800c208:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800c20c:	e03b      	b.n	800c286 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	7b5b      	ldrb	r3, [r3, #13]
 800c212:	4619      	mov	r1, r3
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f001 ff5f 	bl	800e0d8 <USBH_LL_GetURBState>
 800c21a:	4603      	mov	r3, r0
 800c21c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800c21e:	7afb      	ldrb	r3, [r7, #11]
 800c220:	2b01      	cmp	r3, #1
 800c222:	d128      	bne.n	800c276 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c228:	68fa      	ldr	r2, [r7, #12]
 800c22a:	8b12      	ldrh	r2, [r2, #24]
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d90e      	bls.n	800c24e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c234:	68fa      	ldr	r2, [r7, #12]
 800c236:	8b12      	ldrh	r2, [r2, #24]
 800c238:	1a9a      	subs	r2, r3, r2
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	69db      	ldr	r3, [r3, #28]
 800c242:	68fa      	ldr	r2, [r7, #12]
 800c244:	8b12      	ldrh	r2, [r2, #24]
 800c246:	441a      	add	r2, r3
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	61da      	str	r2, [r3, #28]
 800c24c:	e002      	b.n	800c254 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2200      	movs	r2, #0
 800c252:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d004      	beq.n	800c266 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2201      	movs	r2, #1
 800c260:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800c264:	e00e      	b.n	800c284 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	2200      	movs	r2, #0
 800c26a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 f868 	bl	800c344 <USBH_CDC_TransmitCallback>
      break;
 800c274:	e006      	b.n	800c284 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800c276:	7afb      	ldrb	r3, [r7, #11]
 800c278:	2b02      	cmp	r3, #2
 800c27a:	d103      	bne.n	800c284 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2201      	movs	r2, #1
 800c280:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800c284:	bf00      	nop
  }
}
 800c286:	bf00      	nop
 800c288:	3710      	adds	r7, #16
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}

0800c28e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800c28e:	b580      	push	{r7, lr}
 800c290:	b086      	sub	sp, #24
 800c292:	af00      	add	r7, sp, #0
 800c294:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c29c:	69db      	ldr	r3, [r3, #28]
 800c29e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800c2aa:	2b03      	cmp	r3, #3
 800c2ac:	d002      	beq.n	800c2b4 <CDC_ProcessReception+0x26>
 800c2ae:	2b04      	cmp	r3, #4
 800c2b0:	d00e      	beq.n	800c2d0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800c2b2:	e043      	b.n	800c33c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	6a19      	ldr	r1, [r3, #32]
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	8b5a      	ldrh	r2, [r3, #26]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	7b1b      	ldrb	r3, [r3, #12]
 800c2c0:	6878      	ldr	r0, [r7, #4]
 800c2c2:	f001 fbff 	bl	800dac4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	2204      	movs	r2, #4
 800c2ca:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800c2ce:	e035      	b.n	800c33c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	7b1b      	ldrb	r3, [r3, #12]
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f001 fefe 	bl	800e0d8 <USBH_LL_GetURBState>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800c2e0:	7cfb      	ldrb	r3, [r7, #19]
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	d129      	bne.n	800c33a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	7b1b      	ldrb	r3, [r3, #12]
 800c2ea:	4619      	mov	r1, r3
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f001 fe61 	bl	800dfb4 <USBH_LL_GetLastXferSize>
 800c2f2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800c2f4:	697b      	ldr	r3, [r7, #20]
 800c2f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2f8:	68fa      	ldr	r2, [r7, #12]
 800c2fa:	429a      	cmp	r2, r3
 800c2fc:	d016      	beq.n	800c32c <CDC_ProcessReception+0x9e>
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	8b5b      	ldrh	r3, [r3, #26]
 800c302:	461a      	mov	r2, r3
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	4293      	cmp	r3, r2
 800c308:	d910      	bls.n	800c32c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800c30a:	697b      	ldr	r3, [r7, #20]
 800c30c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	1ad2      	subs	r2, r2, r3
 800c312:	697b      	ldr	r3, [r7, #20]
 800c314:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	6a1a      	ldr	r2, [r3, #32]
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	441a      	add	r2, r3
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800c322:	697b      	ldr	r3, [r7, #20]
 800c324:	2203      	movs	r2, #3
 800c326:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800c32a:	e006      	b.n	800c33a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	2200      	movs	r2, #0
 800c330:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800c334:	6878      	ldr	r0, [r7, #4]
 800c336:	f000 f80f 	bl	800c358 <USBH_CDC_ReceiveCallback>
      break;
 800c33a:	bf00      	nop
  }
}
 800c33c:	bf00      	nop
 800c33e:	3718      	adds	r7, #24
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}

0800c344 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800c344:	b480      	push	{r7}
 800c346:	b083      	sub	sp, #12
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800c34c:	bf00      	nop
 800c34e:	370c      	adds	r7, #12
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr

0800c358 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800c358:	b480      	push	{r7}
 800c35a:	b083      	sub	sp, #12
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800c360:	bf00      	nop
 800c362:	370c      	adds	r7, #12
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr

0800c36c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800c36c:	b480      	push	{r7}
 800c36e:	b083      	sub	sp, #12
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800c374:	bf00      	nop
 800c376:	370c      	adds	r7, #12
 800c378:	46bd      	mov	sp, r7
 800c37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37e:	4770      	bx	lr

0800c380 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b084      	sub	sp, #16
 800c384:	af00      	add	r7, sp, #0
 800c386:	60f8      	str	r0, [r7, #12]
 800c388:	60b9      	str	r1, [r7, #8]
 800c38a:	4613      	mov	r3, r2
 800c38c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d101      	bne.n	800c398 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800c394:	2302      	movs	r3, #2
 800c396:	e029      	b.n	800c3ec <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	79fa      	ldrb	r2, [r7, #7]
 800c39c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800c3b0:	68f8      	ldr	r0, [r7, #12]
 800c3b2:	f000 f81f 	bl	800c3f4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d003      	beq.n	800c3e4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	68ba      	ldr	r2, [r7, #8]
 800c3e0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800c3e4:	68f8      	ldr	r0, [r7, #12]
 800c3e6:	f001 fd31 	bl	800de4c <USBH_LL_Init>

  return USBH_OK;
 800c3ea:	2300      	movs	r3, #0
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3710      	adds	r7, #16
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b085      	sub	sp, #20
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c400:	2300      	movs	r3, #0
 800c402:	60fb      	str	r3, [r7, #12]
 800c404:	e009      	b.n	800c41a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	33e0      	adds	r3, #224	; 0xe0
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	4413      	add	r3, r2
 800c410:	2200      	movs	r2, #0
 800c412:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	3301      	adds	r3, #1
 800c418:	60fb      	str	r3, [r7, #12]
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	2b0f      	cmp	r3, #15
 800c41e:	d9f2      	bls.n	800c406 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c420:	2300      	movs	r3, #0
 800c422:	60fb      	str	r3, [r7, #12]
 800c424:	e009      	b.n	800c43a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800c426:	687a      	ldr	r2, [r7, #4]
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	4413      	add	r3, r2
 800c42c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c430:	2200      	movs	r2, #0
 800c432:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	3301      	adds	r3, #1
 800c438:	60fb      	str	r3, [r7, #12]
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c440:	d3f1      	bcc.n	800c426 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	2200      	movs	r2, #0
 800c446:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	2200      	movs	r2, #0
 800c44c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2201      	movs	r2, #1
 800c452:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2200      	movs	r2, #0
 800c458:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2201      	movs	r2, #1
 800c460:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2240      	movs	r2, #64	; 0x40
 800c466:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2200      	movs	r2, #0
 800c46c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2200      	movs	r2, #0
 800c472:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2201      	movs	r2, #1
 800c47a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2200      	movs	r2, #0
 800c48a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800c48e:	2300      	movs	r3, #0
}
 800c490:	4618      	mov	r0, r3
 800c492:	3714      	adds	r7, #20
 800c494:	46bd      	mov	sp, r7
 800c496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49a:	4770      	bx	lr

0800c49c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b085      	sub	sp, #20
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d016      	beq.n	800c4de <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d10e      	bne.n	800c4d8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c4c0:	1c59      	adds	r1, r3, #1
 800c4c2:	687a      	ldr	r2, [r7, #4]
 800c4c4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	33de      	adds	r3, #222	; 0xde
 800c4cc:	6839      	ldr	r1, [r7, #0]
 800c4ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	73fb      	strb	r3, [r7, #15]
 800c4d6:	e004      	b.n	800c4e2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800c4d8:	2302      	movs	r3, #2
 800c4da:	73fb      	strb	r3, [r7, #15]
 800c4dc:	e001      	b.n	800c4e2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800c4de:	2302      	movs	r3, #2
 800c4e0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c4e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	3714      	adds	r7, #20
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr

0800c4f0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b085      	sub	sp, #20
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800c506:	78fa      	ldrb	r2, [r7, #3]
 800c508:	429a      	cmp	r2, r3
 800c50a:	d204      	bcs.n	800c516 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	78fa      	ldrb	r2, [r7, #3]
 800c510:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800c514:	e001      	b.n	800c51a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800c516:	2302      	movs	r3, #2
 800c518:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3714      	adds	r7, #20
 800c520:	46bd      	mov	sp, r7
 800c522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c526:	4770      	bx	lr

0800c528 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c528:	b480      	push	{r7}
 800c52a:	b087      	sub	sp, #28
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
 800c530:	4608      	mov	r0, r1
 800c532:	4611      	mov	r1, r2
 800c534:	461a      	mov	r2, r3
 800c536:	4603      	mov	r3, r0
 800c538:	70fb      	strb	r3, [r7, #3]
 800c53a:	460b      	mov	r3, r1
 800c53c:	70bb      	strb	r3, [r7, #2]
 800c53e:	4613      	mov	r3, r2
 800c540:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800c542:	2300      	movs	r3, #0
 800c544:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c546:	2300      	movs	r3, #0
 800c548:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c550:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c552:	e025      	b.n	800c5a0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c554:	7dfb      	ldrb	r3, [r7, #23]
 800c556:	221a      	movs	r2, #26
 800c558:	fb02 f303 	mul.w	r3, r2, r3
 800c55c:	3308      	adds	r3, #8
 800c55e:	68fa      	ldr	r2, [r7, #12]
 800c560:	4413      	add	r3, r2
 800c562:	3302      	adds	r3, #2
 800c564:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	795b      	ldrb	r3, [r3, #5]
 800c56a:	78fa      	ldrb	r2, [r7, #3]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d002      	beq.n	800c576 <USBH_FindInterface+0x4e>
 800c570:	78fb      	ldrb	r3, [r7, #3]
 800c572:	2bff      	cmp	r3, #255	; 0xff
 800c574:	d111      	bne.n	800c59a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c57a:	78ba      	ldrb	r2, [r7, #2]
 800c57c:	429a      	cmp	r2, r3
 800c57e:	d002      	beq.n	800c586 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c580:	78bb      	ldrb	r3, [r7, #2]
 800c582:	2bff      	cmp	r3, #255	; 0xff
 800c584:	d109      	bne.n	800c59a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c58a:	787a      	ldrb	r2, [r7, #1]
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d002      	beq.n	800c596 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c590:	787b      	ldrb	r3, [r7, #1]
 800c592:	2bff      	cmp	r3, #255	; 0xff
 800c594:	d101      	bne.n	800c59a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c596:	7dfb      	ldrb	r3, [r7, #23]
 800c598:	e006      	b.n	800c5a8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c59a:	7dfb      	ldrb	r3, [r7, #23]
 800c59c:	3301      	adds	r3, #1
 800c59e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c5a0:	7dfb      	ldrb	r3, [r7, #23]
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	d9d6      	bls.n	800c554 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c5a6:	23ff      	movs	r3, #255	; 0xff
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	371c      	adds	r7, #28
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b2:	4770      	bx	lr

0800c5b4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b082      	sub	sp, #8
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800c5bc:	6878      	ldr	r0, [r7, #4]
 800c5be:	f001 fc81 	bl	800dec4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800c5c2:	2101      	movs	r1, #1
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f001 fd9a 	bl	800e0fe <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c5ca:	2300      	movs	r3, #0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3708      	adds	r7, #8
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b088      	sub	sp, #32
 800c5d8:	af04      	add	r7, sp, #16
 800c5da:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800c5dc:	2302      	movs	r3, #2
 800c5de:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d102      	bne.n	800c5f6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2203      	movs	r2, #3
 800c5f4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	2b0b      	cmp	r3, #11
 800c5fe:	f200 81be 	bhi.w	800c97e <USBH_Process+0x3aa>
 800c602:	a201      	add	r2, pc, #4	; (adr r2, 800c608 <USBH_Process+0x34>)
 800c604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c608:	0800c639 	.word	0x0800c639
 800c60c:	0800c66b 	.word	0x0800c66b
 800c610:	0800c6d3 	.word	0x0800c6d3
 800c614:	0800c919 	.word	0x0800c919
 800c618:	0800c97f 	.word	0x0800c97f
 800c61c:	0800c777 	.word	0x0800c777
 800c620:	0800c8bf 	.word	0x0800c8bf
 800c624:	0800c7ad 	.word	0x0800c7ad
 800c628:	0800c7cd 	.word	0x0800c7cd
 800c62c:	0800c7ed 	.word	0x0800c7ed
 800c630:	0800c831 	.word	0x0800c831
 800c634:	0800c901 	.word	0x0800c901
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c63e:	b2db      	uxtb	r3, r3
 800c640:	2b00      	cmp	r3, #0
 800c642:	f000 819e 	beq.w	800c982 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2201      	movs	r2, #1
 800c64a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c64c:	20c8      	movs	r0, #200	; 0xc8
 800c64e:	f001 fd9d 	bl	800e18c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f001 fc93 	bl	800df7e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2200      	movs	r2, #0
 800c65c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2200      	movs	r2, #0
 800c664:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c668:	e18b      	b.n	800c982 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800c670:	2b01      	cmp	r3, #1
 800c672:	d107      	bne.n	800c684 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2200      	movs	r2, #0
 800c678:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2202      	movs	r2, #2
 800c680:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c682:	e18d      	b.n	800c9a0 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c68a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c68e:	d914      	bls.n	800c6ba <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c696:	3301      	adds	r3, #1
 800c698:	b2da      	uxtb	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	d903      	bls.n	800c6b2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	220d      	movs	r2, #13
 800c6ae:	701a      	strb	r2, [r3, #0]
      break;
 800c6b0:	e176      	b.n	800c9a0 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	701a      	strb	r2, [r3, #0]
      break;
 800c6b8:	e172      	b.n	800c9a0 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c6c0:	f103 020a 	add.w	r2, r3, #10
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800c6ca:	200a      	movs	r0, #10
 800c6cc:	f001 fd5e 	bl	800e18c <USBH_Delay>
      break;
 800c6d0:	e166      	b.n	800c9a0 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d005      	beq.n	800c6e8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c6e2:	2104      	movs	r1, #4
 800c6e4:	6878      	ldr	r0, [r7, #4]
 800c6e6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c6e8:	2064      	movs	r0, #100	; 0x64
 800c6ea:	f001 fd4f 	bl	800e18c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f001 fc1e 	bl	800df30 <USBH_LL_GetSpeed>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2205      	movs	r2, #5
 800c702:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c704:	2100      	movs	r1, #0
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f001 fa29 	bl	800db5e <USBH_AllocPipe>
 800c70c:	4603      	mov	r3, r0
 800c70e:	461a      	mov	r2, r3
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800c714:	2180      	movs	r1, #128	; 0x80
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f001 fa21 	bl	800db5e <USBH_AllocPipe>
 800c71c:	4603      	mov	r3, r0
 800c71e:	461a      	mov	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	7919      	ldrb	r1, [r3, #4]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c734:	687a      	ldr	r2, [r7, #4]
 800c736:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c738:	b292      	uxth	r2, r2
 800c73a:	9202      	str	r2, [sp, #8]
 800c73c:	2200      	movs	r2, #0
 800c73e:	9201      	str	r2, [sp, #4]
 800c740:	9300      	str	r3, [sp, #0]
 800c742:	4603      	mov	r3, r0
 800c744:	2280      	movs	r2, #128	; 0x80
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f001 f9da 	bl	800db00 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	7959      	ldrb	r1, [r3, #5]
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c760:	b292      	uxth	r2, r2
 800c762:	9202      	str	r2, [sp, #8]
 800c764:	2200      	movs	r2, #0
 800c766:	9201      	str	r2, [sp, #4]
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	4603      	mov	r3, r0
 800c76c:	2200      	movs	r2, #0
 800c76e:	6878      	ldr	r0, [r7, #4]
 800c770:	f001 f9c6 	bl	800db00 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c774:	e114      	b.n	800c9a0 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 f918 	bl	800c9ac <USBH_HandleEnum>
 800c77c:	4603      	mov	r3, r0
 800c77e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800c780:	7bbb      	ldrb	r3, [r7, #14]
 800c782:	b2db      	uxtb	r3, r3
 800c784:	2b00      	cmp	r3, #0
 800c786:	f040 80fe 	bne.w	800c986 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2200      	movs	r2, #0
 800c78e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d103      	bne.n	800c7a4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2208      	movs	r2, #8
 800c7a0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c7a2:	e0f0      	b.n	800c986 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2207      	movs	r2, #7
 800c7a8:	701a      	strb	r2, [r3, #0]
      break;
 800c7aa:	e0ec      	b.n	800c986 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	f000 80e9 	beq.w	800c98a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c7be:	2101      	movs	r1, #1
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	2208      	movs	r2, #8
 800c7c8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800c7ca:	e0de      	b.n	800c98a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800c7d2:	b29b      	uxth	r3, r3
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f000 fc2c 	bl	800d034 <USBH_SetCfg>
 800c7dc:	4603      	mov	r3, r0
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	f040 80d5 	bne.w	800c98e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2209      	movs	r2, #9
 800c7e8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c7ea:	e0d0      	b.n	800c98e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800c7f2:	f003 0320 	and.w	r3, r3, #32
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d016      	beq.n	800c828 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800c7fa:	2101      	movs	r1, #1
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f000 fc3c 	bl	800d07a <USBH_SetFeature>
 800c802:	4603      	mov	r3, r0
 800c804:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c806:	7bbb      	ldrb	r3, [r7, #14]
 800c808:	b2db      	uxtb	r3, r3
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d103      	bne.n	800c816 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	220a      	movs	r2, #10
 800c812:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c814:	e0bd      	b.n	800c992 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800c816:	7bbb      	ldrb	r3, [r7, #14]
 800c818:	b2db      	uxtb	r3, r3
 800c81a:	2b03      	cmp	r3, #3
 800c81c:	f040 80b9 	bne.w	800c992 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	220a      	movs	r2, #10
 800c824:	701a      	strb	r2, [r3, #0]
      break;
 800c826:	e0b4      	b.n	800c992 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	220a      	movs	r2, #10
 800c82c:	701a      	strb	r2, [r3, #0]
      break;
 800c82e:	e0b0      	b.n	800c992 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c836:	2b00      	cmp	r3, #0
 800c838:	f000 80ad 	beq.w	800c996 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2200      	movs	r2, #0
 800c840:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c844:	2300      	movs	r3, #0
 800c846:	73fb      	strb	r3, [r7, #15]
 800c848:	e016      	b.n	800c878 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c84a:	7bfa      	ldrb	r2, [r7, #15]
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	32de      	adds	r2, #222	; 0xde
 800c850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c854:	791a      	ldrb	r2, [r3, #4]
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800c85c:	429a      	cmp	r2, r3
 800c85e:	d108      	bne.n	800c872 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800c860:	7bfa      	ldrb	r2, [r7, #15]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	32de      	adds	r2, #222	; 0xde
 800c866:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800c870:	e005      	b.n	800c87e <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c872:	7bfb      	ldrb	r3, [r7, #15]
 800c874:	3301      	adds	r3, #1
 800c876:	73fb      	strb	r3, [r7, #15]
 800c878:	7bfb      	ldrb	r3, [r7, #15]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d0e5      	beq.n	800c84a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c884:	2b00      	cmp	r3, #0
 800c886:	d016      	beq.n	800c8b6 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c88e:	689b      	ldr	r3, [r3, #8]
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	4798      	blx	r3
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	d109      	bne.n	800c8ae <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2206      	movs	r2, #6
 800c89e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c8a6:	2103      	movs	r1, #3
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c8ac:	e073      	b.n	800c996 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	220d      	movs	r2, #13
 800c8b2:	701a      	strb	r2, [r3, #0]
      break;
 800c8b4:	e06f      	b.n	800c996 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	220d      	movs	r2, #13
 800c8ba:	701a      	strb	r2, [r3, #0]
      break;
 800c8bc:	e06b      	b.n	800c996 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d017      	beq.n	800c8f8 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c8ce:	691b      	ldr	r3, [r3, #16]
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	4798      	blx	r3
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c8d8:	7bbb      	ldrb	r3, [r7, #14]
 800c8da:	b2db      	uxtb	r3, r3
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d103      	bne.n	800c8e8 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	220b      	movs	r2, #11
 800c8e4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c8e6:	e058      	b.n	800c99a <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800c8e8:	7bbb      	ldrb	r3, [r7, #14]
 800c8ea:	b2db      	uxtb	r3, r3
 800c8ec:	2b02      	cmp	r3, #2
 800c8ee:	d154      	bne.n	800c99a <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	220d      	movs	r2, #13
 800c8f4:	701a      	strb	r2, [r3, #0]
      break;
 800c8f6:	e050      	b.n	800c99a <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	220d      	movs	r2, #13
 800c8fc:	701a      	strb	r2, [r3, #0]
      break;
 800c8fe:	e04c      	b.n	800c99a <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c906:	2b00      	cmp	r3, #0
 800c908:	d049      	beq.n	800c99e <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c910:	695b      	ldr	r3, [r3, #20]
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	4798      	blx	r3
      }
      break;
 800c916:	e042      	b.n	800c99e <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2200      	movs	r2, #0
 800c91c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f7ff fd67 	bl	800c3f4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d009      	beq.n	800c944 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c936:	68db      	ldr	r3, [r3, #12]
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	2200      	movs	r2, #0
 800c940:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d005      	beq.n	800c95a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c954:	2105      	movs	r1, #5
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800c960:	b2db      	uxtb	r3, r3
 800c962:	2b01      	cmp	r3, #1
 800c964:	d107      	bne.n	800c976 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2200      	movs	r2, #0
 800c96a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f7ff fe20 	bl	800c5b4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c974:	e014      	b.n	800c9a0 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f001 faa4 	bl	800dec4 <USBH_LL_Start>
      break;
 800c97c:	e010      	b.n	800c9a0 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800c97e:	bf00      	nop
 800c980:	e00e      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c982:	bf00      	nop
 800c984:	e00c      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c986:	bf00      	nop
 800c988:	e00a      	b.n	800c9a0 <USBH_Process+0x3cc>
    break;
 800c98a:	bf00      	nop
 800c98c:	e008      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c98e:	bf00      	nop
 800c990:	e006      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c992:	bf00      	nop
 800c994:	e004      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c996:	bf00      	nop
 800c998:	e002      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c99a:	bf00      	nop
 800c99c:	e000      	b.n	800c9a0 <USBH_Process+0x3cc>
      break;
 800c99e:	bf00      	nop
  }
  return USBH_OK;
 800c9a0:	2300      	movs	r3, #0
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3710      	adds	r7, #16
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}
 800c9aa:	bf00      	nop

0800c9ac <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b088      	sub	sp, #32
 800c9b0:	af04      	add	r7, sp, #16
 800c9b2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c9b4:	2301      	movs	r3, #1
 800c9b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	785b      	ldrb	r3, [r3, #1]
 800c9c0:	2b07      	cmp	r3, #7
 800c9c2:	f200 81c1 	bhi.w	800cd48 <USBH_HandleEnum+0x39c>
 800c9c6:	a201      	add	r2, pc, #4	; (adr r2, 800c9cc <USBH_HandleEnum+0x20>)
 800c9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9cc:	0800c9ed 	.word	0x0800c9ed
 800c9d0:	0800caab 	.word	0x0800caab
 800c9d4:	0800cb15 	.word	0x0800cb15
 800c9d8:	0800cba3 	.word	0x0800cba3
 800c9dc:	0800cc0d 	.word	0x0800cc0d
 800c9e0:	0800cc7d 	.word	0x0800cc7d
 800c9e4:	0800ccc3 	.word	0x0800ccc3
 800c9e8:	0800cd09 	.word	0x0800cd09
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c9ec:	2108      	movs	r1, #8
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f000 fa50 	bl	800ce94 <USBH_Get_DevDesc>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c9f8:	7bbb      	ldrb	r3, [r7, #14]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d130      	bne.n	800ca60 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	7919      	ldrb	r1, [r3, #4]
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ca1e:	687a      	ldr	r2, [r7, #4]
 800ca20:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ca22:	b292      	uxth	r2, r2
 800ca24:	9202      	str	r2, [sp, #8]
 800ca26:	2200      	movs	r2, #0
 800ca28:	9201      	str	r2, [sp, #4]
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	2280      	movs	r2, #128	; 0x80
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f001 f865 	bl	800db00 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	7959      	ldrb	r1, [r3, #5]
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ca46:	687a      	ldr	r2, [r7, #4]
 800ca48:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ca4a:	b292      	uxth	r2, r2
 800ca4c:	9202      	str	r2, [sp, #8]
 800ca4e:	2200      	movs	r2, #0
 800ca50:	9201      	str	r2, [sp, #4]
 800ca52:	9300      	str	r3, [sp, #0]
 800ca54:	4603      	mov	r3, r0
 800ca56:	2200      	movs	r2, #0
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f001 f851 	bl	800db00 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ca5e:	e175      	b.n	800cd4c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ca60:	7bbb      	ldrb	r3, [r7, #14]
 800ca62:	2b03      	cmp	r3, #3
 800ca64:	f040 8172 	bne.w	800cd4c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ca6e:	3301      	adds	r3, #1
 800ca70:	b2da      	uxtb	r2, r3
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ca7e:	2b03      	cmp	r3, #3
 800ca80:	d903      	bls.n	800ca8a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	220d      	movs	r2, #13
 800ca86:	701a      	strb	r2, [r3, #0]
      break;
 800ca88:	e160      	b.n	800cd4c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	795b      	ldrb	r3, [r3, #5]
 800ca8e:	4619      	mov	r1, r3
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f001 f885 	bl	800dba0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	791b      	ldrb	r3, [r3, #4]
 800ca9a:	4619      	mov	r1, r3
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f001 f87f 	bl	800dba0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2200      	movs	r2, #0
 800caa6:	701a      	strb	r2, [r3, #0]
      break;
 800caa8:	e150      	b.n	800cd4c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800caaa:	2112      	movs	r1, #18
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f000 f9f1 	bl	800ce94 <USBH_Get_DevDesc>
 800cab2:	4603      	mov	r3, r0
 800cab4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cab6:	7bbb      	ldrb	r3, [r7, #14]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d103      	bne.n	800cac4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2202      	movs	r2, #2
 800cac0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cac2:	e145      	b.n	800cd50 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cac4:	7bbb      	ldrb	r3, [r7, #14]
 800cac6:	2b03      	cmp	r3, #3
 800cac8:	f040 8142 	bne.w	800cd50 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cad2:	3301      	adds	r3, #1
 800cad4:	b2da      	uxtb	r2, r3
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cae2:	2b03      	cmp	r3, #3
 800cae4:	d903      	bls.n	800caee <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	220d      	movs	r2, #13
 800caea:	701a      	strb	r2, [r3, #0]
      break;
 800caec:	e130      	b.n	800cd50 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	795b      	ldrb	r3, [r3, #5]
 800caf2:	4619      	mov	r1, r3
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f001 f853 	bl	800dba0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	791b      	ldrb	r3, [r3, #4]
 800cafe:	4619      	mov	r1, r3
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f001 f84d 	bl	800dba0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2200      	movs	r2, #0
 800cb10:	701a      	strb	r2, [r3, #0]
      break;
 800cb12:	e11d      	b.n	800cd50 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800cb14:	2101      	movs	r1, #1
 800cb16:	6878      	ldr	r0, [r7, #4]
 800cb18:	f000 fa68 	bl	800cfec <USBH_SetAddress>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cb20:	7bbb      	ldrb	r3, [r7, #14]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d132      	bne.n	800cb8c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800cb26:	2002      	movs	r0, #2
 800cb28:	f001 fb30 	bl	800e18c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2203      	movs	r2, #3
 800cb38:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	7919      	ldrb	r1, [r3, #4]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800cb4e:	b292      	uxth	r2, r2
 800cb50:	9202      	str	r2, [sp, #8]
 800cb52:	2200      	movs	r2, #0
 800cb54:	9201      	str	r2, [sp, #4]
 800cb56:	9300      	str	r3, [sp, #0]
 800cb58:	4603      	mov	r3, r0
 800cb5a:	2280      	movs	r2, #128	; 0x80
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f000 ffcf 	bl	800db00 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	7959      	ldrb	r1, [r3, #5]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800cb72:	687a      	ldr	r2, [r7, #4]
 800cb74:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cb76:	b292      	uxth	r2, r2
 800cb78:	9202      	str	r2, [sp, #8]
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	9201      	str	r2, [sp, #4]
 800cb7e:	9300      	str	r3, [sp, #0]
 800cb80:	4603      	mov	r3, r0
 800cb82:	2200      	movs	r2, #0
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 ffbb 	bl	800db00 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800cb8a:	e0e3      	b.n	800cd54 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cb8c:	7bbb      	ldrb	r3, [r7, #14]
 800cb8e:	2b03      	cmp	r3, #3
 800cb90:	f040 80e0 	bne.w	800cd54 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	220d      	movs	r2, #13
 800cb98:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	705a      	strb	r2, [r3, #1]
      break;
 800cba0:	e0d8      	b.n	800cd54 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800cba2:	2109      	movs	r1, #9
 800cba4:	6878      	ldr	r0, [r7, #4]
 800cba6:	f000 f99d 	bl	800cee4 <USBH_Get_CfgDesc>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cbae:	7bbb      	ldrb	r3, [r7, #14]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d103      	bne.n	800cbbc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2204      	movs	r2, #4
 800cbb8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cbba:	e0cd      	b.n	800cd58 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cbbc:	7bbb      	ldrb	r3, [r7, #14]
 800cbbe:	2b03      	cmp	r3, #3
 800cbc0:	f040 80ca 	bne.w	800cd58 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cbca:	3301      	adds	r3, #1
 800cbcc:	b2da      	uxtb	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cbda:	2b03      	cmp	r3, #3
 800cbdc:	d903      	bls.n	800cbe6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	220d      	movs	r2, #13
 800cbe2:	701a      	strb	r2, [r3, #0]
      break;
 800cbe4:	e0b8      	b.n	800cd58 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	795b      	ldrb	r3, [r3, #5]
 800cbea:	4619      	mov	r1, r3
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f000 ffd7 	bl	800dba0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	791b      	ldrb	r3, [r3, #4]
 800cbf6:	4619      	mov	r1, r3
 800cbf8:	6878      	ldr	r0, [r7, #4]
 800cbfa:	f000 ffd1 	bl	800dba0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2200      	movs	r2, #0
 800cc02:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2200      	movs	r2, #0
 800cc08:	701a      	strb	r2, [r3, #0]
      break;
 800cc0a:	e0a5      	b.n	800cd58 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800cc12:	4619      	mov	r1, r3
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f000 f965 	bl	800cee4 <USBH_Get_CfgDesc>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cc1e:	7bbb      	ldrb	r3, [r7, #14]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d103      	bne.n	800cc2c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2205      	movs	r2, #5
 800cc28:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cc2a:	e097      	b.n	800cd5c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cc2c:	7bbb      	ldrb	r3, [r7, #14]
 800cc2e:	2b03      	cmp	r3, #3
 800cc30:	f040 8094 	bne.w	800cd5c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	b2da      	uxtb	r2, r3
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cc4a:	2b03      	cmp	r3, #3
 800cc4c:	d903      	bls.n	800cc56 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	220d      	movs	r2, #13
 800cc52:	701a      	strb	r2, [r3, #0]
      break;
 800cc54:	e082      	b.n	800cd5c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	795b      	ldrb	r3, [r3, #5]
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f000 ff9f 	bl	800dba0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	791b      	ldrb	r3, [r3, #4]
 800cc66:	4619      	mov	r1, r3
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 ff99 	bl	800dba0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2200      	movs	r2, #0
 800cc72:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2200      	movs	r2, #0
 800cc78:	701a      	strb	r2, [r3, #0]
      break;
 800cc7a:	e06f      	b.n	800cd5c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d019      	beq.n	800ccba <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800cc92:	23ff      	movs	r3, #255	; 0xff
 800cc94:	6878      	ldr	r0, [r7, #4]
 800cc96:	f000 f949 	bl	800cf2c <USBH_Get_StringDesc>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cc9e:	7bbb      	ldrb	r3, [r7, #14]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d103      	bne.n	800ccac <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2206      	movs	r2, #6
 800cca8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ccaa:	e059      	b.n	800cd60 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ccac:	7bbb      	ldrb	r3, [r7, #14]
 800ccae:	2b03      	cmp	r3, #3
 800ccb0:	d156      	bne.n	800cd60 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2206      	movs	r2, #6
 800ccb6:	705a      	strb	r2, [r3, #1]
      break;
 800ccb8:	e052      	b.n	800cd60 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2206      	movs	r2, #6
 800ccbe:	705a      	strb	r2, [r3, #1]
      break;
 800ccc0:	e04e      	b.n	800cd60 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d019      	beq.n	800cd00 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ccd8:	23ff      	movs	r3, #255	; 0xff
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f000 f926 	bl	800cf2c <USBH_Get_StringDesc>
 800cce0:	4603      	mov	r3, r0
 800cce2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cce4:	7bbb      	ldrb	r3, [r7, #14]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d103      	bne.n	800ccf2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2207      	movs	r2, #7
 800ccee:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ccf0:	e038      	b.n	800cd64 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ccf2:	7bbb      	ldrb	r3, [r7, #14]
 800ccf4:	2b03      	cmp	r3, #3
 800ccf6:	d135      	bne.n	800cd64 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2207      	movs	r2, #7
 800ccfc:	705a      	strb	r2, [r3, #1]
      break;
 800ccfe:	e031      	b.n	800cd64 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2207      	movs	r2, #7
 800cd04:	705a      	strb	r2, [r3, #1]
      break;
 800cd06:	e02d      	b.n	800cd64 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d017      	beq.n	800cd42 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800cd1e:	23ff      	movs	r3, #255	; 0xff
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f000 f903 	bl	800cf2c <USBH_Get_StringDesc>
 800cd26:	4603      	mov	r3, r0
 800cd28:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cd2a:	7bbb      	ldrb	r3, [r7, #14]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d102      	bne.n	800cd36 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800cd30:	2300      	movs	r3, #0
 800cd32:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800cd34:	e018      	b.n	800cd68 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cd36:	7bbb      	ldrb	r3, [r7, #14]
 800cd38:	2b03      	cmp	r3, #3
 800cd3a:	d115      	bne.n	800cd68 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	73fb      	strb	r3, [r7, #15]
      break;
 800cd40:	e012      	b.n	800cd68 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800cd42:	2300      	movs	r3, #0
 800cd44:	73fb      	strb	r3, [r7, #15]
      break;
 800cd46:	e00f      	b.n	800cd68 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800cd48:	bf00      	nop
 800cd4a:	e00e      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd4c:	bf00      	nop
 800cd4e:	e00c      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd50:	bf00      	nop
 800cd52:	e00a      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd54:	bf00      	nop
 800cd56:	e008      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd58:	bf00      	nop
 800cd5a:	e006      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd5c:	bf00      	nop
 800cd5e:	e004      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd60:	bf00      	nop
 800cd62:	e002      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd64:	bf00      	nop
 800cd66:	e000      	b.n	800cd6a <USBH_HandleEnum+0x3be>
      break;
 800cd68:	bf00      	nop
  }
  return Status;
 800cd6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3710      	adds	r7, #16
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	683a      	ldr	r2, [r7, #0]
 800cd82:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800cd86:	bf00      	nop
 800cd88:	370c      	adds	r7, #12
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd90:	4770      	bx	lr

0800cd92 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800cd92:	b580      	push	{r7, lr}
 800cd94:	b082      	sub	sp, #8
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cda0:	1c5a      	adds	r2, r3, #1
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f000 f804 	bl	800cdb6 <USBH_HandleSof>
}
 800cdae:	bf00      	nop
 800cdb0:	3708      	adds	r7, #8
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}

0800cdb6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800cdb6:	b580      	push	{r7, lr}
 800cdb8:	b082      	sub	sp, #8
 800cdba:	af00      	add	r7, sp, #0
 800cdbc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	b2db      	uxtb	r3, r3
 800cdc4:	2b0b      	cmp	r3, #11
 800cdc6:	d10a      	bne.n	800cdde <USBH_HandleSof+0x28>
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d005      	beq.n	800cdde <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cdd8:	699b      	ldr	r3, [r3, #24]
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	4798      	blx	r3
  }
}
 800cdde:	bf00      	nop
 800cde0:	3708      	adds	r7, #8
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}

0800cde6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800cde6:	b480      	push	{r7}
 800cde8:	b083      	sub	sp, #12
 800cdea:	af00      	add	r7, sp, #0
 800cdec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800cdf6:	bf00      	nop
}
 800cdf8:	370c      	adds	r7, #12
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce00:	4770      	bx	lr

0800ce02 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ce02:	b480      	push	{r7}
 800ce04:	b083      	sub	sp, #12
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800ce12:	bf00      	nop
}
 800ce14:	370c      	adds	r7, #12
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr

0800ce1e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ce1e:	b480      	push	{r7}
 800ce20:	b083      	sub	sp, #12
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2201      	movs	r2, #1
 800ce2a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
 800ce32:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ce3e:	2300      	movs	r3, #0
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	370c      	adds	r7, #12
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr

0800ce4c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b082      	sub	sp, #8
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
 800ce58:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2200      	movs	r2, #0
 800ce68:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800ce6c:	6878      	ldr	r0, [r7, #4]
 800ce6e:	f001 f844 	bl	800defa <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	791b      	ldrb	r3, [r3, #4]
 800ce76:	4619      	mov	r1, r3
 800ce78:	6878      	ldr	r0, [r7, #4]
 800ce7a:	f000 fe91 	bl	800dba0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	795b      	ldrb	r3, [r3, #5]
 800ce82:	4619      	mov	r1, r3
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f000 fe8b 	bl	800dba0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ce8a:	2300      	movs	r3, #0
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3708      	adds	r7, #8
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}

0800ce94 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b086      	sub	sp, #24
 800ce98:	af02      	add	r7, sp, #8
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800cea6:	78fb      	ldrb	r3, [r7, #3]
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	9300      	str	r3, [sp, #0]
 800ceac:	4613      	mov	r3, r2
 800ceae:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f000 f864 	bl	800cf82 <USBH_GetDescriptor>
 800ceba:	4603      	mov	r3, r0
 800cebc:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800cebe:	7bfb      	ldrb	r3, [r7, #15]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d10a      	bne.n	800ceda <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	f203 3026 	addw	r0, r3, #806	; 0x326
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ced0:	78fa      	ldrb	r2, [r7, #3]
 800ced2:	b292      	uxth	r2, r2
 800ced4:	4619      	mov	r1, r3
 800ced6:	f000 f918 	bl	800d10a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800ceda:	7bfb      	ldrb	r3, [r7, #15]
}
 800cedc:	4618      	mov	r0, r3
 800cede:	3710      	adds	r7, #16
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b086      	sub	sp, #24
 800cee8:	af02      	add	r7, sp, #8
 800ceea:	6078      	str	r0, [r7, #4]
 800ceec:	460b      	mov	r3, r1
 800ceee:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	331c      	adds	r3, #28
 800cef4:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800cef6:	887b      	ldrh	r3, [r7, #2]
 800cef8:	9300      	str	r3, [sp, #0]
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cf00:	2100      	movs	r1, #0
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f000 f83d 	bl	800cf82 <USBH_GetDescriptor>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800cf0c:	7bfb      	ldrb	r3, [r7, #15]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d107      	bne.n	800cf22 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800cf12:	887b      	ldrh	r3, [r7, #2]
 800cf14:	461a      	mov	r2, r3
 800cf16:	68b9      	ldr	r1, [r7, #8]
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f000 f987 	bl	800d22c <USBH_ParseCfgDesc>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800cf22:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3710      	adds	r7, #16
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}

0800cf2c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b088      	sub	sp, #32
 800cf30:	af02      	add	r7, sp, #8
 800cf32:	60f8      	str	r0, [r7, #12]
 800cf34:	607a      	str	r2, [r7, #4]
 800cf36:	461a      	mov	r2, r3
 800cf38:	460b      	mov	r3, r1
 800cf3a:	72fb      	strb	r3, [r7, #11]
 800cf3c:	4613      	mov	r3, r2
 800cf3e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800cf40:	7afb      	ldrb	r3, [r7, #11]
 800cf42:	b29b      	uxth	r3, r3
 800cf44:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800cf48:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800cf50:	893b      	ldrh	r3, [r7, #8]
 800cf52:	9300      	str	r3, [sp, #0]
 800cf54:	460b      	mov	r3, r1
 800cf56:	2100      	movs	r1, #0
 800cf58:	68f8      	ldr	r0, [r7, #12]
 800cf5a:	f000 f812 	bl	800cf82 <USBH_GetDescriptor>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800cf62:	7dfb      	ldrb	r3, [r7, #23]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d107      	bne.n	800cf78 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cf6e:	893a      	ldrh	r2, [r7, #8]
 800cf70:	6879      	ldr	r1, [r7, #4]
 800cf72:	4618      	mov	r0, r3
 800cf74:	f000 fb24 	bl	800d5c0 <USBH_ParseStringDesc>
  }

  return status;
 800cf78:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	3718      	adds	r7, #24
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}

0800cf82 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800cf82:	b580      	push	{r7, lr}
 800cf84:	b084      	sub	sp, #16
 800cf86:	af00      	add	r7, sp, #0
 800cf88:	60f8      	str	r0, [r7, #12]
 800cf8a:	607b      	str	r3, [r7, #4]
 800cf8c:	460b      	mov	r3, r1
 800cf8e:	72fb      	strb	r3, [r7, #11]
 800cf90:	4613      	mov	r3, r2
 800cf92:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	789b      	ldrb	r3, [r3, #2]
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d11c      	bne.n	800cfd6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800cf9c:	7afb      	ldrb	r3, [r7, #11]
 800cf9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cfa2:	b2da      	uxtb	r2, r3
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	2206      	movs	r2, #6
 800cfac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	893a      	ldrh	r2, [r7, #8]
 800cfb2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800cfb4:	893b      	ldrh	r3, [r7, #8]
 800cfb6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cfba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cfbe:	d104      	bne.n	800cfca <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f240 4209 	movw	r2, #1033	; 0x409
 800cfc6:	829a      	strh	r2, [r3, #20]
 800cfc8:	e002      	b.n	800cfd0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2200      	movs	r2, #0
 800cfce:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	8b3a      	ldrh	r2, [r7, #24]
 800cfd4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800cfd6:	8b3b      	ldrh	r3, [r7, #24]
 800cfd8:	461a      	mov	r2, r3
 800cfda:	6879      	ldr	r1, [r7, #4]
 800cfdc:	68f8      	ldr	r0, [r7, #12]
 800cfde:	f000 fb3d 	bl	800d65c <USBH_CtlReq>
 800cfe2:	4603      	mov	r3, r0
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	3710      	adds	r7, #16
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}

0800cfec <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b082      	sub	sp, #8
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
 800cff4:	460b      	mov	r3, r1
 800cff6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	789b      	ldrb	r3, [r3, #2]
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	d10f      	bne.n	800d020 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	2200      	movs	r2, #0
 800d004:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	2205      	movs	r2, #5
 800d00a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800d00c:	78fb      	ldrb	r3, [r7, #3]
 800d00e:	b29a      	uxth	r2, r3
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2200      	movs	r2, #0
 800d018:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2200      	movs	r2, #0
 800d01e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800d020:	2200      	movs	r2, #0
 800d022:	2100      	movs	r1, #0
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	f000 fb19 	bl	800d65c <USBH_CtlReq>
 800d02a:	4603      	mov	r3, r0
}
 800d02c:	4618      	mov	r0, r3
 800d02e:	3708      	adds	r7, #8
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b082      	sub	sp, #8
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	460b      	mov	r3, r1
 800d03e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	789b      	ldrb	r3, [r3, #2]
 800d044:	2b01      	cmp	r3, #1
 800d046:	d10e      	bne.n	800d066 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2200      	movs	r2, #0
 800d04c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2209      	movs	r2, #9
 800d052:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	887a      	ldrh	r2, [r7, #2]
 800d058:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2200      	movs	r2, #0
 800d05e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800d066:	2200      	movs	r2, #0
 800d068:	2100      	movs	r1, #0
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 faf6 	bl	800d65c <USBH_CtlReq>
 800d070:	4603      	mov	r3, r0
}
 800d072:	4618      	mov	r0, r3
 800d074:	3708      	adds	r7, #8
 800d076:	46bd      	mov	sp, r7
 800d078:	bd80      	pop	{r7, pc}

0800d07a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800d07a:	b580      	push	{r7, lr}
 800d07c:	b082      	sub	sp, #8
 800d07e:	af00      	add	r7, sp, #0
 800d080:	6078      	str	r0, [r7, #4]
 800d082:	460b      	mov	r3, r1
 800d084:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	789b      	ldrb	r3, [r3, #2]
 800d08a:	2b01      	cmp	r3, #1
 800d08c:	d10f      	bne.n	800d0ae <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2200      	movs	r2, #0
 800d092:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2203      	movs	r2, #3
 800d098:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800d09a:	78fb      	ldrb	r3, [r7, #3]
 800d09c:	b29a      	uxth	r2, r3
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	2100      	movs	r1, #0
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f000 fad2 	bl	800d65c <USBH_CtlReq>
 800d0b8:	4603      	mov	r3, r0
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3708      	adds	r7, #8
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}

0800d0c2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800d0c2:	b580      	push	{r7, lr}
 800d0c4:	b082      	sub	sp, #8
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	6078      	str	r0, [r7, #4]
 800d0ca:	460b      	mov	r3, r1
 800d0cc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	789b      	ldrb	r3, [r3, #2]
 800d0d2:	2b01      	cmp	r3, #1
 800d0d4:	d10f      	bne.n	800d0f6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	2202      	movs	r2, #2
 800d0da:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	2201      	movs	r2, #1
 800d0e0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800d0e8:	78fb      	ldrb	r3, [r7, #3]
 800d0ea:	b29a      	uxth	r2, r3
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	2100      	movs	r1, #0
 800d0fa:	6878      	ldr	r0, [r7, #4]
 800d0fc:	f000 faae 	bl	800d65c <USBH_CtlReq>
 800d100:	4603      	mov	r3, r0
}
 800d102:	4618      	mov	r0, r3
 800d104:	3708      	adds	r7, #8
 800d106:	46bd      	mov	sp, r7
 800d108:	bd80      	pop	{r7, pc}

0800d10a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800d10a:	b480      	push	{r7}
 800d10c:	b085      	sub	sp, #20
 800d10e:	af00      	add	r7, sp, #0
 800d110:	60f8      	str	r0, [r7, #12]
 800d112:	60b9      	str	r1, [r7, #8]
 800d114:	4613      	mov	r3, r2
 800d116:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	781a      	ldrb	r2, [r3, #0]
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	785a      	ldrb	r2, [r3, #1]
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	3302      	adds	r3, #2
 800d12c:	781b      	ldrb	r3, [r3, #0]
 800d12e:	b29a      	uxth	r2, r3
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	3303      	adds	r3, #3
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	b29b      	uxth	r3, r3
 800d138:	021b      	lsls	r3, r3, #8
 800d13a:	b29b      	uxth	r3, r3
 800d13c:	4313      	orrs	r3, r2
 800d13e:	b29a      	uxth	r2, r3
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	791a      	ldrb	r2, [r3, #4]
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	795a      	ldrb	r2, [r3, #5]
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	799a      	ldrb	r2, [r3, #6]
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	79da      	ldrb	r2, [r3, #7]
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	79db      	ldrb	r3, [r3, #7]
 800d168:	2b20      	cmp	r3, #32
 800d16a:	dc11      	bgt.n	800d190 <USBH_ParseDevDesc+0x86>
 800d16c:	2b08      	cmp	r3, #8
 800d16e:	db16      	blt.n	800d19e <USBH_ParseDevDesc+0x94>
 800d170:	3b08      	subs	r3, #8
 800d172:	2201      	movs	r2, #1
 800d174:	fa02 f303 	lsl.w	r3, r2, r3
 800d178:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800d17c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d180:	2b00      	cmp	r3, #0
 800d182:	bf14      	ite	ne
 800d184:	2301      	movne	r3, #1
 800d186:	2300      	moveq	r3, #0
 800d188:	b2db      	uxtb	r3, r3
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d102      	bne.n	800d194 <USBH_ParseDevDesc+0x8a>
 800d18e:	e006      	b.n	800d19e <USBH_ParseDevDesc+0x94>
 800d190:	2b40      	cmp	r3, #64	; 0x40
 800d192:	d104      	bne.n	800d19e <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	79da      	ldrb	r2, [r3, #7]
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	71da      	strb	r2, [r3, #7]
      break;
 800d19c:	e003      	b.n	800d1a6 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2240      	movs	r2, #64	; 0x40
 800d1a2:	71da      	strb	r2, [r3, #7]
      break;
 800d1a4:	bf00      	nop
  }

  if (length > 8U)
 800d1a6:	88fb      	ldrh	r3, [r7, #6]
 800d1a8:	2b08      	cmp	r3, #8
 800d1aa:	d939      	bls.n	800d220 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	3308      	adds	r3, #8
 800d1b0:	781b      	ldrb	r3, [r3, #0]
 800d1b2:	b29a      	uxth	r2, r3
 800d1b4:	68bb      	ldr	r3, [r7, #8]
 800d1b6:	3309      	adds	r3, #9
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	021b      	lsls	r3, r3, #8
 800d1be:	b29b      	uxth	r3, r3
 800d1c0:	4313      	orrs	r3, r2
 800d1c2:	b29a      	uxth	r2, r3
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	330a      	adds	r3, #10
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	b29a      	uxth	r2, r3
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	330b      	adds	r3, #11
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	b29b      	uxth	r3, r3
 800d1d8:	021b      	lsls	r3, r3, #8
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	b29a      	uxth	r2, r3
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	330c      	adds	r3, #12
 800d1e8:	781b      	ldrb	r3, [r3, #0]
 800d1ea:	b29a      	uxth	r2, r3
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	330d      	adds	r3, #13
 800d1f0:	781b      	ldrb	r3, [r3, #0]
 800d1f2:	b29b      	uxth	r3, r3
 800d1f4:	021b      	lsls	r3, r3, #8
 800d1f6:	b29b      	uxth	r3, r3
 800d1f8:	4313      	orrs	r3, r2
 800d1fa:	b29a      	uxth	r2, r3
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	7b9a      	ldrb	r2, [r3, #14]
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	7bda      	ldrb	r2, [r3, #15]
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	7c1a      	ldrb	r2, [r3, #16]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	7c5a      	ldrb	r2, [r3, #17]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	745a      	strb	r2, [r3, #17]
  }
}
 800d220:	bf00      	nop
 800d222:	3714      	adds	r7, #20
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b08c      	sub	sp, #48	; 0x30
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	4613      	mov	r3, r2
 800d238:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d240:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800d242:	2300      	movs	r3, #0
 800d244:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800d24c:	2300      	movs	r3, #0
 800d24e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800d252:	2300      	movs	r3, #0
 800d254:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	781a      	ldrb	r2, [r3, #0]
 800d260:	6a3b      	ldr	r3, [r7, #32]
 800d262:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	785a      	ldrb	r2, [r3, #1]
 800d268:	6a3b      	ldr	r3, [r7, #32]
 800d26a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	3302      	adds	r3, #2
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	b29a      	uxth	r2, r3
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	3303      	adds	r3, #3
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	b29b      	uxth	r3, r3
 800d27c:	021b      	lsls	r3, r3, #8
 800d27e:	b29b      	uxth	r3, r3
 800d280:	4313      	orrs	r3, r2
 800d282:	b29b      	uxth	r3, r3
 800d284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d288:	bf28      	it	cs
 800d28a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800d28e:	b29a      	uxth	r2, r3
 800d290:	6a3b      	ldr	r3, [r7, #32]
 800d292:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800d294:	68bb      	ldr	r3, [r7, #8]
 800d296:	791a      	ldrb	r2, [r3, #4]
 800d298:	6a3b      	ldr	r3, [r7, #32]
 800d29a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	795a      	ldrb	r2, [r3, #5]
 800d2a0:	6a3b      	ldr	r3, [r7, #32]
 800d2a2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	799a      	ldrb	r2, [r3, #6]
 800d2a8:	6a3b      	ldr	r3, [r7, #32]
 800d2aa:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	79da      	ldrb	r2, [r3, #7]
 800d2b0:	6a3b      	ldr	r3, [r7, #32]
 800d2b2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	7a1a      	ldrb	r2, [r3, #8]
 800d2b8:	6a3b      	ldr	r3, [r7, #32]
 800d2ba:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800d2bc:	6a3b      	ldr	r3, [r7, #32]
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	2b09      	cmp	r3, #9
 800d2c2:	d002      	beq.n	800d2ca <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800d2c4:	6a3b      	ldr	r3, [r7, #32]
 800d2c6:	2209      	movs	r2, #9
 800d2c8:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800d2ca:	88fb      	ldrh	r3, [r7, #6]
 800d2cc:	2b09      	cmp	r3, #9
 800d2ce:	f240 809d 	bls.w	800d40c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800d2d2:	2309      	movs	r3, #9
 800d2d4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d2da:	e081      	b.n	800d3e0 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800d2dc:	f107 0316 	add.w	r3, r7, #22
 800d2e0:	4619      	mov	r1, r3
 800d2e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d2e4:	f000 f99f 	bl	800d626 <USBH_GetNextDesc>
 800d2e8:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800d2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ec:	785b      	ldrb	r3, [r3, #1]
 800d2ee:	2b04      	cmp	r3, #4
 800d2f0:	d176      	bne.n	800d3e0 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800d2f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2f4:	781b      	ldrb	r3, [r3, #0]
 800d2f6:	2b09      	cmp	r3, #9
 800d2f8:	d002      	beq.n	800d300 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800d2fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2fc:	2209      	movs	r2, #9
 800d2fe:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800d300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d304:	221a      	movs	r2, #26
 800d306:	fb02 f303 	mul.w	r3, r2, r3
 800d30a:	3308      	adds	r3, #8
 800d30c:	6a3a      	ldr	r2, [r7, #32]
 800d30e:	4413      	add	r3, r2
 800d310:	3302      	adds	r3, #2
 800d312:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800d314:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d316:	69f8      	ldr	r0, [r7, #28]
 800d318:	f000 f87e 	bl	800d418 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800d31c:	2300      	movs	r3, #0
 800d31e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800d322:	2300      	movs	r3, #0
 800d324:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d326:	e043      	b.n	800d3b0 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800d328:	f107 0316 	add.w	r3, r7, #22
 800d32c:	4619      	mov	r1, r3
 800d32e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d330:	f000 f979 	bl	800d626 <USBH_GetNextDesc>
 800d334:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d338:	785b      	ldrb	r3, [r3, #1]
 800d33a:	2b05      	cmp	r3, #5
 800d33c:	d138      	bne.n	800d3b0 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800d33e:	69fb      	ldr	r3, [r7, #28]
 800d340:	795b      	ldrb	r3, [r3, #5]
 800d342:	2b01      	cmp	r3, #1
 800d344:	d10f      	bne.n	800d366 <USBH_ParseCfgDesc+0x13a>
 800d346:	69fb      	ldr	r3, [r7, #28]
 800d348:	799b      	ldrb	r3, [r3, #6]
 800d34a:	2b02      	cmp	r3, #2
 800d34c:	d10b      	bne.n	800d366 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d34e:	69fb      	ldr	r3, [r7, #28]
 800d350:	79db      	ldrb	r3, [r3, #7]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d10f      	bne.n	800d376 <USBH_ParseCfgDesc+0x14a>
 800d356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	2b09      	cmp	r3, #9
 800d35c:	d00b      	beq.n	800d376 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800d35e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d360:	2209      	movs	r2, #9
 800d362:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d364:	e007      	b.n	800d376 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800d366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d368:	781b      	ldrb	r3, [r3, #0]
 800d36a:	2b07      	cmp	r3, #7
 800d36c:	d004      	beq.n	800d378 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800d36e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d370:	2207      	movs	r2, #7
 800d372:	701a      	strb	r2, [r3, #0]
 800d374:	e000      	b.n	800d378 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d376:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800d378:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d37c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d380:	3201      	adds	r2, #1
 800d382:	00d2      	lsls	r2, r2, #3
 800d384:	211a      	movs	r1, #26
 800d386:	fb01 f303 	mul.w	r3, r1, r3
 800d38a:	4413      	add	r3, r2
 800d38c:	3308      	adds	r3, #8
 800d38e:	6a3a      	ldr	r2, [r7, #32]
 800d390:	4413      	add	r3, r2
 800d392:	3304      	adds	r3, #4
 800d394:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800d396:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d398:	69b9      	ldr	r1, [r7, #24]
 800d39a:	68f8      	ldr	r0, [r7, #12]
 800d39c:	f000 f86b 	bl	800d476 <USBH_ParseEPDesc>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800d3a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d3aa:	3301      	adds	r3, #1
 800d3ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d3b0:	69fb      	ldr	r3, [r7, #28]
 800d3b2:	791b      	ldrb	r3, [r3, #4]
 800d3b4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	d204      	bcs.n	800d3c6 <USBH_ParseCfgDesc+0x19a>
 800d3bc:	6a3b      	ldr	r3, [r7, #32]
 800d3be:	885a      	ldrh	r2, [r3, #2]
 800d3c0:	8afb      	ldrh	r3, [r7, #22]
 800d3c2:	429a      	cmp	r2, r3
 800d3c4:	d8b0      	bhi.n	800d328 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800d3c6:	69fb      	ldr	r3, [r7, #28]
 800d3c8:	791b      	ldrb	r3, [r3, #4]
 800d3ca:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d3ce:	429a      	cmp	r2, r3
 800d3d0:	d201      	bcs.n	800d3d6 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800d3d2:	2303      	movs	r3, #3
 800d3d4:	e01c      	b.n	800d410 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800d3d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3da:	3301      	adds	r3, #1
 800d3dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d3e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	d805      	bhi.n	800d3f4 <USBH_ParseCfgDesc+0x1c8>
 800d3e8:	6a3b      	ldr	r3, [r7, #32]
 800d3ea:	885a      	ldrh	r2, [r3, #2]
 800d3ec:	8afb      	ldrh	r3, [r7, #22]
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	f63f af74 	bhi.w	800d2dc <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800d3f4:	6a3b      	ldr	r3, [r7, #32]
 800d3f6:	791b      	ldrb	r3, [r3, #4]
 800d3f8:	2b02      	cmp	r3, #2
 800d3fa:	bf28      	it	cs
 800d3fc:	2302      	movcs	r3, #2
 800d3fe:	b2db      	uxtb	r3, r3
 800d400:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d404:	429a      	cmp	r2, r3
 800d406:	d201      	bcs.n	800d40c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800d408:	2303      	movs	r3, #3
 800d40a:	e001      	b.n	800d410 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800d40c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d410:	4618      	mov	r0, r3
 800d412:	3730      	adds	r7, #48	; 0x30
 800d414:	46bd      	mov	sp, r7
 800d416:	bd80      	pop	{r7, pc}

0800d418 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800d418:	b480      	push	{r7}
 800d41a:	b083      	sub	sp, #12
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	781a      	ldrb	r2, [r3, #0]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	785a      	ldrb	r2, [r3, #1]
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	789a      	ldrb	r2, [r3, #2]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	78da      	ldrb	r2, [r3, #3]
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	791a      	ldrb	r2, [r3, #4]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	795a      	ldrb	r2, [r3, #5]
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	799a      	ldrb	r2, [r3, #6]
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	79da      	ldrb	r2, [r3, #7]
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	7a1a      	ldrb	r2, [r3, #8]
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	721a      	strb	r2, [r3, #8]
}
 800d46a:	bf00      	nop
 800d46c:	370c      	adds	r7, #12
 800d46e:	46bd      	mov	sp, r7
 800d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d474:	4770      	bx	lr

0800d476 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800d476:	b480      	push	{r7}
 800d478:	b087      	sub	sp, #28
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	60f8      	str	r0, [r7, #12]
 800d47e:	60b9      	str	r1, [r7, #8]
 800d480:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800d482:	2300      	movs	r3, #0
 800d484:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	781a      	ldrb	r2, [r3, #0]
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	785a      	ldrb	r2, [r3, #1]
 800d492:	68bb      	ldr	r3, [r7, #8]
 800d494:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	789a      	ldrb	r2, [r3, #2]
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	78da      	ldrb	r2, [r3, #3]
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	3304      	adds	r3, #4
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	b29a      	uxth	r2, r3
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	3305      	adds	r3, #5
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	021b      	lsls	r3, r3, #8
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	b29a      	uxth	r2, r3
 800d4be:	68bb      	ldr	r3, [r7, #8]
 800d4c0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	799a      	ldrb	r2, [r3, #6]
 800d4c6:	68bb      	ldr	r3, [r7, #8]
 800d4c8:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	889b      	ldrh	r3, [r3, #4]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d102      	bne.n	800d4d8 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800d4d2:	2303      	movs	r3, #3
 800d4d4:	75fb      	strb	r3, [r7, #23]
 800d4d6:	e033      	b.n	800d540 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800d4d8:	68bb      	ldr	r3, [r7, #8]
 800d4da:	889b      	ldrh	r3, [r3, #4]
 800d4dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d4e0:	f023 0307 	bic.w	r3, r3, #7
 800d4e4:	b29a      	uxth	r2, r3
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800d4ea:	68bb      	ldr	r3, [r7, #8]
 800d4ec:	889b      	ldrh	r3, [r3, #4]
 800d4ee:	b21a      	sxth	r2, r3
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	3304      	adds	r3, #4
 800d4f4:	781b      	ldrb	r3, [r3, #0]
 800d4f6:	b299      	uxth	r1, r3
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	3305      	adds	r3, #5
 800d4fc:	781b      	ldrb	r3, [r3, #0]
 800d4fe:	b29b      	uxth	r3, r3
 800d500:	021b      	lsls	r3, r3, #8
 800d502:	b29b      	uxth	r3, r3
 800d504:	430b      	orrs	r3, r1
 800d506:	b29b      	uxth	r3, r3
 800d508:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d110      	bne.n	800d532 <USBH_ParseEPDesc+0xbc>
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	3304      	adds	r3, #4
 800d514:	781b      	ldrb	r3, [r3, #0]
 800d516:	b299      	uxth	r1, r3
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	3305      	adds	r3, #5
 800d51c:	781b      	ldrb	r3, [r3, #0]
 800d51e:	b29b      	uxth	r3, r3
 800d520:	021b      	lsls	r3, r3, #8
 800d522:	b29b      	uxth	r3, r3
 800d524:	430b      	orrs	r3, r1
 800d526:	b29b      	uxth	r3, r3
 800d528:	b21b      	sxth	r3, r3
 800d52a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d52e:	b21b      	sxth	r3, r3
 800d530:	e001      	b.n	800d536 <USBH_ParseEPDesc+0xc0>
 800d532:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d536:	4313      	orrs	r3, r2
 800d538:	b21b      	sxth	r3, r3
 800d53a:	b29a      	uxth	r2, r3
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d546:	2b00      	cmp	r3, #0
 800d548:	d116      	bne.n	800d578 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	78db      	ldrb	r3, [r3, #3]
 800d54e:	f003 0303 	and.w	r3, r3, #3
 800d552:	2b01      	cmp	r3, #1
 800d554:	d005      	beq.n	800d562 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	78db      	ldrb	r3, [r3, #3]
 800d55a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d55e:	2b03      	cmp	r3, #3
 800d560:	d127      	bne.n	800d5b2 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	799b      	ldrb	r3, [r3, #6]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d003      	beq.n	800d572 <USBH_ParseEPDesc+0xfc>
 800d56a:	68bb      	ldr	r3, [r7, #8]
 800d56c:	799b      	ldrb	r3, [r3, #6]
 800d56e:	2b10      	cmp	r3, #16
 800d570:	d91f      	bls.n	800d5b2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d572:	2303      	movs	r3, #3
 800d574:	75fb      	strb	r3, [r7, #23]
 800d576:	e01c      	b.n	800d5b2 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	78db      	ldrb	r3, [r3, #3]
 800d57c:	f003 0303 	and.w	r3, r3, #3
 800d580:	2b01      	cmp	r3, #1
 800d582:	d10a      	bne.n	800d59a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	799b      	ldrb	r3, [r3, #6]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d003      	beq.n	800d594 <USBH_ParseEPDesc+0x11e>
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	799b      	ldrb	r3, [r3, #6]
 800d590:	2b10      	cmp	r3, #16
 800d592:	d90e      	bls.n	800d5b2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d594:	2303      	movs	r3, #3
 800d596:	75fb      	strb	r3, [r7, #23]
 800d598:	e00b      	b.n	800d5b2 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800d59a:	68bb      	ldr	r3, [r7, #8]
 800d59c:	78db      	ldrb	r3, [r3, #3]
 800d59e:	f003 0303 	and.w	r3, r3, #3
 800d5a2:	2b03      	cmp	r3, #3
 800d5a4:	d105      	bne.n	800d5b2 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800d5a6:	68bb      	ldr	r3, [r7, #8]
 800d5a8:	799b      	ldrb	r3, [r3, #6]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d101      	bne.n	800d5b2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d5ae:	2303      	movs	r3, #3
 800d5b0:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800d5b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	371c      	adds	r7, #28
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b087      	sub	sp, #28
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	60f8      	str	r0, [r7, #12]
 800d5c8:	60b9      	str	r1, [r7, #8]
 800d5ca:	4613      	mov	r3, r2
 800d5cc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	781b      	ldrb	r3, [r3, #0]
 800d5d4:	2b03      	cmp	r3, #3
 800d5d6:	d120      	bne.n	800d61a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	781b      	ldrb	r3, [r3, #0]
 800d5dc:	1e9a      	subs	r2, r3, #2
 800d5de:	88fb      	ldrh	r3, [r7, #6]
 800d5e0:	4293      	cmp	r3, r2
 800d5e2:	bf28      	it	cs
 800d5e4:	4613      	movcs	r3, r2
 800d5e6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	3302      	adds	r3, #2
 800d5ec:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	82fb      	strh	r3, [r7, #22]
 800d5f2:	e00b      	b.n	800d60c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d5f4:	8afb      	ldrh	r3, [r7, #22]
 800d5f6:	68fa      	ldr	r2, [r7, #12]
 800d5f8:	4413      	add	r3, r2
 800d5fa:	781a      	ldrb	r2, [r3, #0]
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	3301      	adds	r3, #1
 800d604:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d606:	8afb      	ldrh	r3, [r7, #22]
 800d608:	3302      	adds	r3, #2
 800d60a:	82fb      	strh	r3, [r7, #22]
 800d60c:	8afa      	ldrh	r2, [r7, #22]
 800d60e:	8abb      	ldrh	r3, [r7, #20]
 800d610:	429a      	cmp	r2, r3
 800d612:	d3ef      	bcc.n	800d5f4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	2200      	movs	r2, #0
 800d618:	701a      	strb	r2, [r3, #0]
  }
}
 800d61a:	bf00      	nop
 800d61c:	371c      	adds	r7, #28
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800d626:	b480      	push	{r7}
 800d628:	b085      	sub	sp, #20
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
 800d62e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	881a      	ldrh	r2, [r3, #0]
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	b29b      	uxth	r3, r3
 800d63a:	4413      	add	r3, r2
 800d63c:	b29a      	uxth	r2, r3
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	4413      	add	r3, r2
 800d64c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d64e:	68fb      	ldr	r3, [r7, #12]
}
 800d650:	4618      	mov	r0, r3
 800d652:	3714      	adds	r7, #20
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b086      	sub	sp, #24
 800d660:	af00      	add	r7, sp, #0
 800d662:	60f8      	str	r0, [r7, #12]
 800d664:	60b9      	str	r1, [r7, #8]
 800d666:	4613      	mov	r3, r2
 800d668:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d66a:	2301      	movs	r3, #1
 800d66c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	789b      	ldrb	r3, [r3, #2]
 800d672:	2b01      	cmp	r3, #1
 800d674:	d002      	beq.n	800d67c <USBH_CtlReq+0x20>
 800d676:	2b02      	cmp	r3, #2
 800d678:	d00f      	beq.n	800d69a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800d67a:	e027      	b.n	800d6cc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	68ba      	ldr	r2, [r7, #8]
 800d680:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	88fa      	ldrh	r2, [r7, #6]
 800d686:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	2201      	movs	r2, #1
 800d68c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2202      	movs	r2, #2
 800d692:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d694:	2301      	movs	r3, #1
 800d696:	75fb      	strb	r3, [r7, #23]
      break;
 800d698:	e018      	b.n	800d6cc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d69a:	68f8      	ldr	r0, [r7, #12]
 800d69c:	f000 f81c 	bl	800d6d8 <USBH_HandleControl>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d6a4:	7dfb      	ldrb	r3, [r7, #23]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d002      	beq.n	800d6b0 <USBH_CtlReq+0x54>
 800d6aa:	7dfb      	ldrb	r3, [r7, #23]
 800d6ac:	2b03      	cmp	r3, #3
 800d6ae:	d106      	bne.n	800d6be <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	2201      	movs	r2, #1
 800d6b4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	761a      	strb	r2, [r3, #24]
      break;
 800d6bc:	e005      	b.n	800d6ca <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d6be:	7dfb      	ldrb	r3, [r7, #23]
 800d6c0:	2b02      	cmp	r3, #2
 800d6c2:	d102      	bne.n	800d6ca <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	709a      	strb	r2, [r3, #2]
      break;
 800d6ca:	bf00      	nop
  }
  return status;
 800d6cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3718      	adds	r7, #24
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
	...

0800d6d8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b086      	sub	sp, #24
 800d6dc:	af02      	add	r7, sp, #8
 800d6de:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	7e1b      	ldrb	r3, [r3, #24]
 800d6ec:	3b01      	subs	r3, #1
 800d6ee:	2b0a      	cmp	r3, #10
 800d6f0:	f200 8156 	bhi.w	800d9a0 <USBH_HandleControl+0x2c8>
 800d6f4:	a201      	add	r2, pc, #4	; (adr r2, 800d6fc <USBH_HandleControl+0x24>)
 800d6f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6fa:	bf00      	nop
 800d6fc:	0800d729 	.word	0x0800d729
 800d700:	0800d743 	.word	0x0800d743
 800d704:	0800d7ad 	.word	0x0800d7ad
 800d708:	0800d7d3 	.word	0x0800d7d3
 800d70c:	0800d80b 	.word	0x0800d80b
 800d710:	0800d835 	.word	0x0800d835
 800d714:	0800d887 	.word	0x0800d887
 800d718:	0800d8a9 	.word	0x0800d8a9
 800d71c:	0800d8e5 	.word	0x0800d8e5
 800d720:	0800d90b 	.word	0x0800d90b
 800d724:	0800d949 	.word	0x0800d949
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f103 0110 	add.w	r1, r3, #16
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	795b      	ldrb	r3, [r3, #5]
 800d732:	461a      	mov	r2, r3
 800d734:	6878      	ldr	r0, [r7, #4]
 800d736:	f000 f943 	bl	800d9c0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2202      	movs	r2, #2
 800d73e:	761a      	strb	r2, [r3, #24]
      break;
 800d740:	e139      	b.n	800d9b6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	795b      	ldrb	r3, [r3, #5]
 800d746:	4619      	mov	r1, r3
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f000 fcc5 	bl	800e0d8 <USBH_LL_GetURBState>
 800d74e:	4603      	mov	r3, r0
 800d750:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d752:	7bbb      	ldrb	r3, [r7, #14]
 800d754:	2b01      	cmp	r3, #1
 800d756:	d11e      	bne.n	800d796 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	7c1b      	ldrb	r3, [r3, #16]
 800d75c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d760:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	8adb      	ldrh	r3, [r3, #22]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d00a      	beq.n	800d780 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d76a:	7b7b      	ldrb	r3, [r7, #13]
 800d76c:	2b80      	cmp	r3, #128	; 0x80
 800d76e:	d103      	bne.n	800d778 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2203      	movs	r2, #3
 800d774:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d776:	e115      	b.n	800d9a4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2205      	movs	r2, #5
 800d77c:	761a      	strb	r2, [r3, #24]
      break;
 800d77e:	e111      	b.n	800d9a4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800d780:	7b7b      	ldrb	r3, [r7, #13]
 800d782:	2b80      	cmp	r3, #128	; 0x80
 800d784:	d103      	bne.n	800d78e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2209      	movs	r2, #9
 800d78a:	761a      	strb	r2, [r3, #24]
      break;
 800d78c:	e10a      	b.n	800d9a4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2207      	movs	r2, #7
 800d792:	761a      	strb	r2, [r3, #24]
      break;
 800d794:	e106      	b.n	800d9a4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d796:	7bbb      	ldrb	r3, [r7, #14]
 800d798:	2b04      	cmp	r3, #4
 800d79a:	d003      	beq.n	800d7a4 <USBH_HandleControl+0xcc>
 800d79c:	7bbb      	ldrb	r3, [r7, #14]
 800d79e:	2b02      	cmp	r3, #2
 800d7a0:	f040 8100 	bne.w	800d9a4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	220b      	movs	r2, #11
 800d7a8:	761a      	strb	r2, [r3, #24]
      break;
 800d7aa:	e0fb      	b.n	800d9a4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d7b2:	b29a      	uxth	r2, r3
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	6899      	ldr	r1, [r3, #8]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	899a      	ldrh	r2, [r3, #12]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	791b      	ldrb	r3, [r3, #4]
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f000 f93a 	bl	800da3e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2204      	movs	r2, #4
 800d7ce:	761a      	strb	r2, [r3, #24]
      break;
 800d7d0:	e0f1      	b.n	800d9b6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	791b      	ldrb	r3, [r3, #4]
 800d7d6:	4619      	mov	r1, r3
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f000 fc7d 	bl	800e0d8 <USBH_LL_GetURBState>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d7e2:	7bbb      	ldrb	r3, [r7, #14]
 800d7e4:	2b01      	cmp	r3, #1
 800d7e6:	d102      	bne.n	800d7ee <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2209      	movs	r2, #9
 800d7ec:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800d7ee:	7bbb      	ldrb	r3, [r7, #14]
 800d7f0:	2b05      	cmp	r3, #5
 800d7f2:	d102      	bne.n	800d7fa <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800d7f4:	2303      	movs	r3, #3
 800d7f6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d7f8:	e0d6      	b.n	800d9a8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800d7fa:	7bbb      	ldrb	r3, [r7, #14]
 800d7fc:	2b04      	cmp	r3, #4
 800d7fe:	f040 80d3 	bne.w	800d9a8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	220b      	movs	r2, #11
 800d806:	761a      	strb	r2, [r3, #24]
      break;
 800d808:	e0ce      	b.n	800d9a8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6899      	ldr	r1, [r3, #8]
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	899a      	ldrh	r2, [r3, #12]
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	795b      	ldrb	r3, [r3, #5]
 800d816:	2001      	movs	r0, #1
 800d818:	9000      	str	r0, [sp, #0]
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	f000 f8ea 	bl	800d9f4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d826:	b29a      	uxth	r2, r3
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2206      	movs	r2, #6
 800d830:	761a      	strb	r2, [r3, #24]
      break;
 800d832:	e0c0      	b.n	800d9b6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	795b      	ldrb	r3, [r3, #5]
 800d838:	4619      	mov	r1, r3
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f000 fc4c 	bl	800e0d8 <USBH_LL_GetURBState>
 800d840:	4603      	mov	r3, r0
 800d842:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d844:	7bbb      	ldrb	r3, [r7, #14]
 800d846:	2b01      	cmp	r3, #1
 800d848:	d103      	bne.n	800d852 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2207      	movs	r2, #7
 800d84e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d850:	e0ac      	b.n	800d9ac <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800d852:	7bbb      	ldrb	r3, [r7, #14]
 800d854:	2b05      	cmp	r3, #5
 800d856:	d105      	bne.n	800d864 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	220c      	movs	r2, #12
 800d85c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d85e:	2303      	movs	r3, #3
 800d860:	73fb      	strb	r3, [r7, #15]
      break;
 800d862:	e0a3      	b.n	800d9ac <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d864:	7bbb      	ldrb	r3, [r7, #14]
 800d866:	2b02      	cmp	r3, #2
 800d868:	d103      	bne.n	800d872 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2205      	movs	r2, #5
 800d86e:	761a      	strb	r2, [r3, #24]
      break;
 800d870:	e09c      	b.n	800d9ac <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800d872:	7bbb      	ldrb	r3, [r7, #14]
 800d874:	2b04      	cmp	r3, #4
 800d876:	f040 8099 	bne.w	800d9ac <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	220b      	movs	r2, #11
 800d87e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d880:	2302      	movs	r3, #2
 800d882:	73fb      	strb	r3, [r7, #15]
      break;
 800d884:	e092      	b.n	800d9ac <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	791b      	ldrb	r3, [r3, #4]
 800d88a:	2200      	movs	r2, #0
 800d88c:	2100      	movs	r1, #0
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f000 f8d5 	bl	800da3e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d89a:	b29a      	uxth	r2, r3
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2208      	movs	r2, #8
 800d8a4:	761a      	strb	r2, [r3, #24]

      break;
 800d8a6:	e086      	b.n	800d9b6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	791b      	ldrb	r3, [r3, #4]
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f000 fc12 	bl	800e0d8 <USBH_LL_GetURBState>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d8b8:	7bbb      	ldrb	r3, [r7, #14]
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d105      	bne.n	800d8ca <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	220d      	movs	r2, #13
 800d8c2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d8c8:	e072      	b.n	800d9b0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800d8ca:	7bbb      	ldrb	r3, [r7, #14]
 800d8cc:	2b04      	cmp	r3, #4
 800d8ce:	d103      	bne.n	800d8d8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	220b      	movs	r2, #11
 800d8d4:	761a      	strb	r2, [r3, #24]
      break;
 800d8d6:	e06b      	b.n	800d9b0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800d8d8:	7bbb      	ldrb	r3, [r7, #14]
 800d8da:	2b05      	cmp	r3, #5
 800d8dc:	d168      	bne.n	800d9b0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800d8de:	2303      	movs	r3, #3
 800d8e0:	73fb      	strb	r3, [r7, #15]
      break;
 800d8e2:	e065      	b.n	800d9b0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	795b      	ldrb	r3, [r3, #5]
 800d8e8:	2201      	movs	r2, #1
 800d8ea:	9200      	str	r2, [sp, #0]
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	2100      	movs	r1, #0
 800d8f0:	6878      	ldr	r0, [r7, #4]
 800d8f2:	f000 f87f 	bl	800d9f4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d8fc:	b29a      	uxth	r2, r3
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	220a      	movs	r2, #10
 800d906:	761a      	strb	r2, [r3, #24]
      break;
 800d908:	e055      	b.n	800d9b6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	795b      	ldrb	r3, [r3, #5]
 800d90e:	4619      	mov	r1, r3
 800d910:	6878      	ldr	r0, [r7, #4]
 800d912:	f000 fbe1 	bl	800e0d8 <USBH_LL_GetURBState>
 800d916:	4603      	mov	r3, r0
 800d918:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d91a:	7bbb      	ldrb	r3, [r7, #14]
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d105      	bne.n	800d92c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800d920:	2300      	movs	r3, #0
 800d922:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	220d      	movs	r2, #13
 800d928:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d92a:	e043      	b.n	800d9b4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d92c:	7bbb      	ldrb	r3, [r7, #14]
 800d92e:	2b02      	cmp	r3, #2
 800d930:	d103      	bne.n	800d93a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2209      	movs	r2, #9
 800d936:	761a      	strb	r2, [r3, #24]
      break;
 800d938:	e03c      	b.n	800d9b4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800d93a:	7bbb      	ldrb	r3, [r7, #14]
 800d93c:	2b04      	cmp	r3, #4
 800d93e:	d139      	bne.n	800d9b4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	220b      	movs	r2, #11
 800d944:	761a      	strb	r2, [r3, #24]
      break;
 800d946:	e035      	b.n	800d9b4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	7e5b      	ldrb	r3, [r3, #25]
 800d94c:	3301      	adds	r3, #1
 800d94e:	b2da      	uxtb	r2, r3
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	765a      	strb	r2, [r3, #25]
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	7e5b      	ldrb	r3, [r3, #25]
 800d958:	2b02      	cmp	r3, #2
 800d95a:	d806      	bhi.n	800d96a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2201      	movs	r2, #1
 800d960:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2201      	movs	r2, #1
 800d966:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d968:	e025      	b.n	800d9b6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d970:	2106      	movs	r1, #6
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2200      	movs	r2, #0
 800d97a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	795b      	ldrb	r3, [r3, #5]
 800d980:	4619      	mov	r1, r3
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	f000 f90c 	bl	800dba0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	791b      	ldrb	r3, [r3, #4]
 800d98c:	4619      	mov	r1, r3
 800d98e:	6878      	ldr	r0, [r7, #4]
 800d990:	f000 f906 	bl	800dba0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2200      	movs	r2, #0
 800d998:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d99a:	2302      	movs	r3, #2
 800d99c:	73fb      	strb	r3, [r7, #15]
      break;
 800d99e:	e00a      	b.n	800d9b6 <USBH_HandleControl+0x2de>

    default:
      break;
 800d9a0:	bf00      	nop
 800d9a2:	e008      	b.n	800d9b6 <USBH_HandleControl+0x2de>
      break;
 800d9a4:	bf00      	nop
 800d9a6:	e006      	b.n	800d9b6 <USBH_HandleControl+0x2de>
      break;
 800d9a8:	bf00      	nop
 800d9aa:	e004      	b.n	800d9b6 <USBH_HandleControl+0x2de>
      break;
 800d9ac:	bf00      	nop
 800d9ae:	e002      	b.n	800d9b6 <USBH_HandleControl+0x2de>
      break;
 800d9b0:	bf00      	nop
 800d9b2:	e000      	b.n	800d9b6 <USBH_HandleControl+0x2de>
      break;
 800d9b4:	bf00      	nop
  }

  return status;
 800d9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3710      	adds	r7, #16
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}

0800d9c0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b088      	sub	sp, #32
 800d9c4:	af04      	add	r7, sp, #16
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	60b9      	str	r1, [r7, #8]
 800d9ca:	4613      	mov	r3, r2
 800d9cc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d9ce:	79f9      	ldrb	r1, [r7, #7]
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	9303      	str	r3, [sp, #12]
 800d9d4:	2308      	movs	r3, #8
 800d9d6:	9302      	str	r3, [sp, #8]
 800d9d8:	68bb      	ldr	r3, [r7, #8]
 800d9da:	9301      	str	r3, [sp, #4]
 800d9dc:	2300      	movs	r3, #0
 800d9de:	9300      	str	r3, [sp, #0]
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	68f8      	ldr	r0, [r7, #12]
 800d9e6:	f000 fb46 	bl	800e076 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d9ea:	2300      	movs	r3, #0
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3710      	adds	r7, #16
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b088      	sub	sp, #32
 800d9f8:	af04      	add	r7, sp, #16
 800d9fa:	60f8      	str	r0, [r7, #12]
 800d9fc:	60b9      	str	r1, [r7, #8]
 800d9fe:	4611      	mov	r1, r2
 800da00:	461a      	mov	r2, r3
 800da02:	460b      	mov	r3, r1
 800da04:	80fb      	strh	r3, [r7, #6]
 800da06:	4613      	mov	r3, r2
 800da08:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800da10:	2b00      	cmp	r3, #0
 800da12:	d001      	beq.n	800da18 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800da14:	2300      	movs	r3, #0
 800da16:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800da18:	7979      	ldrb	r1, [r7, #5]
 800da1a:	7e3b      	ldrb	r3, [r7, #24]
 800da1c:	9303      	str	r3, [sp, #12]
 800da1e:	88fb      	ldrh	r3, [r7, #6]
 800da20:	9302      	str	r3, [sp, #8]
 800da22:	68bb      	ldr	r3, [r7, #8]
 800da24:	9301      	str	r3, [sp, #4]
 800da26:	2301      	movs	r3, #1
 800da28:	9300      	str	r3, [sp, #0]
 800da2a:	2300      	movs	r3, #0
 800da2c:	2200      	movs	r2, #0
 800da2e:	68f8      	ldr	r0, [r7, #12]
 800da30:	f000 fb21 	bl	800e076 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800da34:	2300      	movs	r3, #0
}
 800da36:	4618      	mov	r0, r3
 800da38:	3710      	adds	r7, #16
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}

0800da3e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800da3e:	b580      	push	{r7, lr}
 800da40:	b088      	sub	sp, #32
 800da42:	af04      	add	r7, sp, #16
 800da44:	60f8      	str	r0, [r7, #12]
 800da46:	60b9      	str	r1, [r7, #8]
 800da48:	4611      	mov	r1, r2
 800da4a:	461a      	mov	r2, r3
 800da4c:	460b      	mov	r3, r1
 800da4e:	80fb      	strh	r3, [r7, #6]
 800da50:	4613      	mov	r3, r2
 800da52:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800da54:	7979      	ldrb	r1, [r7, #5]
 800da56:	2300      	movs	r3, #0
 800da58:	9303      	str	r3, [sp, #12]
 800da5a:	88fb      	ldrh	r3, [r7, #6]
 800da5c:	9302      	str	r3, [sp, #8]
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	9301      	str	r3, [sp, #4]
 800da62:	2301      	movs	r3, #1
 800da64:	9300      	str	r3, [sp, #0]
 800da66:	2300      	movs	r3, #0
 800da68:	2201      	movs	r2, #1
 800da6a:	68f8      	ldr	r0, [r7, #12]
 800da6c:	f000 fb03 	bl	800e076 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800da70:	2300      	movs	r3, #0

}
 800da72:	4618      	mov	r0, r3
 800da74:	3710      	adds	r7, #16
 800da76:	46bd      	mov	sp, r7
 800da78:	bd80      	pop	{r7, pc}

0800da7a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800da7a:	b580      	push	{r7, lr}
 800da7c:	b088      	sub	sp, #32
 800da7e:	af04      	add	r7, sp, #16
 800da80:	60f8      	str	r0, [r7, #12]
 800da82:	60b9      	str	r1, [r7, #8]
 800da84:	4611      	mov	r1, r2
 800da86:	461a      	mov	r2, r3
 800da88:	460b      	mov	r3, r1
 800da8a:	80fb      	strh	r3, [r7, #6]
 800da8c:	4613      	mov	r3, r2
 800da8e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800da96:	2b00      	cmp	r3, #0
 800da98:	d001      	beq.n	800da9e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800da9a:	2300      	movs	r3, #0
 800da9c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800da9e:	7979      	ldrb	r1, [r7, #5]
 800daa0:	7e3b      	ldrb	r3, [r7, #24]
 800daa2:	9303      	str	r3, [sp, #12]
 800daa4:	88fb      	ldrh	r3, [r7, #6]
 800daa6:	9302      	str	r3, [sp, #8]
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	9301      	str	r3, [sp, #4]
 800daac:	2301      	movs	r3, #1
 800daae:	9300      	str	r3, [sp, #0]
 800dab0:	2302      	movs	r3, #2
 800dab2:	2200      	movs	r2, #0
 800dab4:	68f8      	ldr	r0, [r7, #12]
 800dab6:	f000 fade 	bl	800e076 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800daba:	2300      	movs	r3, #0
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	3710      	adds	r7, #16
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bd80      	pop	{r7, pc}

0800dac4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b088      	sub	sp, #32
 800dac8:	af04      	add	r7, sp, #16
 800daca:	60f8      	str	r0, [r7, #12]
 800dacc:	60b9      	str	r1, [r7, #8]
 800dace:	4611      	mov	r1, r2
 800dad0:	461a      	mov	r2, r3
 800dad2:	460b      	mov	r3, r1
 800dad4:	80fb      	strh	r3, [r7, #6]
 800dad6:	4613      	mov	r3, r2
 800dad8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800dada:	7979      	ldrb	r1, [r7, #5]
 800dadc:	2300      	movs	r3, #0
 800dade:	9303      	str	r3, [sp, #12]
 800dae0:	88fb      	ldrh	r3, [r7, #6]
 800dae2:	9302      	str	r3, [sp, #8]
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	9301      	str	r3, [sp, #4]
 800dae8:	2301      	movs	r3, #1
 800daea:	9300      	str	r3, [sp, #0]
 800daec:	2302      	movs	r3, #2
 800daee:	2201      	movs	r2, #1
 800daf0:	68f8      	ldr	r0, [r7, #12]
 800daf2:	f000 fac0 	bl	800e076 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800daf6:	2300      	movs	r3, #0
}
 800daf8:	4618      	mov	r0, r3
 800dafa:	3710      	adds	r7, #16
 800dafc:	46bd      	mov	sp, r7
 800dafe:	bd80      	pop	{r7, pc}

0800db00 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b086      	sub	sp, #24
 800db04:	af04      	add	r7, sp, #16
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	4608      	mov	r0, r1
 800db0a:	4611      	mov	r1, r2
 800db0c:	461a      	mov	r2, r3
 800db0e:	4603      	mov	r3, r0
 800db10:	70fb      	strb	r3, [r7, #3]
 800db12:	460b      	mov	r3, r1
 800db14:	70bb      	strb	r3, [r7, #2]
 800db16:	4613      	mov	r3, r2
 800db18:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800db1a:	7878      	ldrb	r0, [r7, #1]
 800db1c:	78ba      	ldrb	r2, [r7, #2]
 800db1e:	78f9      	ldrb	r1, [r7, #3]
 800db20:	8b3b      	ldrh	r3, [r7, #24]
 800db22:	9302      	str	r3, [sp, #8]
 800db24:	7d3b      	ldrb	r3, [r7, #20]
 800db26:	9301      	str	r3, [sp, #4]
 800db28:	7c3b      	ldrb	r3, [r7, #16]
 800db2a:	9300      	str	r3, [sp, #0]
 800db2c:	4603      	mov	r3, r0
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f000 fa53 	bl	800dfda <USBH_LL_OpenPipe>

  return USBH_OK;
 800db34:	2300      	movs	r3, #0
}
 800db36:	4618      	mov	r0, r3
 800db38:	3708      	adds	r7, #8
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}

0800db3e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800db3e:	b580      	push	{r7, lr}
 800db40:	b082      	sub	sp, #8
 800db42:	af00      	add	r7, sp, #0
 800db44:	6078      	str	r0, [r7, #4]
 800db46:	460b      	mov	r3, r1
 800db48:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800db4a:	78fb      	ldrb	r3, [r7, #3]
 800db4c:	4619      	mov	r1, r3
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 fa72 	bl	800e038 <USBH_LL_ClosePipe>

  return USBH_OK;
 800db54:	2300      	movs	r3, #0
}
 800db56:	4618      	mov	r0, r3
 800db58:	3708      	adds	r7, #8
 800db5a:	46bd      	mov	sp, r7
 800db5c:	bd80      	pop	{r7, pc}

0800db5e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800db5e:	b580      	push	{r7, lr}
 800db60:	b084      	sub	sp, #16
 800db62:	af00      	add	r7, sp, #0
 800db64:	6078      	str	r0, [r7, #4]
 800db66:	460b      	mov	r3, r1
 800db68:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 f836 	bl	800dbdc <USBH_GetFreePipe>
 800db70:	4603      	mov	r3, r0
 800db72:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800db74:	89fb      	ldrh	r3, [r7, #14]
 800db76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800db7a:	4293      	cmp	r3, r2
 800db7c:	d00a      	beq.n	800db94 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800db7e:	78fa      	ldrb	r2, [r7, #3]
 800db80:	89fb      	ldrh	r3, [r7, #14]
 800db82:	f003 030f 	and.w	r3, r3, #15
 800db86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800db8a:	6879      	ldr	r1, [r7, #4]
 800db8c:	33e0      	adds	r3, #224	; 0xe0
 800db8e:	009b      	lsls	r3, r3, #2
 800db90:	440b      	add	r3, r1
 800db92:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800db94:	89fb      	ldrh	r3, [r7, #14]
 800db96:	b2db      	uxtb	r3, r3
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3710      	adds	r7, #16
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}

0800dba0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b083      	sub	sp, #12
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
 800dba8:	460b      	mov	r3, r1
 800dbaa:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800dbac:	78fb      	ldrb	r3, [r7, #3]
 800dbae:	2b0f      	cmp	r3, #15
 800dbb0:	d80d      	bhi.n	800dbce <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800dbb2:	78fb      	ldrb	r3, [r7, #3]
 800dbb4:	687a      	ldr	r2, [r7, #4]
 800dbb6:	33e0      	adds	r3, #224	; 0xe0
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	4413      	add	r3, r2
 800dbbc:	685a      	ldr	r2, [r3, #4]
 800dbbe:	78fb      	ldrb	r3, [r7, #3]
 800dbc0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800dbc4:	6879      	ldr	r1, [r7, #4]
 800dbc6:	33e0      	adds	r3, #224	; 0xe0
 800dbc8:	009b      	lsls	r3, r3, #2
 800dbca:	440b      	add	r3, r1
 800dbcc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800dbce:	2300      	movs	r3, #0
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	370c      	adds	r7, #12
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr

0800dbdc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b085      	sub	sp, #20
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800dbe8:	2300      	movs	r3, #0
 800dbea:	73fb      	strb	r3, [r7, #15]
 800dbec:	e00f      	b.n	800dc0e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800dbee:	7bfb      	ldrb	r3, [r7, #15]
 800dbf0:	687a      	ldr	r2, [r7, #4]
 800dbf2:	33e0      	adds	r3, #224	; 0xe0
 800dbf4:	009b      	lsls	r3, r3, #2
 800dbf6:	4413      	add	r3, r2
 800dbf8:	685b      	ldr	r3, [r3, #4]
 800dbfa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d102      	bne.n	800dc08 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800dc02:	7bfb      	ldrb	r3, [r7, #15]
 800dc04:	b29b      	uxth	r3, r3
 800dc06:	e007      	b.n	800dc18 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800dc08:	7bfb      	ldrb	r3, [r7, #15]
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	73fb      	strb	r3, [r7, #15]
 800dc0e:	7bfb      	ldrb	r3, [r7, #15]
 800dc10:	2b0f      	cmp	r3, #15
 800dc12:	d9ec      	bls.n	800dbee <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800dc14:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3714      	adds	r7, #20
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc22:	4770      	bx	lr

0800dc24 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800dc28:	2201      	movs	r2, #1
 800dc2a:	490e      	ldr	r1, [pc, #56]	; (800dc64 <MX_USB_HOST_Init+0x40>)
 800dc2c:	480e      	ldr	r0, [pc, #56]	; (800dc68 <MX_USB_HOST_Init+0x44>)
 800dc2e:	f7fe fba7 	bl	800c380 <USBH_Init>
 800dc32:	4603      	mov	r3, r0
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d001      	beq.n	800dc3c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800dc38:	f7f4 fba6 	bl	8002388 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800dc3c:	490b      	ldr	r1, [pc, #44]	; (800dc6c <MX_USB_HOST_Init+0x48>)
 800dc3e:	480a      	ldr	r0, [pc, #40]	; (800dc68 <MX_USB_HOST_Init+0x44>)
 800dc40:	f7fe fc2c 	bl	800c49c <USBH_RegisterClass>
 800dc44:	4603      	mov	r3, r0
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d001      	beq.n	800dc4e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800dc4a:	f7f4 fb9d 	bl	8002388 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800dc4e:	4806      	ldr	r0, [pc, #24]	; (800dc68 <MX_USB_HOST_Init+0x44>)
 800dc50:	f7fe fcb0 	bl	800c5b4 <USBH_Start>
 800dc54:	4603      	mov	r3, r0
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d001      	beq.n	800dc5e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800dc5a:	f7f4 fb95 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800dc5e:	bf00      	nop
 800dc60:	bd80      	pop	{r7, pc}
 800dc62:	bf00      	nop
 800dc64:	0800dc85 	.word	0x0800dc85
 800dc68:	200016d8 	.word	0x200016d8
 800dc6c:	20000010 	.word	0x20000010

0800dc70 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800dc74:	4802      	ldr	r0, [pc, #8]	; (800dc80 <MX_USB_HOST_Process+0x10>)
 800dc76:	f7fe fcad 	bl	800c5d4 <USBH_Process>
}
 800dc7a:	bf00      	nop
 800dc7c:	bd80      	pop	{r7, pc}
 800dc7e:	bf00      	nop
 800dc80:	200016d8 	.word	0x200016d8

0800dc84 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800dc84:	b480      	push	{r7}
 800dc86:	b083      	sub	sp, #12
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
 800dc8c:	460b      	mov	r3, r1
 800dc8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800dc90:	78fb      	ldrb	r3, [r7, #3]
 800dc92:	3b01      	subs	r3, #1
 800dc94:	2b04      	cmp	r3, #4
 800dc96:	d819      	bhi.n	800dccc <USBH_UserProcess+0x48>
 800dc98:	a201      	add	r2, pc, #4	; (adr r2, 800dca0 <USBH_UserProcess+0x1c>)
 800dc9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc9e:	bf00      	nop
 800dca0:	0800dccd 	.word	0x0800dccd
 800dca4:	0800dcbd 	.word	0x0800dcbd
 800dca8:	0800dccd 	.word	0x0800dccd
 800dcac:	0800dcc5 	.word	0x0800dcc5
 800dcb0:	0800dcb5 	.word	0x0800dcb5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800dcb4:	4b09      	ldr	r3, [pc, #36]	; (800dcdc <USBH_UserProcess+0x58>)
 800dcb6:	2203      	movs	r2, #3
 800dcb8:	701a      	strb	r2, [r3, #0]
  break;
 800dcba:	e008      	b.n	800dcce <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800dcbc:	4b07      	ldr	r3, [pc, #28]	; (800dcdc <USBH_UserProcess+0x58>)
 800dcbe:	2202      	movs	r2, #2
 800dcc0:	701a      	strb	r2, [r3, #0]
  break;
 800dcc2:	e004      	b.n	800dcce <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800dcc4:	4b05      	ldr	r3, [pc, #20]	; (800dcdc <USBH_UserProcess+0x58>)
 800dcc6:	2201      	movs	r2, #1
 800dcc8:	701a      	strb	r2, [r3, #0]
  break;
 800dcca:	e000      	b.n	800dcce <USBH_UserProcess+0x4a>

  default:
  break;
 800dccc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800dcce:	bf00      	nop
 800dcd0:	370c      	adds	r7, #12
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd8:	4770      	bx	lr
 800dcda:	bf00      	nop
 800dcdc:	2000166c 	.word	0x2000166c

0800dce0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b08a      	sub	sp, #40	; 0x28
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dce8:	f107 0314 	add.w	r3, r7, #20
 800dcec:	2200      	movs	r2, #0
 800dcee:	601a      	str	r2, [r3, #0]
 800dcf0:	605a      	str	r2, [r3, #4]
 800dcf2:	609a      	str	r2, [r3, #8]
 800dcf4:	60da      	str	r2, [r3, #12]
 800dcf6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dd00:	d147      	bne.n	800dd92 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dd02:	2300      	movs	r3, #0
 800dd04:	613b      	str	r3, [r7, #16]
 800dd06:	4b25      	ldr	r3, [pc, #148]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd0a:	4a24      	ldr	r2, [pc, #144]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd0c:	f043 0301 	orr.w	r3, r3, #1
 800dd10:	6313      	str	r3, [r2, #48]	; 0x30
 800dd12:	4b22      	ldr	r3, [pc, #136]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd16:	f003 0301 	and.w	r3, r3, #1
 800dd1a:	613b      	str	r3, [r7, #16]
 800dd1c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800dd1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dd22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800dd24:	2300      	movs	r3, #0
 800dd26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800dd2c:	f107 0314 	add.w	r3, r7, #20
 800dd30:	4619      	mov	r1, r3
 800dd32:	481b      	ldr	r0, [pc, #108]	; (800dda0 <HAL_HCD_MspInit+0xc0>)
 800dd34:	f7f7 fbd6 	bl	80054e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800dd38:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800dd3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd3e:	2302      	movs	r3, #2
 800dd40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd42:	2300      	movs	r3, #0
 800dd44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd46:	2303      	movs	r3, #3
 800dd48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800dd4a:	230a      	movs	r3, #10
 800dd4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dd4e:	f107 0314 	add.w	r3, r7, #20
 800dd52:	4619      	mov	r1, r3
 800dd54:	4812      	ldr	r0, [pc, #72]	; (800dda0 <HAL_HCD_MspInit+0xc0>)
 800dd56:	f7f7 fbc5 	bl	80054e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dd5a:	4b10      	ldr	r3, [pc, #64]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd5e:	4a0f      	ldr	r2, [pc, #60]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd64:	6353      	str	r3, [r2, #52]	; 0x34
 800dd66:	2300      	movs	r3, #0
 800dd68:	60fb      	str	r3, [r7, #12]
 800dd6a:	4b0c      	ldr	r3, [pc, #48]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd6e:	4a0b      	ldr	r2, [pc, #44]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dd74:	6453      	str	r3, [r2, #68]	; 0x44
 800dd76:	4b09      	ldr	r3, [pc, #36]	; (800dd9c <HAL_HCD_MspInit+0xbc>)
 800dd78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dd7e:	60fb      	str	r3, [r7, #12]
 800dd80:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800dd82:	2200      	movs	r2, #0
 800dd84:	2100      	movs	r1, #0
 800dd86:	2043      	movs	r0, #67	; 0x43
 800dd88:	f7f6 ff73 	bl	8004c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dd8c:	2043      	movs	r0, #67	; 0x43
 800dd8e:	f7f6 ff8c 	bl	8004caa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dd92:	bf00      	nop
 800dd94:	3728      	adds	r7, #40	; 0x28
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	40023800 	.word	0x40023800
 800dda0:	40020000 	.word	0x40020000

0800dda4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b082      	sub	sp, #8
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7fe ffed 	bl	800cd92 <USBH_LL_IncTimer>
}
 800ddb8:	bf00      	nop
 800ddba:	3708      	adds	r7, #8
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}

0800ddc0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b082      	sub	sp, #8
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f7ff f825 	bl	800ce1e <USBH_LL_Connect>
}
 800ddd4:	bf00      	nop
 800ddd6:	3708      	adds	r7, #8
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b082      	sub	sp, #8
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ddea:	4618      	mov	r0, r3
 800ddec:	f7ff f82e 	bl	800ce4c <USBH_LL_Disconnect>
}
 800ddf0:	bf00      	nop
 800ddf2:	3708      	adds	r7, #8
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	bd80      	pop	{r7, pc}

0800ddf8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b083      	sub	sp, #12
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
 800de00:	460b      	mov	r3, r1
 800de02:	70fb      	strb	r3, [r7, #3]
 800de04:	4613      	mov	r3, r2
 800de06:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800de08:	bf00      	nop
 800de0a:	370c      	adds	r7, #12
 800de0c:	46bd      	mov	sp, r7
 800de0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de12:	4770      	bx	lr

0800de14 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b082      	sub	sp, #8
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800de22:	4618      	mov	r0, r3
 800de24:	f7fe ffdf 	bl	800cde6 <USBH_LL_PortEnabled>
}
 800de28:	bf00      	nop
 800de2a:	3708      	adds	r7, #8
 800de2c:	46bd      	mov	sp, r7
 800de2e:	bd80      	pop	{r7, pc}

0800de30 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b082      	sub	sp, #8
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800de3e:	4618      	mov	r0, r3
 800de40:	f7fe ffdf 	bl	800ce02 <USBH_LL_PortDisabled>
}
 800de44:	bf00      	nop
 800de46:	3708      	adds	r7, #8
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}

0800de4c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b082      	sub	sp, #8
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800de5a:	2b01      	cmp	r3, #1
 800de5c:	d12a      	bne.n	800deb4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800de5e:	4a18      	ldr	r2, [pc, #96]	; (800dec0 <USBH_LL_Init+0x74>)
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	4a15      	ldr	r2, [pc, #84]	; (800dec0 <USBH_LL_Init+0x74>)
 800de6a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800de6e:	4b14      	ldr	r3, [pc, #80]	; (800dec0 <USBH_LL_Init+0x74>)
 800de70:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800de74:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800de76:	4b12      	ldr	r3, [pc, #72]	; (800dec0 <USBH_LL_Init+0x74>)
 800de78:	2208      	movs	r2, #8
 800de7a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800de7c:	4b10      	ldr	r3, [pc, #64]	; (800dec0 <USBH_LL_Init+0x74>)
 800de7e:	2201      	movs	r2, #1
 800de80:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800de82:	4b0f      	ldr	r3, [pc, #60]	; (800dec0 <USBH_LL_Init+0x74>)
 800de84:	2200      	movs	r2, #0
 800de86:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800de88:	4b0d      	ldr	r3, [pc, #52]	; (800dec0 <USBH_LL_Init+0x74>)
 800de8a:	2202      	movs	r2, #2
 800de8c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800de8e:	4b0c      	ldr	r3, [pc, #48]	; (800dec0 <USBH_LL_Init+0x74>)
 800de90:	2200      	movs	r2, #0
 800de92:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800de94:	480a      	ldr	r0, [pc, #40]	; (800dec0 <USBH_LL_Init+0x74>)
 800de96:	f7f7 fcf3 	bl	8005880 <HAL_HCD_Init>
 800de9a:	4603      	mov	r3, r0
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d001      	beq.n	800dea4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800dea0:	f7f4 fa72 	bl	8002388 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800dea4:	4806      	ldr	r0, [pc, #24]	; (800dec0 <USBH_LL_Init+0x74>)
 800dea6:	f7f8 f8d6 	bl	8006056 <HAL_HCD_GetCurrentFrame>
 800deaa:	4603      	mov	r3, r0
 800deac:	4619      	mov	r1, r3
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f7fe ff60 	bl	800cd74 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800deb4:	2300      	movs	r3, #0
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3708      	adds	r7, #8
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}
 800debe:	bf00      	nop
 800dec0:	20001ab0 	.word	0x20001ab0

0800dec4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b084      	sub	sp, #16
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800decc:	2300      	movs	r3, #0
 800dece:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ded0:	2300      	movs	r3, #0
 800ded2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800deda:	4618      	mov	r0, r3
 800dedc:	f7f8 f845 	bl	8005f6a <HAL_HCD_Start>
 800dee0:	4603      	mov	r3, r0
 800dee2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800dee4:	7bfb      	ldrb	r3, [r7, #15]
 800dee6:	4618      	mov	r0, r3
 800dee8:	f000 f95c 	bl	800e1a4 <USBH_Get_USB_Status>
 800deec:	4603      	mov	r3, r0
 800deee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800def0:	7bbb      	ldrb	r3, [r7, #14]
}
 800def2:	4618      	mov	r0, r3
 800def4:	3710      	adds	r7, #16
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}

0800defa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b084      	sub	sp, #16
 800defe:	af00      	add	r7, sp, #0
 800df00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df02:	2300      	movs	r3, #0
 800df04:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800df06:	2300      	movs	r3, #0
 800df08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800df10:	4618      	mov	r0, r3
 800df12:	f7f8 f84d 	bl	8005fb0 <HAL_HCD_Stop>
 800df16:	4603      	mov	r3, r0
 800df18:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800df1a:	7bfb      	ldrb	r3, [r7, #15]
 800df1c:	4618      	mov	r0, r3
 800df1e:	f000 f941 	bl	800e1a4 <USBH_Get_USB_Status>
 800df22:	4603      	mov	r3, r0
 800df24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df26:	7bbb      	ldrb	r3, [r7, #14]
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3710      	adds	r7, #16
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800df38:	2301      	movs	r3, #1
 800df3a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800df42:	4618      	mov	r0, r3
 800df44:	f7f8 f895 	bl	8006072 <HAL_HCD_GetCurrentSpeed>
 800df48:	4603      	mov	r3, r0
 800df4a:	2b02      	cmp	r3, #2
 800df4c:	d00c      	beq.n	800df68 <USBH_LL_GetSpeed+0x38>
 800df4e:	2b02      	cmp	r3, #2
 800df50:	d80d      	bhi.n	800df6e <USBH_LL_GetSpeed+0x3e>
 800df52:	2b00      	cmp	r3, #0
 800df54:	d002      	beq.n	800df5c <USBH_LL_GetSpeed+0x2c>
 800df56:	2b01      	cmp	r3, #1
 800df58:	d003      	beq.n	800df62 <USBH_LL_GetSpeed+0x32>
 800df5a:	e008      	b.n	800df6e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800df5c:	2300      	movs	r3, #0
 800df5e:	73fb      	strb	r3, [r7, #15]
    break;
 800df60:	e008      	b.n	800df74 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800df62:	2301      	movs	r3, #1
 800df64:	73fb      	strb	r3, [r7, #15]
    break;
 800df66:	e005      	b.n	800df74 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800df68:	2302      	movs	r3, #2
 800df6a:	73fb      	strb	r3, [r7, #15]
    break;
 800df6c:	e002      	b.n	800df74 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800df6e:	2301      	movs	r3, #1
 800df70:	73fb      	strb	r3, [r7, #15]
    break;
 800df72:	bf00      	nop
  }
  return  speed;
 800df74:	7bfb      	ldrb	r3, [r7, #15]
}
 800df76:	4618      	mov	r0, r3
 800df78:	3710      	adds	r7, #16
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}

0800df7e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800df7e:	b580      	push	{r7, lr}
 800df80:	b084      	sub	sp, #16
 800df82:	af00      	add	r7, sp, #0
 800df84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df86:	2300      	movs	r3, #0
 800df88:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800df8a:	2300      	movs	r3, #0
 800df8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800df94:	4618      	mov	r0, r3
 800df96:	f7f8 f828 	bl	8005fea <HAL_HCD_ResetPort>
 800df9a:	4603      	mov	r3, r0
 800df9c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800df9e:	7bfb      	ldrb	r3, [r7, #15]
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f000 f8ff 	bl	800e1a4 <USBH_Get_USB_Status>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dfaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfac:	4618      	mov	r0, r3
 800dfae:	3710      	adds	r7, #16
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}

0800dfb4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b082      	sub	sp, #8
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
 800dfbc:	460b      	mov	r3, r1
 800dfbe:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800dfc6:	78fa      	ldrb	r2, [r7, #3]
 800dfc8:	4611      	mov	r1, r2
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f7f8 f82f 	bl	800602e <HAL_HCD_HC_GetXferCount>
 800dfd0:	4603      	mov	r3, r0
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3708      	adds	r7, #8
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}

0800dfda <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800dfda:	b590      	push	{r4, r7, lr}
 800dfdc:	b089      	sub	sp, #36	; 0x24
 800dfde:	af04      	add	r7, sp, #16
 800dfe0:	6078      	str	r0, [r7, #4]
 800dfe2:	4608      	mov	r0, r1
 800dfe4:	4611      	mov	r1, r2
 800dfe6:	461a      	mov	r2, r3
 800dfe8:	4603      	mov	r3, r0
 800dfea:	70fb      	strb	r3, [r7, #3]
 800dfec:	460b      	mov	r3, r1
 800dfee:	70bb      	strb	r3, [r7, #2]
 800dff0:	4613      	mov	r3, r2
 800dff2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dff4:	2300      	movs	r3, #0
 800dff6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dff8:	2300      	movs	r3, #0
 800dffa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e002:	787c      	ldrb	r4, [r7, #1]
 800e004:	78ba      	ldrb	r2, [r7, #2]
 800e006:	78f9      	ldrb	r1, [r7, #3]
 800e008:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e00a:	9302      	str	r3, [sp, #8]
 800e00c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e010:	9301      	str	r3, [sp, #4]
 800e012:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e016:	9300      	str	r3, [sp, #0]
 800e018:	4623      	mov	r3, r4
 800e01a:	f7f7 fc93 	bl	8005944 <HAL_HCD_HC_Init>
 800e01e:	4603      	mov	r3, r0
 800e020:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e022:	7bfb      	ldrb	r3, [r7, #15]
 800e024:	4618      	mov	r0, r3
 800e026:	f000 f8bd 	bl	800e1a4 <USBH_Get_USB_Status>
 800e02a:	4603      	mov	r3, r0
 800e02c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e02e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e030:	4618      	mov	r0, r3
 800e032:	3714      	adds	r7, #20
 800e034:	46bd      	mov	sp, r7
 800e036:	bd90      	pop	{r4, r7, pc}

0800e038 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b084      	sub	sp, #16
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	460b      	mov	r3, r1
 800e042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e044:	2300      	movs	r3, #0
 800e046:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e048:	2300      	movs	r3, #0
 800e04a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e052:	78fa      	ldrb	r2, [r7, #3]
 800e054:	4611      	mov	r1, r2
 800e056:	4618      	mov	r0, r3
 800e058:	f7f7 fd03 	bl	8005a62 <HAL_HCD_HC_Halt>
 800e05c:	4603      	mov	r3, r0
 800e05e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e060:	7bfb      	ldrb	r3, [r7, #15]
 800e062:	4618      	mov	r0, r3
 800e064:	f000 f89e 	bl	800e1a4 <USBH_Get_USB_Status>
 800e068:	4603      	mov	r3, r0
 800e06a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e06c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e06e:	4618      	mov	r0, r3
 800e070:	3710      	adds	r7, #16
 800e072:	46bd      	mov	sp, r7
 800e074:	bd80      	pop	{r7, pc}

0800e076 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e076:	b590      	push	{r4, r7, lr}
 800e078:	b089      	sub	sp, #36	; 0x24
 800e07a:	af04      	add	r7, sp, #16
 800e07c:	6078      	str	r0, [r7, #4]
 800e07e:	4608      	mov	r0, r1
 800e080:	4611      	mov	r1, r2
 800e082:	461a      	mov	r2, r3
 800e084:	4603      	mov	r3, r0
 800e086:	70fb      	strb	r3, [r7, #3]
 800e088:	460b      	mov	r3, r1
 800e08a:	70bb      	strb	r3, [r7, #2]
 800e08c:	4613      	mov	r3, r2
 800e08e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e090:	2300      	movs	r3, #0
 800e092:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e094:	2300      	movs	r3, #0
 800e096:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e09e:	787c      	ldrb	r4, [r7, #1]
 800e0a0:	78ba      	ldrb	r2, [r7, #2]
 800e0a2:	78f9      	ldrb	r1, [r7, #3]
 800e0a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e0a8:	9303      	str	r3, [sp, #12]
 800e0aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e0ac:	9302      	str	r3, [sp, #8]
 800e0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0b0:	9301      	str	r3, [sp, #4]
 800e0b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e0b6:	9300      	str	r3, [sp, #0]
 800e0b8:	4623      	mov	r3, r4
 800e0ba:	f7f7 fcf5 	bl	8005aa8 <HAL_HCD_HC_SubmitRequest>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800e0c2:	7bfb      	ldrb	r3, [r7, #15]
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f000 f86d 	bl	800e1a4 <USBH_Get_USB_Status>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	3714      	adds	r7, #20
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	bd90      	pop	{r4, r7, pc}

0800e0d8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b082      	sub	sp, #8
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
 800e0e0:	460b      	mov	r3, r1
 800e0e2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e0ea:	78fa      	ldrb	r2, [r7, #3]
 800e0ec:	4611      	mov	r1, r2
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f7f7 ff89 	bl	8006006 <HAL_HCD_HC_GetURBState>
 800e0f4:	4603      	mov	r3, r0
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3708      	adds	r7, #8
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}

0800e0fe <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e0fe:	b580      	push	{r7, lr}
 800e100:	b082      	sub	sp, #8
 800e102:	af00      	add	r7, sp, #0
 800e104:	6078      	str	r0, [r7, #4]
 800e106:	460b      	mov	r3, r1
 800e108:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e110:	2b01      	cmp	r3, #1
 800e112:	d103      	bne.n	800e11c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e114:	78fb      	ldrb	r3, [r7, #3]
 800e116:	4618      	mov	r0, r3
 800e118:	f000 f870 	bl	800e1fc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e11c:	20c8      	movs	r0, #200	; 0xc8
 800e11e:	f7f6 fca9 	bl	8004a74 <HAL_Delay>
  return USBH_OK;
 800e122:	2300      	movs	r3, #0
}
 800e124:	4618      	mov	r0, r3
 800e126:	3708      	adds	r7, #8
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}

0800e12c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e12c:	b480      	push	{r7}
 800e12e:	b085      	sub	sp, #20
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
 800e134:	460b      	mov	r3, r1
 800e136:	70fb      	strb	r3, [r7, #3]
 800e138:	4613      	mov	r3, r2
 800e13a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e142:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e144:	78fb      	ldrb	r3, [r7, #3]
 800e146:	68fa      	ldr	r2, [r7, #12]
 800e148:	212c      	movs	r1, #44	; 0x2c
 800e14a:	fb01 f303 	mul.w	r3, r1, r3
 800e14e:	4413      	add	r3, r2
 800e150:	333b      	adds	r3, #59	; 0x3b
 800e152:	781b      	ldrb	r3, [r3, #0]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d009      	beq.n	800e16c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e158:	78fb      	ldrb	r3, [r7, #3]
 800e15a:	68fa      	ldr	r2, [r7, #12]
 800e15c:	212c      	movs	r1, #44	; 0x2c
 800e15e:	fb01 f303 	mul.w	r3, r1, r3
 800e162:	4413      	add	r3, r2
 800e164:	3354      	adds	r3, #84	; 0x54
 800e166:	78ba      	ldrb	r2, [r7, #2]
 800e168:	701a      	strb	r2, [r3, #0]
 800e16a:	e008      	b.n	800e17e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e16c:	78fb      	ldrb	r3, [r7, #3]
 800e16e:	68fa      	ldr	r2, [r7, #12]
 800e170:	212c      	movs	r1, #44	; 0x2c
 800e172:	fb01 f303 	mul.w	r3, r1, r3
 800e176:	4413      	add	r3, r2
 800e178:	3355      	adds	r3, #85	; 0x55
 800e17a:	78ba      	ldrb	r2, [r7, #2]
 800e17c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e17e:	2300      	movs	r3, #0
}
 800e180:	4618      	mov	r0, r3
 800e182:	3714      	adds	r7, #20
 800e184:	46bd      	mov	sp, r7
 800e186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18a:	4770      	bx	lr

0800e18c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b082      	sub	sp, #8
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800e194:	6878      	ldr	r0, [r7, #4]
 800e196:	f7f6 fc6d 	bl	8004a74 <HAL_Delay>
}
 800e19a:	bf00      	nop
 800e19c:	3708      	adds	r7, #8
 800e19e:	46bd      	mov	sp, r7
 800e1a0:	bd80      	pop	{r7, pc}
	...

0800e1a4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e1a4:	b480      	push	{r7}
 800e1a6:	b085      	sub	sp, #20
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e1b2:	79fb      	ldrb	r3, [r7, #7]
 800e1b4:	2b03      	cmp	r3, #3
 800e1b6:	d817      	bhi.n	800e1e8 <USBH_Get_USB_Status+0x44>
 800e1b8:	a201      	add	r2, pc, #4	; (adr r2, 800e1c0 <USBH_Get_USB_Status+0x1c>)
 800e1ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1be:	bf00      	nop
 800e1c0:	0800e1d1 	.word	0x0800e1d1
 800e1c4:	0800e1d7 	.word	0x0800e1d7
 800e1c8:	0800e1dd 	.word	0x0800e1dd
 800e1cc:	0800e1e3 	.word	0x0800e1e3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	73fb      	strb	r3, [r7, #15]
    break;
 800e1d4:	e00b      	b.n	800e1ee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e1d6:	2302      	movs	r3, #2
 800e1d8:	73fb      	strb	r3, [r7, #15]
    break;
 800e1da:	e008      	b.n	800e1ee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e1dc:	2301      	movs	r3, #1
 800e1de:	73fb      	strb	r3, [r7, #15]
    break;
 800e1e0:	e005      	b.n	800e1ee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e1e2:	2302      	movs	r3, #2
 800e1e4:	73fb      	strb	r3, [r7, #15]
    break;
 800e1e6:	e002      	b.n	800e1ee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800e1e8:	2302      	movs	r3, #2
 800e1ea:	73fb      	strb	r3, [r7, #15]
    break;
 800e1ec:	bf00      	nop
  }
  return usb_status;
 800e1ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	3714      	adds	r7, #20
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fa:	4770      	bx	lr

0800e1fc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b084      	sub	sp, #16
 800e200:	af00      	add	r7, sp, #0
 800e202:	4603      	mov	r3, r0
 800e204:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800e206:	79fb      	ldrb	r3, [r7, #7]
 800e208:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800e20a:	79fb      	ldrb	r3, [r7, #7]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d102      	bne.n	800e216 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800e210:	2300      	movs	r3, #0
 800e212:	73fb      	strb	r3, [r7, #15]
 800e214:	e001      	b.n	800e21a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800e216:	2301      	movs	r3, #1
 800e218:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800e21a:	7bfb      	ldrb	r3, [r7, #15]
 800e21c:	461a      	mov	r2, r3
 800e21e:	2101      	movs	r1, #1
 800e220:	4803      	ldr	r0, [pc, #12]	; (800e230 <MX_DriverVbusFS+0x34>)
 800e222:	f7f7 fafb 	bl	800581c <HAL_GPIO_WritePin>
}
 800e226:	bf00      	nop
 800e228:	3710      	adds	r7, #16
 800e22a:	46bd      	mov	sp, r7
 800e22c:	bd80      	pop	{r7, pc}
 800e22e:	bf00      	nop
 800e230:	40020800 	.word	0x40020800

0800e234 <__cxa_pure_virtual>:
 800e234:	b508      	push	{r3, lr}
 800e236:	f000 f80d 	bl	800e254 <_ZSt9terminatev>

0800e23a <_ZN10__cxxabiv111__terminateEPFvvE>:
 800e23a:	b508      	push	{r3, lr}
 800e23c:	4780      	blx	r0
 800e23e:	f000 f833 	bl	800e2a8 <abort>
	...

0800e244 <_ZSt13get_terminatev>:
 800e244:	4b02      	ldr	r3, [pc, #8]	; (800e250 <_ZSt13get_terminatev+0xc>)
 800e246:	6818      	ldr	r0, [r3, #0]
 800e248:	f3bf 8f5b 	dmb	ish
 800e24c:	4770      	bx	lr
 800e24e:	bf00      	nop
 800e250:	20000030 	.word	0x20000030

0800e254 <_ZSt9terminatev>:
 800e254:	b508      	push	{r3, lr}
 800e256:	f7ff fff5 	bl	800e244 <_ZSt13get_terminatev>
 800e25a:	f7ff ffee 	bl	800e23a <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800e260 <roundf>:
 800e260:	ee10 0a10 	vmov	r0, s0
 800e264:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800e268:	3a7f      	subs	r2, #127	; 0x7f
 800e26a:	2a16      	cmp	r2, #22
 800e26c:	dc15      	bgt.n	800e29a <roundf+0x3a>
 800e26e:	2a00      	cmp	r2, #0
 800e270:	da08      	bge.n	800e284 <roundf+0x24>
 800e272:	3201      	adds	r2, #1
 800e274:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800e278:	d101      	bne.n	800e27e <roundf+0x1e>
 800e27a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800e27e:	ee00 3a10 	vmov	s0, r3
 800e282:	4770      	bx	lr
 800e284:	4907      	ldr	r1, [pc, #28]	; (800e2a4 <roundf+0x44>)
 800e286:	4111      	asrs	r1, r2
 800e288:	4208      	tst	r0, r1
 800e28a:	d0fa      	beq.n	800e282 <roundf+0x22>
 800e28c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e290:	4113      	asrs	r3, r2
 800e292:	4403      	add	r3, r0
 800e294:	ea23 0301 	bic.w	r3, r3, r1
 800e298:	e7f1      	b.n	800e27e <roundf+0x1e>
 800e29a:	2a80      	cmp	r2, #128	; 0x80
 800e29c:	d1f1      	bne.n	800e282 <roundf+0x22>
 800e29e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e2a2:	4770      	bx	lr
 800e2a4:	007fffff 	.word	0x007fffff

0800e2a8 <abort>:
 800e2a8:	b508      	push	{r3, lr}
 800e2aa:	2006      	movs	r0, #6
 800e2ac:	f000 fdf6 	bl	800ee9c <raise>
 800e2b0:	2001      	movs	r0, #1
 800e2b2:	f7f6 fa57 	bl	8004764 <_exit>
	...

0800e2b8 <__errno>:
 800e2b8:	4b01      	ldr	r3, [pc, #4]	; (800e2c0 <__errno+0x8>)
 800e2ba:	6818      	ldr	r0, [r3, #0]
 800e2bc:	4770      	bx	lr
 800e2be:	bf00      	nop
 800e2c0:	20000034 	.word	0x20000034

0800e2c4 <__libc_init_array>:
 800e2c4:	b570      	push	{r4, r5, r6, lr}
 800e2c6:	4d0d      	ldr	r5, [pc, #52]	; (800e2fc <__libc_init_array+0x38>)
 800e2c8:	4c0d      	ldr	r4, [pc, #52]	; (800e300 <__libc_init_array+0x3c>)
 800e2ca:	1b64      	subs	r4, r4, r5
 800e2cc:	10a4      	asrs	r4, r4, #2
 800e2ce:	2600      	movs	r6, #0
 800e2d0:	42a6      	cmp	r6, r4
 800e2d2:	d109      	bne.n	800e2e8 <__libc_init_array+0x24>
 800e2d4:	4d0b      	ldr	r5, [pc, #44]	; (800e304 <__libc_init_array+0x40>)
 800e2d6:	4c0c      	ldr	r4, [pc, #48]	; (800e308 <__libc_init_array+0x44>)
 800e2d8:	f002 fd90 	bl	8010dfc <_init>
 800e2dc:	1b64      	subs	r4, r4, r5
 800e2de:	10a4      	asrs	r4, r4, #2
 800e2e0:	2600      	movs	r6, #0
 800e2e2:	42a6      	cmp	r6, r4
 800e2e4:	d105      	bne.n	800e2f2 <__libc_init_array+0x2e>
 800e2e6:	bd70      	pop	{r4, r5, r6, pc}
 800e2e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2ec:	4798      	blx	r3
 800e2ee:	3601      	adds	r6, #1
 800e2f0:	e7ee      	b.n	800e2d0 <__libc_init_array+0xc>
 800e2f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2f6:	4798      	blx	r3
 800e2f8:	3601      	adds	r6, #1
 800e2fa:	e7f2      	b.n	800e2e2 <__libc_init_array+0x1e>
 800e2fc:	08011444 	.word	0x08011444
 800e300:	08011444 	.word	0x08011444
 800e304:	08011444 	.word	0x08011444
 800e308:	0801144c 	.word	0x0801144c

0800e30c <malloc>:
 800e30c:	4b02      	ldr	r3, [pc, #8]	; (800e318 <malloc+0xc>)
 800e30e:	4601      	mov	r1, r0
 800e310:	6818      	ldr	r0, [r3, #0]
 800e312:	f000 b88d 	b.w	800e430 <_malloc_r>
 800e316:	bf00      	nop
 800e318:	20000034 	.word	0x20000034

0800e31c <free>:
 800e31c:	4b02      	ldr	r3, [pc, #8]	; (800e328 <free+0xc>)
 800e31e:	4601      	mov	r1, r0
 800e320:	6818      	ldr	r0, [r3, #0]
 800e322:	f000 b819 	b.w	800e358 <_free_r>
 800e326:	bf00      	nop
 800e328:	20000034 	.word	0x20000034

0800e32c <memcpy>:
 800e32c:	440a      	add	r2, r1
 800e32e:	4291      	cmp	r1, r2
 800e330:	f100 33ff 	add.w	r3, r0, #4294967295
 800e334:	d100      	bne.n	800e338 <memcpy+0xc>
 800e336:	4770      	bx	lr
 800e338:	b510      	push	{r4, lr}
 800e33a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e33e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e342:	4291      	cmp	r1, r2
 800e344:	d1f9      	bne.n	800e33a <memcpy+0xe>
 800e346:	bd10      	pop	{r4, pc}

0800e348 <memset>:
 800e348:	4402      	add	r2, r0
 800e34a:	4603      	mov	r3, r0
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d100      	bne.n	800e352 <memset+0xa>
 800e350:	4770      	bx	lr
 800e352:	f803 1b01 	strb.w	r1, [r3], #1
 800e356:	e7f9      	b.n	800e34c <memset+0x4>

0800e358 <_free_r>:
 800e358:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e35a:	2900      	cmp	r1, #0
 800e35c:	d044      	beq.n	800e3e8 <_free_r+0x90>
 800e35e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e362:	9001      	str	r0, [sp, #4]
 800e364:	2b00      	cmp	r3, #0
 800e366:	f1a1 0404 	sub.w	r4, r1, #4
 800e36a:	bfb8      	it	lt
 800e36c:	18e4      	addlt	r4, r4, r3
 800e36e:	f001 fd2b 	bl	800fdc8 <__malloc_lock>
 800e372:	4a1e      	ldr	r2, [pc, #120]	; (800e3ec <_free_r+0x94>)
 800e374:	9801      	ldr	r0, [sp, #4]
 800e376:	6813      	ldr	r3, [r2, #0]
 800e378:	b933      	cbnz	r3, 800e388 <_free_r+0x30>
 800e37a:	6063      	str	r3, [r4, #4]
 800e37c:	6014      	str	r4, [r2, #0]
 800e37e:	b003      	add	sp, #12
 800e380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e384:	f001 bd26 	b.w	800fdd4 <__malloc_unlock>
 800e388:	42a3      	cmp	r3, r4
 800e38a:	d908      	bls.n	800e39e <_free_r+0x46>
 800e38c:	6825      	ldr	r5, [r4, #0]
 800e38e:	1961      	adds	r1, r4, r5
 800e390:	428b      	cmp	r3, r1
 800e392:	bf01      	itttt	eq
 800e394:	6819      	ldreq	r1, [r3, #0]
 800e396:	685b      	ldreq	r3, [r3, #4]
 800e398:	1949      	addeq	r1, r1, r5
 800e39a:	6021      	streq	r1, [r4, #0]
 800e39c:	e7ed      	b.n	800e37a <_free_r+0x22>
 800e39e:	461a      	mov	r2, r3
 800e3a0:	685b      	ldr	r3, [r3, #4]
 800e3a2:	b10b      	cbz	r3, 800e3a8 <_free_r+0x50>
 800e3a4:	42a3      	cmp	r3, r4
 800e3a6:	d9fa      	bls.n	800e39e <_free_r+0x46>
 800e3a8:	6811      	ldr	r1, [r2, #0]
 800e3aa:	1855      	adds	r5, r2, r1
 800e3ac:	42a5      	cmp	r5, r4
 800e3ae:	d10b      	bne.n	800e3c8 <_free_r+0x70>
 800e3b0:	6824      	ldr	r4, [r4, #0]
 800e3b2:	4421      	add	r1, r4
 800e3b4:	1854      	adds	r4, r2, r1
 800e3b6:	42a3      	cmp	r3, r4
 800e3b8:	6011      	str	r1, [r2, #0]
 800e3ba:	d1e0      	bne.n	800e37e <_free_r+0x26>
 800e3bc:	681c      	ldr	r4, [r3, #0]
 800e3be:	685b      	ldr	r3, [r3, #4]
 800e3c0:	6053      	str	r3, [r2, #4]
 800e3c2:	4421      	add	r1, r4
 800e3c4:	6011      	str	r1, [r2, #0]
 800e3c6:	e7da      	b.n	800e37e <_free_r+0x26>
 800e3c8:	d902      	bls.n	800e3d0 <_free_r+0x78>
 800e3ca:	230c      	movs	r3, #12
 800e3cc:	6003      	str	r3, [r0, #0]
 800e3ce:	e7d6      	b.n	800e37e <_free_r+0x26>
 800e3d0:	6825      	ldr	r5, [r4, #0]
 800e3d2:	1961      	adds	r1, r4, r5
 800e3d4:	428b      	cmp	r3, r1
 800e3d6:	bf04      	itt	eq
 800e3d8:	6819      	ldreq	r1, [r3, #0]
 800e3da:	685b      	ldreq	r3, [r3, #4]
 800e3dc:	6063      	str	r3, [r4, #4]
 800e3de:	bf04      	itt	eq
 800e3e0:	1949      	addeq	r1, r1, r5
 800e3e2:	6021      	streq	r1, [r4, #0]
 800e3e4:	6054      	str	r4, [r2, #4]
 800e3e6:	e7ca      	b.n	800e37e <_free_r+0x26>
 800e3e8:	b003      	add	sp, #12
 800e3ea:	bd30      	pop	{r4, r5, pc}
 800e3ec:	20001670 	.word	0x20001670

0800e3f0 <sbrk_aligned>:
 800e3f0:	b570      	push	{r4, r5, r6, lr}
 800e3f2:	4e0e      	ldr	r6, [pc, #56]	; (800e42c <sbrk_aligned+0x3c>)
 800e3f4:	460c      	mov	r4, r1
 800e3f6:	6831      	ldr	r1, [r6, #0]
 800e3f8:	4605      	mov	r5, r0
 800e3fa:	b911      	cbnz	r1, 800e402 <sbrk_aligned+0x12>
 800e3fc:	f000 fd16 	bl	800ee2c <_sbrk_r>
 800e400:	6030      	str	r0, [r6, #0]
 800e402:	4621      	mov	r1, r4
 800e404:	4628      	mov	r0, r5
 800e406:	f000 fd11 	bl	800ee2c <_sbrk_r>
 800e40a:	1c43      	adds	r3, r0, #1
 800e40c:	d00a      	beq.n	800e424 <sbrk_aligned+0x34>
 800e40e:	1cc4      	adds	r4, r0, #3
 800e410:	f024 0403 	bic.w	r4, r4, #3
 800e414:	42a0      	cmp	r0, r4
 800e416:	d007      	beq.n	800e428 <sbrk_aligned+0x38>
 800e418:	1a21      	subs	r1, r4, r0
 800e41a:	4628      	mov	r0, r5
 800e41c:	f000 fd06 	bl	800ee2c <_sbrk_r>
 800e420:	3001      	adds	r0, #1
 800e422:	d101      	bne.n	800e428 <sbrk_aligned+0x38>
 800e424:	f04f 34ff 	mov.w	r4, #4294967295
 800e428:	4620      	mov	r0, r4
 800e42a:	bd70      	pop	{r4, r5, r6, pc}
 800e42c:	20001674 	.word	0x20001674

0800e430 <_malloc_r>:
 800e430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e434:	1ccd      	adds	r5, r1, #3
 800e436:	f025 0503 	bic.w	r5, r5, #3
 800e43a:	3508      	adds	r5, #8
 800e43c:	2d0c      	cmp	r5, #12
 800e43e:	bf38      	it	cc
 800e440:	250c      	movcc	r5, #12
 800e442:	2d00      	cmp	r5, #0
 800e444:	4607      	mov	r7, r0
 800e446:	db01      	blt.n	800e44c <_malloc_r+0x1c>
 800e448:	42a9      	cmp	r1, r5
 800e44a:	d905      	bls.n	800e458 <_malloc_r+0x28>
 800e44c:	230c      	movs	r3, #12
 800e44e:	603b      	str	r3, [r7, #0]
 800e450:	2600      	movs	r6, #0
 800e452:	4630      	mov	r0, r6
 800e454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e458:	4e2e      	ldr	r6, [pc, #184]	; (800e514 <_malloc_r+0xe4>)
 800e45a:	f001 fcb5 	bl	800fdc8 <__malloc_lock>
 800e45e:	6833      	ldr	r3, [r6, #0]
 800e460:	461c      	mov	r4, r3
 800e462:	bb34      	cbnz	r4, 800e4b2 <_malloc_r+0x82>
 800e464:	4629      	mov	r1, r5
 800e466:	4638      	mov	r0, r7
 800e468:	f7ff ffc2 	bl	800e3f0 <sbrk_aligned>
 800e46c:	1c43      	adds	r3, r0, #1
 800e46e:	4604      	mov	r4, r0
 800e470:	d14d      	bne.n	800e50e <_malloc_r+0xde>
 800e472:	6834      	ldr	r4, [r6, #0]
 800e474:	4626      	mov	r6, r4
 800e476:	2e00      	cmp	r6, #0
 800e478:	d140      	bne.n	800e4fc <_malloc_r+0xcc>
 800e47a:	6823      	ldr	r3, [r4, #0]
 800e47c:	4631      	mov	r1, r6
 800e47e:	4638      	mov	r0, r7
 800e480:	eb04 0803 	add.w	r8, r4, r3
 800e484:	f000 fcd2 	bl	800ee2c <_sbrk_r>
 800e488:	4580      	cmp	r8, r0
 800e48a:	d13a      	bne.n	800e502 <_malloc_r+0xd2>
 800e48c:	6821      	ldr	r1, [r4, #0]
 800e48e:	3503      	adds	r5, #3
 800e490:	1a6d      	subs	r5, r5, r1
 800e492:	f025 0503 	bic.w	r5, r5, #3
 800e496:	3508      	adds	r5, #8
 800e498:	2d0c      	cmp	r5, #12
 800e49a:	bf38      	it	cc
 800e49c:	250c      	movcc	r5, #12
 800e49e:	4629      	mov	r1, r5
 800e4a0:	4638      	mov	r0, r7
 800e4a2:	f7ff ffa5 	bl	800e3f0 <sbrk_aligned>
 800e4a6:	3001      	adds	r0, #1
 800e4a8:	d02b      	beq.n	800e502 <_malloc_r+0xd2>
 800e4aa:	6823      	ldr	r3, [r4, #0]
 800e4ac:	442b      	add	r3, r5
 800e4ae:	6023      	str	r3, [r4, #0]
 800e4b0:	e00e      	b.n	800e4d0 <_malloc_r+0xa0>
 800e4b2:	6822      	ldr	r2, [r4, #0]
 800e4b4:	1b52      	subs	r2, r2, r5
 800e4b6:	d41e      	bmi.n	800e4f6 <_malloc_r+0xc6>
 800e4b8:	2a0b      	cmp	r2, #11
 800e4ba:	d916      	bls.n	800e4ea <_malloc_r+0xba>
 800e4bc:	1961      	adds	r1, r4, r5
 800e4be:	42a3      	cmp	r3, r4
 800e4c0:	6025      	str	r5, [r4, #0]
 800e4c2:	bf18      	it	ne
 800e4c4:	6059      	strne	r1, [r3, #4]
 800e4c6:	6863      	ldr	r3, [r4, #4]
 800e4c8:	bf08      	it	eq
 800e4ca:	6031      	streq	r1, [r6, #0]
 800e4cc:	5162      	str	r2, [r4, r5]
 800e4ce:	604b      	str	r3, [r1, #4]
 800e4d0:	4638      	mov	r0, r7
 800e4d2:	f104 060b 	add.w	r6, r4, #11
 800e4d6:	f001 fc7d 	bl	800fdd4 <__malloc_unlock>
 800e4da:	f026 0607 	bic.w	r6, r6, #7
 800e4de:	1d23      	adds	r3, r4, #4
 800e4e0:	1af2      	subs	r2, r6, r3
 800e4e2:	d0b6      	beq.n	800e452 <_malloc_r+0x22>
 800e4e4:	1b9b      	subs	r3, r3, r6
 800e4e6:	50a3      	str	r3, [r4, r2]
 800e4e8:	e7b3      	b.n	800e452 <_malloc_r+0x22>
 800e4ea:	6862      	ldr	r2, [r4, #4]
 800e4ec:	42a3      	cmp	r3, r4
 800e4ee:	bf0c      	ite	eq
 800e4f0:	6032      	streq	r2, [r6, #0]
 800e4f2:	605a      	strne	r2, [r3, #4]
 800e4f4:	e7ec      	b.n	800e4d0 <_malloc_r+0xa0>
 800e4f6:	4623      	mov	r3, r4
 800e4f8:	6864      	ldr	r4, [r4, #4]
 800e4fa:	e7b2      	b.n	800e462 <_malloc_r+0x32>
 800e4fc:	4634      	mov	r4, r6
 800e4fe:	6876      	ldr	r6, [r6, #4]
 800e500:	e7b9      	b.n	800e476 <_malloc_r+0x46>
 800e502:	230c      	movs	r3, #12
 800e504:	603b      	str	r3, [r7, #0]
 800e506:	4638      	mov	r0, r7
 800e508:	f001 fc64 	bl	800fdd4 <__malloc_unlock>
 800e50c:	e7a1      	b.n	800e452 <_malloc_r+0x22>
 800e50e:	6025      	str	r5, [r4, #0]
 800e510:	e7de      	b.n	800e4d0 <_malloc_r+0xa0>
 800e512:	bf00      	nop
 800e514:	20001670 	.word	0x20001670

0800e518 <__cvt>:
 800e518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e51c:	ec55 4b10 	vmov	r4, r5, d0
 800e520:	2d00      	cmp	r5, #0
 800e522:	460e      	mov	r6, r1
 800e524:	4619      	mov	r1, r3
 800e526:	462b      	mov	r3, r5
 800e528:	bfbb      	ittet	lt
 800e52a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e52e:	461d      	movlt	r5, r3
 800e530:	2300      	movge	r3, #0
 800e532:	232d      	movlt	r3, #45	; 0x2d
 800e534:	700b      	strb	r3, [r1, #0]
 800e536:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e538:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e53c:	4691      	mov	r9, r2
 800e53e:	f023 0820 	bic.w	r8, r3, #32
 800e542:	bfbc      	itt	lt
 800e544:	4622      	movlt	r2, r4
 800e546:	4614      	movlt	r4, r2
 800e548:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e54c:	d005      	beq.n	800e55a <__cvt+0x42>
 800e54e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e552:	d100      	bne.n	800e556 <__cvt+0x3e>
 800e554:	3601      	adds	r6, #1
 800e556:	2102      	movs	r1, #2
 800e558:	e000      	b.n	800e55c <__cvt+0x44>
 800e55a:	2103      	movs	r1, #3
 800e55c:	ab03      	add	r3, sp, #12
 800e55e:	9301      	str	r3, [sp, #4]
 800e560:	ab02      	add	r3, sp, #8
 800e562:	9300      	str	r3, [sp, #0]
 800e564:	ec45 4b10 	vmov	d0, r4, r5
 800e568:	4653      	mov	r3, sl
 800e56a:	4632      	mov	r2, r6
 800e56c:	f000 fd40 	bl	800eff0 <_dtoa_r>
 800e570:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e574:	4607      	mov	r7, r0
 800e576:	d102      	bne.n	800e57e <__cvt+0x66>
 800e578:	f019 0f01 	tst.w	r9, #1
 800e57c:	d022      	beq.n	800e5c4 <__cvt+0xac>
 800e57e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e582:	eb07 0906 	add.w	r9, r7, r6
 800e586:	d110      	bne.n	800e5aa <__cvt+0x92>
 800e588:	783b      	ldrb	r3, [r7, #0]
 800e58a:	2b30      	cmp	r3, #48	; 0x30
 800e58c:	d10a      	bne.n	800e5a4 <__cvt+0x8c>
 800e58e:	2200      	movs	r2, #0
 800e590:	2300      	movs	r3, #0
 800e592:	4620      	mov	r0, r4
 800e594:	4629      	mov	r1, r5
 800e596:	f7f2 fa9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800e59a:	b918      	cbnz	r0, 800e5a4 <__cvt+0x8c>
 800e59c:	f1c6 0601 	rsb	r6, r6, #1
 800e5a0:	f8ca 6000 	str.w	r6, [sl]
 800e5a4:	f8da 3000 	ldr.w	r3, [sl]
 800e5a8:	4499      	add	r9, r3
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	4629      	mov	r1, r5
 800e5b2:	f7f2 fa91 	bl	8000ad8 <__aeabi_dcmpeq>
 800e5b6:	b108      	cbz	r0, 800e5bc <__cvt+0xa4>
 800e5b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e5bc:	2230      	movs	r2, #48	; 0x30
 800e5be:	9b03      	ldr	r3, [sp, #12]
 800e5c0:	454b      	cmp	r3, r9
 800e5c2:	d307      	bcc.n	800e5d4 <__cvt+0xbc>
 800e5c4:	9b03      	ldr	r3, [sp, #12]
 800e5c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e5c8:	1bdb      	subs	r3, r3, r7
 800e5ca:	4638      	mov	r0, r7
 800e5cc:	6013      	str	r3, [r2, #0]
 800e5ce:	b004      	add	sp, #16
 800e5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5d4:	1c59      	adds	r1, r3, #1
 800e5d6:	9103      	str	r1, [sp, #12]
 800e5d8:	701a      	strb	r2, [r3, #0]
 800e5da:	e7f0      	b.n	800e5be <__cvt+0xa6>

0800e5dc <__exponent>:
 800e5dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5de:	4603      	mov	r3, r0
 800e5e0:	2900      	cmp	r1, #0
 800e5e2:	bfb8      	it	lt
 800e5e4:	4249      	neglt	r1, r1
 800e5e6:	f803 2b02 	strb.w	r2, [r3], #2
 800e5ea:	bfb4      	ite	lt
 800e5ec:	222d      	movlt	r2, #45	; 0x2d
 800e5ee:	222b      	movge	r2, #43	; 0x2b
 800e5f0:	2909      	cmp	r1, #9
 800e5f2:	7042      	strb	r2, [r0, #1]
 800e5f4:	dd2a      	ble.n	800e64c <__exponent+0x70>
 800e5f6:	f10d 0407 	add.w	r4, sp, #7
 800e5fa:	46a4      	mov	ip, r4
 800e5fc:	270a      	movs	r7, #10
 800e5fe:	46a6      	mov	lr, r4
 800e600:	460a      	mov	r2, r1
 800e602:	fb91 f6f7 	sdiv	r6, r1, r7
 800e606:	fb07 1516 	mls	r5, r7, r6, r1
 800e60a:	3530      	adds	r5, #48	; 0x30
 800e60c:	2a63      	cmp	r2, #99	; 0x63
 800e60e:	f104 34ff 	add.w	r4, r4, #4294967295
 800e612:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e616:	4631      	mov	r1, r6
 800e618:	dcf1      	bgt.n	800e5fe <__exponent+0x22>
 800e61a:	3130      	adds	r1, #48	; 0x30
 800e61c:	f1ae 0502 	sub.w	r5, lr, #2
 800e620:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e624:	1c44      	adds	r4, r0, #1
 800e626:	4629      	mov	r1, r5
 800e628:	4561      	cmp	r1, ip
 800e62a:	d30a      	bcc.n	800e642 <__exponent+0x66>
 800e62c:	f10d 0209 	add.w	r2, sp, #9
 800e630:	eba2 020e 	sub.w	r2, r2, lr
 800e634:	4565      	cmp	r5, ip
 800e636:	bf88      	it	hi
 800e638:	2200      	movhi	r2, #0
 800e63a:	4413      	add	r3, r2
 800e63c:	1a18      	subs	r0, r3, r0
 800e63e:	b003      	add	sp, #12
 800e640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e642:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e646:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e64a:	e7ed      	b.n	800e628 <__exponent+0x4c>
 800e64c:	2330      	movs	r3, #48	; 0x30
 800e64e:	3130      	adds	r1, #48	; 0x30
 800e650:	7083      	strb	r3, [r0, #2]
 800e652:	70c1      	strb	r1, [r0, #3]
 800e654:	1d03      	adds	r3, r0, #4
 800e656:	e7f1      	b.n	800e63c <__exponent+0x60>

0800e658 <_printf_float>:
 800e658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e65c:	ed2d 8b02 	vpush	{d8}
 800e660:	b08d      	sub	sp, #52	; 0x34
 800e662:	460c      	mov	r4, r1
 800e664:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e668:	4616      	mov	r6, r2
 800e66a:	461f      	mov	r7, r3
 800e66c:	4605      	mov	r5, r0
 800e66e:	f001 fba3 	bl	800fdb8 <_localeconv_r>
 800e672:	f8d0 a000 	ldr.w	sl, [r0]
 800e676:	4650      	mov	r0, sl
 800e678:	f7f1 fdb2 	bl	80001e0 <strlen>
 800e67c:	2300      	movs	r3, #0
 800e67e:	930a      	str	r3, [sp, #40]	; 0x28
 800e680:	6823      	ldr	r3, [r4, #0]
 800e682:	9305      	str	r3, [sp, #20]
 800e684:	f8d8 3000 	ldr.w	r3, [r8]
 800e688:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e68c:	3307      	adds	r3, #7
 800e68e:	f023 0307 	bic.w	r3, r3, #7
 800e692:	f103 0208 	add.w	r2, r3, #8
 800e696:	f8c8 2000 	str.w	r2, [r8]
 800e69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e69e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e6a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e6a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e6aa:	9307      	str	r3, [sp, #28]
 800e6ac:	f8cd 8018 	str.w	r8, [sp, #24]
 800e6b0:	ee08 0a10 	vmov	s16, r0
 800e6b4:	4b9f      	ldr	r3, [pc, #636]	; (800e934 <_printf_float+0x2dc>)
 800e6b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e6be:	f7f2 fa3d 	bl	8000b3c <__aeabi_dcmpun>
 800e6c2:	bb88      	cbnz	r0, 800e728 <_printf_float+0xd0>
 800e6c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6c8:	4b9a      	ldr	r3, [pc, #616]	; (800e934 <_printf_float+0x2dc>)
 800e6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800e6ce:	f7f2 fa17 	bl	8000b00 <__aeabi_dcmple>
 800e6d2:	bb48      	cbnz	r0, 800e728 <_printf_float+0xd0>
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	4640      	mov	r0, r8
 800e6da:	4649      	mov	r1, r9
 800e6dc:	f7f2 fa06 	bl	8000aec <__aeabi_dcmplt>
 800e6e0:	b110      	cbz	r0, 800e6e8 <_printf_float+0x90>
 800e6e2:	232d      	movs	r3, #45	; 0x2d
 800e6e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e6e8:	4b93      	ldr	r3, [pc, #588]	; (800e938 <_printf_float+0x2e0>)
 800e6ea:	4894      	ldr	r0, [pc, #592]	; (800e93c <_printf_float+0x2e4>)
 800e6ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e6f0:	bf94      	ite	ls
 800e6f2:	4698      	movls	r8, r3
 800e6f4:	4680      	movhi	r8, r0
 800e6f6:	2303      	movs	r3, #3
 800e6f8:	6123      	str	r3, [r4, #16]
 800e6fa:	9b05      	ldr	r3, [sp, #20]
 800e6fc:	f023 0204 	bic.w	r2, r3, #4
 800e700:	6022      	str	r2, [r4, #0]
 800e702:	f04f 0900 	mov.w	r9, #0
 800e706:	9700      	str	r7, [sp, #0]
 800e708:	4633      	mov	r3, r6
 800e70a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e70c:	4621      	mov	r1, r4
 800e70e:	4628      	mov	r0, r5
 800e710:	f000 f9d8 	bl	800eac4 <_printf_common>
 800e714:	3001      	adds	r0, #1
 800e716:	f040 8090 	bne.w	800e83a <_printf_float+0x1e2>
 800e71a:	f04f 30ff 	mov.w	r0, #4294967295
 800e71e:	b00d      	add	sp, #52	; 0x34
 800e720:	ecbd 8b02 	vpop	{d8}
 800e724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e728:	4642      	mov	r2, r8
 800e72a:	464b      	mov	r3, r9
 800e72c:	4640      	mov	r0, r8
 800e72e:	4649      	mov	r1, r9
 800e730:	f7f2 fa04 	bl	8000b3c <__aeabi_dcmpun>
 800e734:	b140      	cbz	r0, 800e748 <_printf_float+0xf0>
 800e736:	464b      	mov	r3, r9
 800e738:	2b00      	cmp	r3, #0
 800e73a:	bfbc      	itt	lt
 800e73c:	232d      	movlt	r3, #45	; 0x2d
 800e73e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e742:	487f      	ldr	r0, [pc, #508]	; (800e940 <_printf_float+0x2e8>)
 800e744:	4b7f      	ldr	r3, [pc, #508]	; (800e944 <_printf_float+0x2ec>)
 800e746:	e7d1      	b.n	800e6ec <_printf_float+0x94>
 800e748:	6863      	ldr	r3, [r4, #4]
 800e74a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e74e:	9206      	str	r2, [sp, #24]
 800e750:	1c5a      	adds	r2, r3, #1
 800e752:	d13f      	bne.n	800e7d4 <_printf_float+0x17c>
 800e754:	2306      	movs	r3, #6
 800e756:	6063      	str	r3, [r4, #4]
 800e758:	9b05      	ldr	r3, [sp, #20]
 800e75a:	6861      	ldr	r1, [r4, #4]
 800e75c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e760:	2300      	movs	r3, #0
 800e762:	9303      	str	r3, [sp, #12]
 800e764:	ab0a      	add	r3, sp, #40	; 0x28
 800e766:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e76a:	ab09      	add	r3, sp, #36	; 0x24
 800e76c:	ec49 8b10 	vmov	d0, r8, r9
 800e770:	9300      	str	r3, [sp, #0]
 800e772:	6022      	str	r2, [r4, #0]
 800e774:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e778:	4628      	mov	r0, r5
 800e77a:	f7ff fecd 	bl	800e518 <__cvt>
 800e77e:	9b06      	ldr	r3, [sp, #24]
 800e780:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e782:	2b47      	cmp	r3, #71	; 0x47
 800e784:	4680      	mov	r8, r0
 800e786:	d108      	bne.n	800e79a <_printf_float+0x142>
 800e788:	1cc8      	adds	r0, r1, #3
 800e78a:	db02      	blt.n	800e792 <_printf_float+0x13a>
 800e78c:	6863      	ldr	r3, [r4, #4]
 800e78e:	4299      	cmp	r1, r3
 800e790:	dd41      	ble.n	800e816 <_printf_float+0x1be>
 800e792:	f1ab 0b02 	sub.w	fp, fp, #2
 800e796:	fa5f fb8b 	uxtb.w	fp, fp
 800e79a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e79e:	d820      	bhi.n	800e7e2 <_printf_float+0x18a>
 800e7a0:	3901      	subs	r1, #1
 800e7a2:	465a      	mov	r2, fp
 800e7a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e7a8:	9109      	str	r1, [sp, #36]	; 0x24
 800e7aa:	f7ff ff17 	bl	800e5dc <__exponent>
 800e7ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e7b0:	1813      	adds	r3, r2, r0
 800e7b2:	2a01      	cmp	r2, #1
 800e7b4:	4681      	mov	r9, r0
 800e7b6:	6123      	str	r3, [r4, #16]
 800e7b8:	dc02      	bgt.n	800e7c0 <_printf_float+0x168>
 800e7ba:	6822      	ldr	r2, [r4, #0]
 800e7bc:	07d2      	lsls	r2, r2, #31
 800e7be:	d501      	bpl.n	800e7c4 <_printf_float+0x16c>
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	6123      	str	r3, [r4, #16]
 800e7c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d09c      	beq.n	800e706 <_printf_float+0xae>
 800e7cc:	232d      	movs	r3, #45	; 0x2d
 800e7ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e7d2:	e798      	b.n	800e706 <_printf_float+0xae>
 800e7d4:	9a06      	ldr	r2, [sp, #24]
 800e7d6:	2a47      	cmp	r2, #71	; 0x47
 800e7d8:	d1be      	bne.n	800e758 <_printf_float+0x100>
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d1bc      	bne.n	800e758 <_printf_float+0x100>
 800e7de:	2301      	movs	r3, #1
 800e7e0:	e7b9      	b.n	800e756 <_printf_float+0xfe>
 800e7e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e7e6:	d118      	bne.n	800e81a <_printf_float+0x1c2>
 800e7e8:	2900      	cmp	r1, #0
 800e7ea:	6863      	ldr	r3, [r4, #4]
 800e7ec:	dd0b      	ble.n	800e806 <_printf_float+0x1ae>
 800e7ee:	6121      	str	r1, [r4, #16]
 800e7f0:	b913      	cbnz	r3, 800e7f8 <_printf_float+0x1a0>
 800e7f2:	6822      	ldr	r2, [r4, #0]
 800e7f4:	07d0      	lsls	r0, r2, #31
 800e7f6:	d502      	bpl.n	800e7fe <_printf_float+0x1a6>
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	440b      	add	r3, r1
 800e7fc:	6123      	str	r3, [r4, #16]
 800e7fe:	65a1      	str	r1, [r4, #88]	; 0x58
 800e800:	f04f 0900 	mov.w	r9, #0
 800e804:	e7de      	b.n	800e7c4 <_printf_float+0x16c>
 800e806:	b913      	cbnz	r3, 800e80e <_printf_float+0x1b6>
 800e808:	6822      	ldr	r2, [r4, #0]
 800e80a:	07d2      	lsls	r2, r2, #31
 800e80c:	d501      	bpl.n	800e812 <_printf_float+0x1ba>
 800e80e:	3302      	adds	r3, #2
 800e810:	e7f4      	b.n	800e7fc <_printf_float+0x1a4>
 800e812:	2301      	movs	r3, #1
 800e814:	e7f2      	b.n	800e7fc <_printf_float+0x1a4>
 800e816:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e81a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e81c:	4299      	cmp	r1, r3
 800e81e:	db05      	blt.n	800e82c <_printf_float+0x1d4>
 800e820:	6823      	ldr	r3, [r4, #0]
 800e822:	6121      	str	r1, [r4, #16]
 800e824:	07d8      	lsls	r0, r3, #31
 800e826:	d5ea      	bpl.n	800e7fe <_printf_float+0x1a6>
 800e828:	1c4b      	adds	r3, r1, #1
 800e82a:	e7e7      	b.n	800e7fc <_printf_float+0x1a4>
 800e82c:	2900      	cmp	r1, #0
 800e82e:	bfd4      	ite	le
 800e830:	f1c1 0202 	rsble	r2, r1, #2
 800e834:	2201      	movgt	r2, #1
 800e836:	4413      	add	r3, r2
 800e838:	e7e0      	b.n	800e7fc <_printf_float+0x1a4>
 800e83a:	6823      	ldr	r3, [r4, #0]
 800e83c:	055a      	lsls	r2, r3, #21
 800e83e:	d407      	bmi.n	800e850 <_printf_float+0x1f8>
 800e840:	6923      	ldr	r3, [r4, #16]
 800e842:	4642      	mov	r2, r8
 800e844:	4631      	mov	r1, r6
 800e846:	4628      	mov	r0, r5
 800e848:	47b8      	blx	r7
 800e84a:	3001      	adds	r0, #1
 800e84c:	d12c      	bne.n	800e8a8 <_printf_float+0x250>
 800e84e:	e764      	b.n	800e71a <_printf_float+0xc2>
 800e850:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e854:	f240 80e0 	bls.w	800ea18 <_printf_float+0x3c0>
 800e858:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e85c:	2200      	movs	r2, #0
 800e85e:	2300      	movs	r3, #0
 800e860:	f7f2 f93a 	bl	8000ad8 <__aeabi_dcmpeq>
 800e864:	2800      	cmp	r0, #0
 800e866:	d034      	beq.n	800e8d2 <_printf_float+0x27a>
 800e868:	4a37      	ldr	r2, [pc, #220]	; (800e948 <_printf_float+0x2f0>)
 800e86a:	2301      	movs	r3, #1
 800e86c:	4631      	mov	r1, r6
 800e86e:	4628      	mov	r0, r5
 800e870:	47b8      	blx	r7
 800e872:	3001      	adds	r0, #1
 800e874:	f43f af51 	beq.w	800e71a <_printf_float+0xc2>
 800e878:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e87c:	429a      	cmp	r2, r3
 800e87e:	db02      	blt.n	800e886 <_printf_float+0x22e>
 800e880:	6823      	ldr	r3, [r4, #0]
 800e882:	07d8      	lsls	r0, r3, #31
 800e884:	d510      	bpl.n	800e8a8 <_printf_float+0x250>
 800e886:	ee18 3a10 	vmov	r3, s16
 800e88a:	4652      	mov	r2, sl
 800e88c:	4631      	mov	r1, r6
 800e88e:	4628      	mov	r0, r5
 800e890:	47b8      	blx	r7
 800e892:	3001      	adds	r0, #1
 800e894:	f43f af41 	beq.w	800e71a <_printf_float+0xc2>
 800e898:	f04f 0800 	mov.w	r8, #0
 800e89c:	f104 091a 	add.w	r9, r4, #26
 800e8a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8a2:	3b01      	subs	r3, #1
 800e8a4:	4543      	cmp	r3, r8
 800e8a6:	dc09      	bgt.n	800e8bc <_printf_float+0x264>
 800e8a8:	6823      	ldr	r3, [r4, #0]
 800e8aa:	079b      	lsls	r3, r3, #30
 800e8ac:	f100 8105 	bmi.w	800eaba <_printf_float+0x462>
 800e8b0:	68e0      	ldr	r0, [r4, #12]
 800e8b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8b4:	4298      	cmp	r0, r3
 800e8b6:	bfb8      	it	lt
 800e8b8:	4618      	movlt	r0, r3
 800e8ba:	e730      	b.n	800e71e <_printf_float+0xc6>
 800e8bc:	2301      	movs	r3, #1
 800e8be:	464a      	mov	r2, r9
 800e8c0:	4631      	mov	r1, r6
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	47b8      	blx	r7
 800e8c6:	3001      	adds	r0, #1
 800e8c8:	f43f af27 	beq.w	800e71a <_printf_float+0xc2>
 800e8cc:	f108 0801 	add.w	r8, r8, #1
 800e8d0:	e7e6      	b.n	800e8a0 <_printf_float+0x248>
 800e8d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	dc39      	bgt.n	800e94c <_printf_float+0x2f4>
 800e8d8:	4a1b      	ldr	r2, [pc, #108]	; (800e948 <_printf_float+0x2f0>)
 800e8da:	2301      	movs	r3, #1
 800e8dc:	4631      	mov	r1, r6
 800e8de:	4628      	mov	r0, r5
 800e8e0:	47b8      	blx	r7
 800e8e2:	3001      	adds	r0, #1
 800e8e4:	f43f af19 	beq.w	800e71a <_printf_float+0xc2>
 800e8e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e8ec:	4313      	orrs	r3, r2
 800e8ee:	d102      	bne.n	800e8f6 <_printf_float+0x29e>
 800e8f0:	6823      	ldr	r3, [r4, #0]
 800e8f2:	07d9      	lsls	r1, r3, #31
 800e8f4:	d5d8      	bpl.n	800e8a8 <_printf_float+0x250>
 800e8f6:	ee18 3a10 	vmov	r3, s16
 800e8fa:	4652      	mov	r2, sl
 800e8fc:	4631      	mov	r1, r6
 800e8fe:	4628      	mov	r0, r5
 800e900:	47b8      	blx	r7
 800e902:	3001      	adds	r0, #1
 800e904:	f43f af09 	beq.w	800e71a <_printf_float+0xc2>
 800e908:	f04f 0900 	mov.w	r9, #0
 800e90c:	f104 0a1a 	add.w	sl, r4, #26
 800e910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e912:	425b      	negs	r3, r3
 800e914:	454b      	cmp	r3, r9
 800e916:	dc01      	bgt.n	800e91c <_printf_float+0x2c4>
 800e918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e91a:	e792      	b.n	800e842 <_printf_float+0x1ea>
 800e91c:	2301      	movs	r3, #1
 800e91e:	4652      	mov	r2, sl
 800e920:	4631      	mov	r1, r6
 800e922:	4628      	mov	r0, r5
 800e924:	47b8      	blx	r7
 800e926:	3001      	adds	r0, #1
 800e928:	f43f aef7 	beq.w	800e71a <_printf_float+0xc2>
 800e92c:	f109 0901 	add.w	r9, r9, #1
 800e930:	e7ee      	b.n	800e910 <_printf_float+0x2b8>
 800e932:	bf00      	nop
 800e934:	7fefffff 	.word	0x7fefffff
 800e938:	08011068 	.word	0x08011068
 800e93c:	0801106c 	.word	0x0801106c
 800e940:	08011074 	.word	0x08011074
 800e944:	08011070 	.word	0x08011070
 800e948:	08011078 	.word	0x08011078
 800e94c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e94e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e950:	429a      	cmp	r2, r3
 800e952:	bfa8      	it	ge
 800e954:	461a      	movge	r2, r3
 800e956:	2a00      	cmp	r2, #0
 800e958:	4691      	mov	r9, r2
 800e95a:	dc37      	bgt.n	800e9cc <_printf_float+0x374>
 800e95c:	f04f 0b00 	mov.w	fp, #0
 800e960:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e964:	f104 021a 	add.w	r2, r4, #26
 800e968:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e96a:	9305      	str	r3, [sp, #20]
 800e96c:	eba3 0309 	sub.w	r3, r3, r9
 800e970:	455b      	cmp	r3, fp
 800e972:	dc33      	bgt.n	800e9dc <_printf_float+0x384>
 800e974:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e978:	429a      	cmp	r2, r3
 800e97a:	db3b      	blt.n	800e9f4 <_printf_float+0x39c>
 800e97c:	6823      	ldr	r3, [r4, #0]
 800e97e:	07da      	lsls	r2, r3, #31
 800e980:	d438      	bmi.n	800e9f4 <_printf_float+0x39c>
 800e982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e984:	9a05      	ldr	r2, [sp, #20]
 800e986:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e988:	1a9a      	subs	r2, r3, r2
 800e98a:	eba3 0901 	sub.w	r9, r3, r1
 800e98e:	4591      	cmp	r9, r2
 800e990:	bfa8      	it	ge
 800e992:	4691      	movge	r9, r2
 800e994:	f1b9 0f00 	cmp.w	r9, #0
 800e998:	dc35      	bgt.n	800ea06 <_printf_float+0x3ae>
 800e99a:	f04f 0800 	mov.w	r8, #0
 800e99e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9a2:	f104 0a1a 	add.w	sl, r4, #26
 800e9a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e9aa:	1a9b      	subs	r3, r3, r2
 800e9ac:	eba3 0309 	sub.w	r3, r3, r9
 800e9b0:	4543      	cmp	r3, r8
 800e9b2:	f77f af79 	ble.w	800e8a8 <_printf_float+0x250>
 800e9b6:	2301      	movs	r3, #1
 800e9b8:	4652      	mov	r2, sl
 800e9ba:	4631      	mov	r1, r6
 800e9bc:	4628      	mov	r0, r5
 800e9be:	47b8      	blx	r7
 800e9c0:	3001      	adds	r0, #1
 800e9c2:	f43f aeaa 	beq.w	800e71a <_printf_float+0xc2>
 800e9c6:	f108 0801 	add.w	r8, r8, #1
 800e9ca:	e7ec      	b.n	800e9a6 <_printf_float+0x34e>
 800e9cc:	4613      	mov	r3, r2
 800e9ce:	4631      	mov	r1, r6
 800e9d0:	4642      	mov	r2, r8
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	47b8      	blx	r7
 800e9d6:	3001      	adds	r0, #1
 800e9d8:	d1c0      	bne.n	800e95c <_printf_float+0x304>
 800e9da:	e69e      	b.n	800e71a <_printf_float+0xc2>
 800e9dc:	2301      	movs	r3, #1
 800e9de:	4631      	mov	r1, r6
 800e9e0:	4628      	mov	r0, r5
 800e9e2:	9205      	str	r2, [sp, #20]
 800e9e4:	47b8      	blx	r7
 800e9e6:	3001      	adds	r0, #1
 800e9e8:	f43f ae97 	beq.w	800e71a <_printf_float+0xc2>
 800e9ec:	9a05      	ldr	r2, [sp, #20]
 800e9ee:	f10b 0b01 	add.w	fp, fp, #1
 800e9f2:	e7b9      	b.n	800e968 <_printf_float+0x310>
 800e9f4:	ee18 3a10 	vmov	r3, s16
 800e9f8:	4652      	mov	r2, sl
 800e9fa:	4631      	mov	r1, r6
 800e9fc:	4628      	mov	r0, r5
 800e9fe:	47b8      	blx	r7
 800ea00:	3001      	adds	r0, #1
 800ea02:	d1be      	bne.n	800e982 <_printf_float+0x32a>
 800ea04:	e689      	b.n	800e71a <_printf_float+0xc2>
 800ea06:	9a05      	ldr	r2, [sp, #20]
 800ea08:	464b      	mov	r3, r9
 800ea0a:	4442      	add	r2, r8
 800ea0c:	4631      	mov	r1, r6
 800ea0e:	4628      	mov	r0, r5
 800ea10:	47b8      	blx	r7
 800ea12:	3001      	adds	r0, #1
 800ea14:	d1c1      	bne.n	800e99a <_printf_float+0x342>
 800ea16:	e680      	b.n	800e71a <_printf_float+0xc2>
 800ea18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea1a:	2a01      	cmp	r2, #1
 800ea1c:	dc01      	bgt.n	800ea22 <_printf_float+0x3ca>
 800ea1e:	07db      	lsls	r3, r3, #31
 800ea20:	d538      	bpl.n	800ea94 <_printf_float+0x43c>
 800ea22:	2301      	movs	r3, #1
 800ea24:	4642      	mov	r2, r8
 800ea26:	4631      	mov	r1, r6
 800ea28:	4628      	mov	r0, r5
 800ea2a:	47b8      	blx	r7
 800ea2c:	3001      	adds	r0, #1
 800ea2e:	f43f ae74 	beq.w	800e71a <_printf_float+0xc2>
 800ea32:	ee18 3a10 	vmov	r3, s16
 800ea36:	4652      	mov	r2, sl
 800ea38:	4631      	mov	r1, r6
 800ea3a:	4628      	mov	r0, r5
 800ea3c:	47b8      	blx	r7
 800ea3e:	3001      	adds	r0, #1
 800ea40:	f43f ae6b 	beq.w	800e71a <_printf_float+0xc2>
 800ea44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ea48:	2200      	movs	r2, #0
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	f7f2 f844 	bl	8000ad8 <__aeabi_dcmpeq>
 800ea50:	b9d8      	cbnz	r0, 800ea8a <_printf_float+0x432>
 800ea52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea54:	f108 0201 	add.w	r2, r8, #1
 800ea58:	3b01      	subs	r3, #1
 800ea5a:	4631      	mov	r1, r6
 800ea5c:	4628      	mov	r0, r5
 800ea5e:	47b8      	blx	r7
 800ea60:	3001      	adds	r0, #1
 800ea62:	d10e      	bne.n	800ea82 <_printf_float+0x42a>
 800ea64:	e659      	b.n	800e71a <_printf_float+0xc2>
 800ea66:	2301      	movs	r3, #1
 800ea68:	4652      	mov	r2, sl
 800ea6a:	4631      	mov	r1, r6
 800ea6c:	4628      	mov	r0, r5
 800ea6e:	47b8      	blx	r7
 800ea70:	3001      	adds	r0, #1
 800ea72:	f43f ae52 	beq.w	800e71a <_printf_float+0xc2>
 800ea76:	f108 0801 	add.w	r8, r8, #1
 800ea7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea7c:	3b01      	subs	r3, #1
 800ea7e:	4543      	cmp	r3, r8
 800ea80:	dcf1      	bgt.n	800ea66 <_printf_float+0x40e>
 800ea82:	464b      	mov	r3, r9
 800ea84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ea88:	e6dc      	b.n	800e844 <_printf_float+0x1ec>
 800ea8a:	f04f 0800 	mov.w	r8, #0
 800ea8e:	f104 0a1a 	add.w	sl, r4, #26
 800ea92:	e7f2      	b.n	800ea7a <_printf_float+0x422>
 800ea94:	2301      	movs	r3, #1
 800ea96:	4642      	mov	r2, r8
 800ea98:	e7df      	b.n	800ea5a <_printf_float+0x402>
 800ea9a:	2301      	movs	r3, #1
 800ea9c:	464a      	mov	r2, r9
 800ea9e:	4631      	mov	r1, r6
 800eaa0:	4628      	mov	r0, r5
 800eaa2:	47b8      	blx	r7
 800eaa4:	3001      	adds	r0, #1
 800eaa6:	f43f ae38 	beq.w	800e71a <_printf_float+0xc2>
 800eaaa:	f108 0801 	add.w	r8, r8, #1
 800eaae:	68e3      	ldr	r3, [r4, #12]
 800eab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eab2:	1a5b      	subs	r3, r3, r1
 800eab4:	4543      	cmp	r3, r8
 800eab6:	dcf0      	bgt.n	800ea9a <_printf_float+0x442>
 800eab8:	e6fa      	b.n	800e8b0 <_printf_float+0x258>
 800eaba:	f04f 0800 	mov.w	r8, #0
 800eabe:	f104 0919 	add.w	r9, r4, #25
 800eac2:	e7f4      	b.n	800eaae <_printf_float+0x456>

0800eac4 <_printf_common>:
 800eac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eac8:	4616      	mov	r6, r2
 800eaca:	4699      	mov	r9, r3
 800eacc:	688a      	ldr	r2, [r1, #8]
 800eace:	690b      	ldr	r3, [r1, #16]
 800ead0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ead4:	4293      	cmp	r3, r2
 800ead6:	bfb8      	it	lt
 800ead8:	4613      	movlt	r3, r2
 800eada:	6033      	str	r3, [r6, #0]
 800eadc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eae0:	4607      	mov	r7, r0
 800eae2:	460c      	mov	r4, r1
 800eae4:	b10a      	cbz	r2, 800eaea <_printf_common+0x26>
 800eae6:	3301      	adds	r3, #1
 800eae8:	6033      	str	r3, [r6, #0]
 800eaea:	6823      	ldr	r3, [r4, #0]
 800eaec:	0699      	lsls	r1, r3, #26
 800eaee:	bf42      	ittt	mi
 800eaf0:	6833      	ldrmi	r3, [r6, #0]
 800eaf2:	3302      	addmi	r3, #2
 800eaf4:	6033      	strmi	r3, [r6, #0]
 800eaf6:	6825      	ldr	r5, [r4, #0]
 800eaf8:	f015 0506 	ands.w	r5, r5, #6
 800eafc:	d106      	bne.n	800eb0c <_printf_common+0x48>
 800eafe:	f104 0a19 	add.w	sl, r4, #25
 800eb02:	68e3      	ldr	r3, [r4, #12]
 800eb04:	6832      	ldr	r2, [r6, #0]
 800eb06:	1a9b      	subs	r3, r3, r2
 800eb08:	42ab      	cmp	r3, r5
 800eb0a:	dc26      	bgt.n	800eb5a <_printf_common+0x96>
 800eb0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb10:	1e13      	subs	r3, r2, #0
 800eb12:	6822      	ldr	r2, [r4, #0]
 800eb14:	bf18      	it	ne
 800eb16:	2301      	movne	r3, #1
 800eb18:	0692      	lsls	r2, r2, #26
 800eb1a:	d42b      	bmi.n	800eb74 <_printf_common+0xb0>
 800eb1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eb20:	4649      	mov	r1, r9
 800eb22:	4638      	mov	r0, r7
 800eb24:	47c0      	blx	r8
 800eb26:	3001      	adds	r0, #1
 800eb28:	d01e      	beq.n	800eb68 <_printf_common+0xa4>
 800eb2a:	6823      	ldr	r3, [r4, #0]
 800eb2c:	68e5      	ldr	r5, [r4, #12]
 800eb2e:	6832      	ldr	r2, [r6, #0]
 800eb30:	f003 0306 	and.w	r3, r3, #6
 800eb34:	2b04      	cmp	r3, #4
 800eb36:	bf08      	it	eq
 800eb38:	1aad      	subeq	r5, r5, r2
 800eb3a:	68a3      	ldr	r3, [r4, #8]
 800eb3c:	6922      	ldr	r2, [r4, #16]
 800eb3e:	bf0c      	ite	eq
 800eb40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb44:	2500      	movne	r5, #0
 800eb46:	4293      	cmp	r3, r2
 800eb48:	bfc4      	itt	gt
 800eb4a:	1a9b      	subgt	r3, r3, r2
 800eb4c:	18ed      	addgt	r5, r5, r3
 800eb4e:	2600      	movs	r6, #0
 800eb50:	341a      	adds	r4, #26
 800eb52:	42b5      	cmp	r5, r6
 800eb54:	d11a      	bne.n	800eb8c <_printf_common+0xc8>
 800eb56:	2000      	movs	r0, #0
 800eb58:	e008      	b.n	800eb6c <_printf_common+0xa8>
 800eb5a:	2301      	movs	r3, #1
 800eb5c:	4652      	mov	r2, sl
 800eb5e:	4649      	mov	r1, r9
 800eb60:	4638      	mov	r0, r7
 800eb62:	47c0      	blx	r8
 800eb64:	3001      	adds	r0, #1
 800eb66:	d103      	bne.n	800eb70 <_printf_common+0xac>
 800eb68:	f04f 30ff 	mov.w	r0, #4294967295
 800eb6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb70:	3501      	adds	r5, #1
 800eb72:	e7c6      	b.n	800eb02 <_printf_common+0x3e>
 800eb74:	18e1      	adds	r1, r4, r3
 800eb76:	1c5a      	adds	r2, r3, #1
 800eb78:	2030      	movs	r0, #48	; 0x30
 800eb7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eb7e:	4422      	add	r2, r4
 800eb80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eb84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eb88:	3302      	adds	r3, #2
 800eb8a:	e7c7      	b.n	800eb1c <_printf_common+0x58>
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	4622      	mov	r2, r4
 800eb90:	4649      	mov	r1, r9
 800eb92:	4638      	mov	r0, r7
 800eb94:	47c0      	blx	r8
 800eb96:	3001      	adds	r0, #1
 800eb98:	d0e6      	beq.n	800eb68 <_printf_common+0xa4>
 800eb9a:	3601      	adds	r6, #1
 800eb9c:	e7d9      	b.n	800eb52 <_printf_common+0x8e>
	...

0800eba0 <_printf_i>:
 800eba0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eba4:	7e0f      	ldrb	r7, [r1, #24]
 800eba6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800eba8:	2f78      	cmp	r7, #120	; 0x78
 800ebaa:	4691      	mov	r9, r2
 800ebac:	4680      	mov	r8, r0
 800ebae:	460c      	mov	r4, r1
 800ebb0:	469a      	mov	sl, r3
 800ebb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ebb6:	d807      	bhi.n	800ebc8 <_printf_i+0x28>
 800ebb8:	2f62      	cmp	r7, #98	; 0x62
 800ebba:	d80a      	bhi.n	800ebd2 <_printf_i+0x32>
 800ebbc:	2f00      	cmp	r7, #0
 800ebbe:	f000 80d8 	beq.w	800ed72 <_printf_i+0x1d2>
 800ebc2:	2f58      	cmp	r7, #88	; 0x58
 800ebc4:	f000 80a3 	beq.w	800ed0e <_printf_i+0x16e>
 800ebc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ebcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ebd0:	e03a      	b.n	800ec48 <_printf_i+0xa8>
 800ebd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ebd6:	2b15      	cmp	r3, #21
 800ebd8:	d8f6      	bhi.n	800ebc8 <_printf_i+0x28>
 800ebda:	a101      	add	r1, pc, #4	; (adr r1, 800ebe0 <_printf_i+0x40>)
 800ebdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ebe0:	0800ec39 	.word	0x0800ec39
 800ebe4:	0800ec4d 	.word	0x0800ec4d
 800ebe8:	0800ebc9 	.word	0x0800ebc9
 800ebec:	0800ebc9 	.word	0x0800ebc9
 800ebf0:	0800ebc9 	.word	0x0800ebc9
 800ebf4:	0800ebc9 	.word	0x0800ebc9
 800ebf8:	0800ec4d 	.word	0x0800ec4d
 800ebfc:	0800ebc9 	.word	0x0800ebc9
 800ec00:	0800ebc9 	.word	0x0800ebc9
 800ec04:	0800ebc9 	.word	0x0800ebc9
 800ec08:	0800ebc9 	.word	0x0800ebc9
 800ec0c:	0800ed59 	.word	0x0800ed59
 800ec10:	0800ec7d 	.word	0x0800ec7d
 800ec14:	0800ed3b 	.word	0x0800ed3b
 800ec18:	0800ebc9 	.word	0x0800ebc9
 800ec1c:	0800ebc9 	.word	0x0800ebc9
 800ec20:	0800ed7b 	.word	0x0800ed7b
 800ec24:	0800ebc9 	.word	0x0800ebc9
 800ec28:	0800ec7d 	.word	0x0800ec7d
 800ec2c:	0800ebc9 	.word	0x0800ebc9
 800ec30:	0800ebc9 	.word	0x0800ebc9
 800ec34:	0800ed43 	.word	0x0800ed43
 800ec38:	682b      	ldr	r3, [r5, #0]
 800ec3a:	1d1a      	adds	r2, r3, #4
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	602a      	str	r2, [r5, #0]
 800ec40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ec48:	2301      	movs	r3, #1
 800ec4a:	e0a3      	b.n	800ed94 <_printf_i+0x1f4>
 800ec4c:	6820      	ldr	r0, [r4, #0]
 800ec4e:	6829      	ldr	r1, [r5, #0]
 800ec50:	0606      	lsls	r6, r0, #24
 800ec52:	f101 0304 	add.w	r3, r1, #4
 800ec56:	d50a      	bpl.n	800ec6e <_printf_i+0xce>
 800ec58:	680e      	ldr	r6, [r1, #0]
 800ec5a:	602b      	str	r3, [r5, #0]
 800ec5c:	2e00      	cmp	r6, #0
 800ec5e:	da03      	bge.n	800ec68 <_printf_i+0xc8>
 800ec60:	232d      	movs	r3, #45	; 0x2d
 800ec62:	4276      	negs	r6, r6
 800ec64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec68:	485e      	ldr	r0, [pc, #376]	; (800ede4 <_printf_i+0x244>)
 800ec6a:	230a      	movs	r3, #10
 800ec6c:	e019      	b.n	800eca2 <_printf_i+0x102>
 800ec6e:	680e      	ldr	r6, [r1, #0]
 800ec70:	602b      	str	r3, [r5, #0]
 800ec72:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ec76:	bf18      	it	ne
 800ec78:	b236      	sxthne	r6, r6
 800ec7a:	e7ef      	b.n	800ec5c <_printf_i+0xbc>
 800ec7c:	682b      	ldr	r3, [r5, #0]
 800ec7e:	6820      	ldr	r0, [r4, #0]
 800ec80:	1d19      	adds	r1, r3, #4
 800ec82:	6029      	str	r1, [r5, #0]
 800ec84:	0601      	lsls	r1, r0, #24
 800ec86:	d501      	bpl.n	800ec8c <_printf_i+0xec>
 800ec88:	681e      	ldr	r6, [r3, #0]
 800ec8a:	e002      	b.n	800ec92 <_printf_i+0xf2>
 800ec8c:	0646      	lsls	r6, r0, #25
 800ec8e:	d5fb      	bpl.n	800ec88 <_printf_i+0xe8>
 800ec90:	881e      	ldrh	r6, [r3, #0]
 800ec92:	4854      	ldr	r0, [pc, #336]	; (800ede4 <_printf_i+0x244>)
 800ec94:	2f6f      	cmp	r7, #111	; 0x6f
 800ec96:	bf0c      	ite	eq
 800ec98:	2308      	moveq	r3, #8
 800ec9a:	230a      	movne	r3, #10
 800ec9c:	2100      	movs	r1, #0
 800ec9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eca2:	6865      	ldr	r5, [r4, #4]
 800eca4:	60a5      	str	r5, [r4, #8]
 800eca6:	2d00      	cmp	r5, #0
 800eca8:	bfa2      	ittt	ge
 800ecaa:	6821      	ldrge	r1, [r4, #0]
 800ecac:	f021 0104 	bicge.w	r1, r1, #4
 800ecb0:	6021      	strge	r1, [r4, #0]
 800ecb2:	b90e      	cbnz	r6, 800ecb8 <_printf_i+0x118>
 800ecb4:	2d00      	cmp	r5, #0
 800ecb6:	d04d      	beq.n	800ed54 <_printf_i+0x1b4>
 800ecb8:	4615      	mov	r5, r2
 800ecba:	fbb6 f1f3 	udiv	r1, r6, r3
 800ecbe:	fb03 6711 	mls	r7, r3, r1, r6
 800ecc2:	5dc7      	ldrb	r7, [r0, r7]
 800ecc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ecc8:	4637      	mov	r7, r6
 800ecca:	42bb      	cmp	r3, r7
 800eccc:	460e      	mov	r6, r1
 800ecce:	d9f4      	bls.n	800ecba <_printf_i+0x11a>
 800ecd0:	2b08      	cmp	r3, #8
 800ecd2:	d10b      	bne.n	800ecec <_printf_i+0x14c>
 800ecd4:	6823      	ldr	r3, [r4, #0]
 800ecd6:	07de      	lsls	r6, r3, #31
 800ecd8:	d508      	bpl.n	800ecec <_printf_i+0x14c>
 800ecda:	6923      	ldr	r3, [r4, #16]
 800ecdc:	6861      	ldr	r1, [r4, #4]
 800ecde:	4299      	cmp	r1, r3
 800ece0:	bfde      	ittt	le
 800ece2:	2330      	movle	r3, #48	; 0x30
 800ece4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ece8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ecec:	1b52      	subs	r2, r2, r5
 800ecee:	6122      	str	r2, [r4, #16]
 800ecf0:	f8cd a000 	str.w	sl, [sp]
 800ecf4:	464b      	mov	r3, r9
 800ecf6:	aa03      	add	r2, sp, #12
 800ecf8:	4621      	mov	r1, r4
 800ecfa:	4640      	mov	r0, r8
 800ecfc:	f7ff fee2 	bl	800eac4 <_printf_common>
 800ed00:	3001      	adds	r0, #1
 800ed02:	d14c      	bne.n	800ed9e <_printf_i+0x1fe>
 800ed04:	f04f 30ff 	mov.w	r0, #4294967295
 800ed08:	b004      	add	sp, #16
 800ed0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed0e:	4835      	ldr	r0, [pc, #212]	; (800ede4 <_printf_i+0x244>)
 800ed10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ed14:	6829      	ldr	r1, [r5, #0]
 800ed16:	6823      	ldr	r3, [r4, #0]
 800ed18:	f851 6b04 	ldr.w	r6, [r1], #4
 800ed1c:	6029      	str	r1, [r5, #0]
 800ed1e:	061d      	lsls	r5, r3, #24
 800ed20:	d514      	bpl.n	800ed4c <_printf_i+0x1ac>
 800ed22:	07df      	lsls	r7, r3, #31
 800ed24:	bf44      	itt	mi
 800ed26:	f043 0320 	orrmi.w	r3, r3, #32
 800ed2a:	6023      	strmi	r3, [r4, #0]
 800ed2c:	b91e      	cbnz	r6, 800ed36 <_printf_i+0x196>
 800ed2e:	6823      	ldr	r3, [r4, #0]
 800ed30:	f023 0320 	bic.w	r3, r3, #32
 800ed34:	6023      	str	r3, [r4, #0]
 800ed36:	2310      	movs	r3, #16
 800ed38:	e7b0      	b.n	800ec9c <_printf_i+0xfc>
 800ed3a:	6823      	ldr	r3, [r4, #0]
 800ed3c:	f043 0320 	orr.w	r3, r3, #32
 800ed40:	6023      	str	r3, [r4, #0]
 800ed42:	2378      	movs	r3, #120	; 0x78
 800ed44:	4828      	ldr	r0, [pc, #160]	; (800ede8 <_printf_i+0x248>)
 800ed46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ed4a:	e7e3      	b.n	800ed14 <_printf_i+0x174>
 800ed4c:	0659      	lsls	r1, r3, #25
 800ed4e:	bf48      	it	mi
 800ed50:	b2b6      	uxthmi	r6, r6
 800ed52:	e7e6      	b.n	800ed22 <_printf_i+0x182>
 800ed54:	4615      	mov	r5, r2
 800ed56:	e7bb      	b.n	800ecd0 <_printf_i+0x130>
 800ed58:	682b      	ldr	r3, [r5, #0]
 800ed5a:	6826      	ldr	r6, [r4, #0]
 800ed5c:	6961      	ldr	r1, [r4, #20]
 800ed5e:	1d18      	adds	r0, r3, #4
 800ed60:	6028      	str	r0, [r5, #0]
 800ed62:	0635      	lsls	r5, r6, #24
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	d501      	bpl.n	800ed6c <_printf_i+0x1cc>
 800ed68:	6019      	str	r1, [r3, #0]
 800ed6a:	e002      	b.n	800ed72 <_printf_i+0x1d2>
 800ed6c:	0670      	lsls	r0, r6, #25
 800ed6e:	d5fb      	bpl.n	800ed68 <_printf_i+0x1c8>
 800ed70:	8019      	strh	r1, [r3, #0]
 800ed72:	2300      	movs	r3, #0
 800ed74:	6123      	str	r3, [r4, #16]
 800ed76:	4615      	mov	r5, r2
 800ed78:	e7ba      	b.n	800ecf0 <_printf_i+0x150>
 800ed7a:	682b      	ldr	r3, [r5, #0]
 800ed7c:	1d1a      	adds	r2, r3, #4
 800ed7e:	602a      	str	r2, [r5, #0]
 800ed80:	681d      	ldr	r5, [r3, #0]
 800ed82:	6862      	ldr	r2, [r4, #4]
 800ed84:	2100      	movs	r1, #0
 800ed86:	4628      	mov	r0, r5
 800ed88:	f7f1 fa32 	bl	80001f0 <memchr>
 800ed8c:	b108      	cbz	r0, 800ed92 <_printf_i+0x1f2>
 800ed8e:	1b40      	subs	r0, r0, r5
 800ed90:	6060      	str	r0, [r4, #4]
 800ed92:	6863      	ldr	r3, [r4, #4]
 800ed94:	6123      	str	r3, [r4, #16]
 800ed96:	2300      	movs	r3, #0
 800ed98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed9c:	e7a8      	b.n	800ecf0 <_printf_i+0x150>
 800ed9e:	6923      	ldr	r3, [r4, #16]
 800eda0:	462a      	mov	r2, r5
 800eda2:	4649      	mov	r1, r9
 800eda4:	4640      	mov	r0, r8
 800eda6:	47d0      	blx	sl
 800eda8:	3001      	adds	r0, #1
 800edaa:	d0ab      	beq.n	800ed04 <_printf_i+0x164>
 800edac:	6823      	ldr	r3, [r4, #0]
 800edae:	079b      	lsls	r3, r3, #30
 800edb0:	d413      	bmi.n	800edda <_printf_i+0x23a>
 800edb2:	68e0      	ldr	r0, [r4, #12]
 800edb4:	9b03      	ldr	r3, [sp, #12]
 800edb6:	4298      	cmp	r0, r3
 800edb8:	bfb8      	it	lt
 800edba:	4618      	movlt	r0, r3
 800edbc:	e7a4      	b.n	800ed08 <_printf_i+0x168>
 800edbe:	2301      	movs	r3, #1
 800edc0:	4632      	mov	r2, r6
 800edc2:	4649      	mov	r1, r9
 800edc4:	4640      	mov	r0, r8
 800edc6:	47d0      	blx	sl
 800edc8:	3001      	adds	r0, #1
 800edca:	d09b      	beq.n	800ed04 <_printf_i+0x164>
 800edcc:	3501      	adds	r5, #1
 800edce:	68e3      	ldr	r3, [r4, #12]
 800edd0:	9903      	ldr	r1, [sp, #12]
 800edd2:	1a5b      	subs	r3, r3, r1
 800edd4:	42ab      	cmp	r3, r5
 800edd6:	dcf2      	bgt.n	800edbe <_printf_i+0x21e>
 800edd8:	e7eb      	b.n	800edb2 <_printf_i+0x212>
 800edda:	2500      	movs	r5, #0
 800eddc:	f104 0619 	add.w	r6, r4, #25
 800ede0:	e7f5      	b.n	800edce <_printf_i+0x22e>
 800ede2:	bf00      	nop
 800ede4:	0801107a 	.word	0x0801107a
 800ede8:	0801108b 	.word	0x0801108b

0800edec <iprintf>:
 800edec:	b40f      	push	{r0, r1, r2, r3}
 800edee:	4b0a      	ldr	r3, [pc, #40]	; (800ee18 <iprintf+0x2c>)
 800edf0:	b513      	push	{r0, r1, r4, lr}
 800edf2:	681c      	ldr	r4, [r3, #0]
 800edf4:	b124      	cbz	r4, 800ee00 <iprintf+0x14>
 800edf6:	69a3      	ldr	r3, [r4, #24]
 800edf8:	b913      	cbnz	r3, 800ee00 <iprintf+0x14>
 800edfa:	4620      	mov	r0, r4
 800edfc:	f000 ff3e 	bl	800fc7c <__sinit>
 800ee00:	ab05      	add	r3, sp, #20
 800ee02:	9a04      	ldr	r2, [sp, #16]
 800ee04:	68a1      	ldr	r1, [r4, #8]
 800ee06:	9301      	str	r3, [sp, #4]
 800ee08:	4620      	mov	r0, r4
 800ee0a:	f001 fbdb 	bl	80105c4 <_vfiprintf_r>
 800ee0e:	b002      	add	sp, #8
 800ee10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee14:	b004      	add	sp, #16
 800ee16:	4770      	bx	lr
 800ee18:	20000034 	.word	0x20000034

0800ee1c <realloc>:
 800ee1c:	4b02      	ldr	r3, [pc, #8]	; (800ee28 <realloc+0xc>)
 800ee1e:	460a      	mov	r2, r1
 800ee20:	4601      	mov	r1, r0
 800ee22:	6818      	ldr	r0, [r3, #0]
 800ee24:	f001 bb76 	b.w	8010514 <_realloc_r>
 800ee28:	20000034 	.word	0x20000034

0800ee2c <_sbrk_r>:
 800ee2c:	b538      	push	{r3, r4, r5, lr}
 800ee2e:	4d06      	ldr	r5, [pc, #24]	; (800ee48 <_sbrk_r+0x1c>)
 800ee30:	2300      	movs	r3, #0
 800ee32:	4604      	mov	r4, r0
 800ee34:	4608      	mov	r0, r1
 800ee36:	602b      	str	r3, [r5, #0]
 800ee38:	f7f5 fd0c 	bl	8004854 <_sbrk>
 800ee3c:	1c43      	adds	r3, r0, #1
 800ee3e:	d102      	bne.n	800ee46 <_sbrk_r+0x1a>
 800ee40:	682b      	ldr	r3, [r5, #0]
 800ee42:	b103      	cbz	r3, 800ee46 <_sbrk_r+0x1a>
 800ee44:	6023      	str	r3, [r4, #0]
 800ee46:	bd38      	pop	{r3, r4, r5, pc}
 800ee48:	2000167c 	.word	0x2000167c

0800ee4c <_raise_r>:
 800ee4c:	291f      	cmp	r1, #31
 800ee4e:	b538      	push	{r3, r4, r5, lr}
 800ee50:	4604      	mov	r4, r0
 800ee52:	460d      	mov	r5, r1
 800ee54:	d904      	bls.n	800ee60 <_raise_r+0x14>
 800ee56:	2316      	movs	r3, #22
 800ee58:	6003      	str	r3, [r0, #0]
 800ee5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ee5e:	bd38      	pop	{r3, r4, r5, pc}
 800ee60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ee62:	b112      	cbz	r2, 800ee6a <_raise_r+0x1e>
 800ee64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ee68:	b94b      	cbnz	r3, 800ee7e <_raise_r+0x32>
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f000 f830 	bl	800eed0 <_getpid_r>
 800ee70:	462a      	mov	r2, r5
 800ee72:	4601      	mov	r1, r0
 800ee74:	4620      	mov	r0, r4
 800ee76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee7a:	f000 b817 	b.w	800eeac <_kill_r>
 800ee7e:	2b01      	cmp	r3, #1
 800ee80:	d00a      	beq.n	800ee98 <_raise_r+0x4c>
 800ee82:	1c59      	adds	r1, r3, #1
 800ee84:	d103      	bne.n	800ee8e <_raise_r+0x42>
 800ee86:	2316      	movs	r3, #22
 800ee88:	6003      	str	r3, [r0, #0]
 800ee8a:	2001      	movs	r0, #1
 800ee8c:	e7e7      	b.n	800ee5e <_raise_r+0x12>
 800ee8e:	2400      	movs	r4, #0
 800ee90:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ee94:	4628      	mov	r0, r5
 800ee96:	4798      	blx	r3
 800ee98:	2000      	movs	r0, #0
 800ee9a:	e7e0      	b.n	800ee5e <_raise_r+0x12>

0800ee9c <raise>:
 800ee9c:	4b02      	ldr	r3, [pc, #8]	; (800eea8 <raise+0xc>)
 800ee9e:	4601      	mov	r1, r0
 800eea0:	6818      	ldr	r0, [r3, #0]
 800eea2:	f7ff bfd3 	b.w	800ee4c <_raise_r>
 800eea6:	bf00      	nop
 800eea8:	20000034 	.word	0x20000034

0800eeac <_kill_r>:
 800eeac:	b538      	push	{r3, r4, r5, lr}
 800eeae:	4d07      	ldr	r5, [pc, #28]	; (800eecc <_kill_r+0x20>)
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	4604      	mov	r4, r0
 800eeb4:	4608      	mov	r0, r1
 800eeb6:	4611      	mov	r1, r2
 800eeb8:	602b      	str	r3, [r5, #0]
 800eeba:	f7f5 fc43 	bl	8004744 <_kill>
 800eebe:	1c43      	adds	r3, r0, #1
 800eec0:	d102      	bne.n	800eec8 <_kill_r+0x1c>
 800eec2:	682b      	ldr	r3, [r5, #0]
 800eec4:	b103      	cbz	r3, 800eec8 <_kill_r+0x1c>
 800eec6:	6023      	str	r3, [r4, #0]
 800eec8:	bd38      	pop	{r3, r4, r5, pc}
 800eeca:	bf00      	nop
 800eecc:	2000167c 	.word	0x2000167c

0800eed0 <_getpid_r>:
 800eed0:	f7f5 bc30 	b.w	8004734 <_getpid>

0800eed4 <quorem>:
 800eed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eed8:	6903      	ldr	r3, [r0, #16]
 800eeda:	690c      	ldr	r4, [r1, #16]
 800eedc:	42a3      	cmp	r3, r4
 800eede:	4607      	mov	r7, r0
 800eee0:	f2c0 8081 	blt.w	800efe6 <quorem+0x112>
 800eee4:	3c01      	subs	r4, #1
 800eee6:	f101 0814 	add.w	r8, r1, #20
 800eeea:	f100 0514 	add.w	r5, r0, #20
 800eeee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eef2:	9301      	str	r3, [sp, #4]
 800eef4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eef8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eefc:	3301      	adds	r3, #1
 800eefe:	429a      	cmp	r2, r3
 800ef00:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ef04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ef08:	fbb2 f6f3 	udiv	r6, r2, r3
 800ef0c:	d331      	bcc.n	800ef72 <quorem+0x9e>
 800ef0e:	f04f 0e00 	mov.w	lr, #0
 800ef12:	4640      	mov	r0, r8
 800ef14:	46ac      	mov	ip, r5
 800ef16:	46f2      	mov	sl, lr
 800ef18:	f850 2b04 	ldr.w	r2, [r0], #4
 800ef1c:	b293      	uxth	r3, r2
 800ef1e:	fb06 e303 	mla	r3, r6, r3, lr
 800ef22:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ef26:	b29b      	uxth	r3, r3
 800ef28:	ebaa 0303 	sub.w	r3, sl, r3
 800ef2c:	f8dc a000 	ldr.w	sl, [ip]
 800ef30:	0c12      	lsrs	r2, r2, #16
 800ef32:	fa13 f38a 	uxtah	r3, r3, sl
 800ef36:	fb06 e202 	mla	r2, r6, r2, lr
 800ef3a:	9300      	str	r3, [sp, #0]
 800ef3c:	9b00      	ldr	r3, [sp, #0]
 800ef3e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ef42:	b292      	uxth	r2, r2
 800ef44:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ef48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef4c:	f8bd 3000 	ldrh.w	r3, [sp]
 800ef50:	4581      	cmp	r9, r0
 800ef52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef56:	f84c 3b04 	str.w	r3, [ip], #4
 800ef5a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ef5e:	d2db      	bcs.n	800ef18 <quorem+0x44>
 800ef60:	f855 300b 	ldr.w	r3, [r5, fp]
 800ef64:	b92b      	cbnz	r3, 800ef72 <quorem+0x9e>
 800ef66:	9b01      	ldr	r3, [sp, #4]
 800ef68:	3b04      	subs	r3, #4
 800ef6a:	429d      	cmp	r5, r3
 800ef6c:	461a      	mov	r2, r3
 800ef6e:	d32e      	bcc.n	800efce <quorem+0xfa>
 800ef70:	613c      	str	r4, [r7, #16]
 800ef72:	4638      	mov	r0, r7
 800ef74:	f001 f9b6 	bl	80102e4 <__mcmp>
 800ef78:	2800      	cmp	r0, #0
 800ef7a:	db24      	blt.n	800efc6 <quorem+0xf2>
 800ef7c:	3601      	adds	r6, #1
 800ef7e:	4628      	mov	r0, r5
 800ef80:	f04f 0c00 	mov.w	ip, #0
 800ef84:	f858 2b04 	ldr.w	r2, [r8], #4
 800ef88:	f8d0 e000 	ldr.w	lr, [r0]
 800ef8c:	b293      	uxth	r3, r2
 800ef8e:	ebac 0303 	sub.w	r3, ip, r3
 800ef92:	0c12      	lsrs	r2, r2, #16
 800ef94:	fa13 f38e 	uxtah	r3, r3, lr
 800ef98:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ef9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800efa0:	b29b      	uxth	r3, r3
 800efa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800efa6:	45c1      	cmp	r9, r8
 800efa8:	f840 3b04 	str.w	r3, [r0], #4
 800efac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800efb0:	d2e8      	bcs.n	800ef84 <quorem+0xb0>
 800efb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800efb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800efba:	b922      	cbnz	r2, 800efc6 <quorem+0xf2>
 800efbc:	3b04      	subs	r3, #4
 800efbe:	429d      	cmp	r5, r3
 800efc0:	461a      	mov	r2, r3
 800efc2:	d30a      	bcc.n	800efda <quorem+0x106>
 800efc4:	613c      	str	r4, [r7, #16]
 800efc6:	4630      	mov	r0, r6
 800efc8:	b003      	add	sp, #12
 800efca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efce:	6812      	ldr	r2, [r2, #0]
 800efd0:	3b04      	subs	r3, #4
 800efd2:	2a00      	cmp	r2, #0
 800efd4:	d1cc      	bne.n	800ef70 <quorem+0x9c>
 800efd6:	3c01      	subs	r4, #1
 800efd8:	e7c7      	b.n	800ef6a <quorem+0x96>
 800efda:	6812      	ldr	r2, [r2, #0]
 800efdc:	3b04      	subs	r3, #4
 800efde:	2a00      	cmp	r2, #0
 800efe0:	d1f0      	bne.n	800efc4 <quorem+0xf0>
 800efe2:	3c01      	subs	r4, #1
 800efe4:	e7eb      	b.n	800efbe <quorem+0xea>
 800efe6:	2000      	movs	r0, #0
 800efe8:	e7ee      	b.n	800efc8 <quorem+0xf4>
 800efea:	0000      	movs	r0, r0
 800efec:	0000      	movs	r0, r0
	...

0800eff0 <_dtoa_r>:
 800eff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eff4:	ed2d 8b04 	vpush	{d8-d9}
 800eff8:	ec57 6b10 	vmov	r6, r7, d0
 800effc:	b093      	sub	sp, #76	; 0x4c
 800effe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f000:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f004:	9106      	str	r1, [sp, #24]
 800f006:	ee10 aa10 	vmov	sl, s0
 800f00a:	4604      	mov	r4, r0
 800f00c:	9209      	str	r2, [sp, #36]	; 0x24
 800f00e:	930c      	str	r3, [sp, #48]	; 0x30
 800f010:	46bb      	mov	fp, r7
 800f012:	b975      	cbnz	r5, 800f032 <_dtoa_r+0x42>
 800f014:	2010      	movs	r0, #16
 800f016:	f7ff f979 	bl	800e30c <malloc>
 800f01a:	4602      	mov	r2, r0
 800f01c:	6260      	str	r0, [r4, #36]	; 0x24
 800f01e:	b920      	cbnz	r0, 800f02a <_dtoa_r+0x3a>
 800f020:	4ba7      	ldr	r3, [pc, #668]	; (800f2c0 <_dtoa_r+0x2d0>)
 800f022:	21ea      	movs	r1, #234	; 0xea
 800f024:	48a7      	ldr	r0, [pc, #668]	; (800f2c4 <_dtoa_r+0x2d4>)
 800f026:	f001 fd13 	bl	8010a50 <__assert_func>
 800f02a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f02e:	6005      	str	r5, [r0, #0]
 800f030:	60c5      	str	r5, [r0, #12]
 800f032:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f034:	6819      	ldr	r1, [r3, #0]
 800f036:	b151      	cbz	r1, 800f04e <_dtoa_r+0x5e>
 800f038:	685a      	ldr	r2, [r3, #4]
 800f03a:	604a      	str	r2, [r1, #4]
 800f03c:	2301      	movs	r3, #1
 800f03e:	4093      	lsls	r3, r2
 800f040:	608b      	str	r3, [r1, #8]
 800f042:	4620      	mov	r0, r4
 800f044:	f000 ff0c 	bl	800fe60 <_Bfree>
 800f048:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f04a:	2200      	movs	r2, #0
 800f04c:	601a      	str	r2, [r3, #0]
 800f04e:	1e3b      	subs	r3, r7, #0
 800f050:	bfaa      	itet	ge
 800f052:	2300      	movge	r3, #0
 800f054:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f058:	f8c8 3000 	strge.w	r3, [r8]
 800f05c:	4b9a      	ldr	r3, [pc, #616]	; (800f2c8 <_dtoa_r+0x2d8>)
 800f05e:	bfbc      	itt	lt
 800f060:	2201      	movlt	r2, #1
 800f062:	f8c8 2000 	strlt.w	r2, [r8]
 800f066:	ea33 030b 	bics.w	r3, r3, fp
 800f06a:	d11b      	bne.n	800f0a4 <_dtoa_r+0xb4>
 800f06c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f06e:	f242 730f 	movw	r3, #9999	; 0x270f
 800f072:	6013      	str	r3, [r2, #0]
 800f074:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f078:	4333      	orrs	r3, r6
 800f07a:	f000 8592 	beq.w	800fba2 <_dtoa_r+0xbb2>
 800f07e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f080:	b963      	cbnz	r3, 800f09c <_dtoa_r+0xac>
 800f082:	4b92      	ldr	r3, [pc, #584]	; (800f2cc <_dtoa_r+0x2dc>)
 800f084:	e022      	b.n	800f0cc <_dtoa_r+0xdc>
 800f086:	4b92      	ldr	r3, [pc, #584]	; (800f2d0 <_dtoa_r+0x2e0>)
 800f088:	9301      	str	r3, [sp, #4]
 800f08a:	3308      	adds	r3, #8
 800f08c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f08e:	6013      	str	r3, [r2, #0]
 800f090:	9801      	ldr	r0, [sp, #4]
 800f092:	b013      	add	sp, #76	; 0x4c
 800f094:	ecbd 8b04 	vpop	{d8-d9}
 800f098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f09c:	4b8b      	ldr	r3, [pc, #556]	; (800f2cc <_dtoa_r+0x2dc>)
 800f09e:	9301      	str	r3, [sp, #4]
 800f0a0:	3303      	adds	r3, #3
 800f0a2:	e7f3      	b.n	800f08c <_dtoa_r+0x9c>
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	4650      	mov	r0, sl
 800f0aa:	4659      	mov	r1, fp
 800f0ac:	f7f1 fd14 	bl	8000ad8 <__aeabi_dcmpeq>
 800f0b0:	ec4b ab19 	vmov	d9, sl, fp
 800f0b4:	4680      	mov	r8, r0
 800f0b6:	b158      	cbz	r0, 800f0d0 <_dtoa_r+0xe0>
 800f0b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	6013      	str	r3, [r2, #0]
 800f0be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	f000 856b 	beq.w	800fb9c <_dtoa_r+0xbac>
 800f0c6:	4883      	ldr	r0, [pc, #524]	; (800f2d4 <_dtoa_r+0x2e4>)
 800f0c8:	6018      	str	r0, [r3, #0]
 800f0ca:	1e43      	subs	r3, r0, #1
 800f0cc:	9301      	str	r3, [sp, #4]
 800f0ce:	e7df      	b.n	800f090 <_dtoa_r+0xa0>
 800f0d0:	ec4b ab10 	vmov	d0, sl, fp
 800f0d4:	aa10      	add	r2, sp, #64	; 0x40
 800f0d6:	a911      	add	r1, sp, #68	; 0x44
 800f0d8:	4620      	mov	r0, r4
 800f0da:	f001 f9a9 	bl	8010430 <__d2b>
 800f0de:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f0e2:	ee08 0a10 	vmov	s16, r0
 800f0e6:	2d00      	cmp	r5, #0
 800f0e8:	f000 8084 	beq.w	800f1f4 <_dtoa_r+0x204>
 800f0ec:	ee19 3a90 	vmov	r3, s19
 800f0f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f0f4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f0f8:	4656      	mov	r6, sl
 800f0fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f0fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f102:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f106:	4b74      	ldr	r3, [pc, #464]	; (800f2d8 <_dtoa_r+0x2e8>)
 800f108:	2200      	movs	r2, #0
 800f10a:	4630      	mov	r0, r6
 800f10c:	4639      	mov	r1, r7
 800f10e:	f7f1 f8c3 	bl	8000298 <__aeabi_dsub>
 800f112:	a365      	add	r3, pc, #404	; (adr r3, 800f2a8 <_dtoa_r+0x2b8>)
 800f114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f118:	f7f1 fa76 	bl	8000608 <__aeabi_dmul>
 800f11c:	a364      	add	r3, pc, #400	; (adr r3, 800f2b0 <_dtoa_r+0x2c0>)
 800f11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f122:	f7f1 f8bb 	bl	800029c <__adddf3>
 800f126:	4606      	mov	r6, r0
 800f128:	4628      	mov	r0, r5
 800f12a:	460f      	mov	r7, r1
 800f12c:	f7f1 fa02 	bl	8000534 <__aeabi_i2d>
 800f130:	a361      	add	r3, pc, #388	; (adr r3, 800f2b8 <_dtoa_r+0x2c8>)
 800f132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f136:	f7f1 fa67 	bl	8000608 <__aeabi_dmul>
 800f13a:	4602      	mov	r2, r0
 800f13c:	460b      	mov	r3, r1
 800f13e:	4630      	mov	r0, r6
 800f140:	4639      	mov	r1, r7
 800f142:	f7f1 f8ab 	bl	800029c <__adddf3>
 800f146:	4606      	mov	r6, r0
 800f148:	460f      	mov	r7, r1
 800f14a:	f7f1 fd0d 	bl	8000b68 <__aeabi_d2iz>
 800f14e:	2200      	movs	r2, #0
 800f150:	9000      	str	r0, [sp, #0]
 800f152:	2300      	movs	r3, #0
 800f154:	4630      	mov	r0, r6
 800f156:	4639      	mov	r1, r7
 800f158:	f7f1 fcc8 	bl	8000aec <__aeabi_dcmplt>
 800f15c:	b150      	cbz	r0, 800f174 <_dtoa_r+0x184>
 800f15e:	9800      	ldr	r0, [sp, #0]
 800f160:	f7f1 f9e8 	bl	8000534 <__aeabi_i2d>
 800f164:	4632      	mov	r2, r6
 800f166:	463b      	mov	r3, r7
 800f168:	f7f1 fcb6 	bl	8000ad8 <__aeabi_dcmpeq>
 800f16c:	b910      	cbnz	r0, 800f174 <_dtoa_r+0x184>
 800f16e:	9b00      	ldr	r3, [sp, #0]
 800f170:	3b01      	subs	r3, #1
 800f172:	9300      	str	r3, [sp, #0]
 800f174:	9b00      	ldr	r3, [sp, #0]
 800f176:	2b16      	cmp	r3, #22
 800f178:	d85a      	bhi.n	800f230 <_dtoa_r+0x240>
 800f17a:	9a00      	ldr	r2, [sp, #0]
 800f17c:	4b57      	ldr	r3, [pc, #348]	; (800f2dc <_dtoa_r+0x2ec>)
 800f17e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f186:	ec51 0b19 	vmov	r0, r1, d9
 800f18a:	f7f1 fcaf 	bl	8000aec <__aeabi_dcmplt>
 800f18e:	2800      	cmp	r0, #0
 800f190:	d050      	beq.n	800f234 <_dtoa_r+0x244>
 800f192:	9b00      	ldr	r3, [sp, #0]
 800f194:	3b01      	subs	r3, #1
 800f196:	9300      	str	r3, [sp, #0]
 800f198:	2300      	movs	r3, #0
 800f19a:	930b      	str	r3, [sp, #44]	; 0x2c
 800f19c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f19e:	1b5d      	subs	r5, r3, r5
 800f1a0:	1e6b      	subs	r3, r5, #1
 800f1a2:	9305      	str	r3, [sp, #20]
 800f1a4:	bf45      	ittet	mi
 800f1a6:	f1c5 0301 	rsbmi	r3, r5, #1
 800f1aa:	9304      	strmi	r3, [sp, #16]
 800f1ac:	2300      	movpl	r3, #0
 800f1ae:	2300      	movmi	r3, #0
 800f1b0:	bf4c      	ite	mi
 800f1b2:	9305      	strmi	r3, [sp, #20]
 800f1b4:	9304      	strpl	r3, [sp, #16]
 800f1b6:	9b00      	ldr	r3, [sp, #0]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	db3d      	blt.n	800f238 <_dtoa_r+0x248>
 800f1bc:	9b05      	ldr	r3, [sp, #20]
 800f1be:	9a00      	ldr	r2, [sp, #0]
 800f1c0:	920a      	str	r2, [sp, #40]	; 0x28
 800f1c2:	4413      	add	r3, r2
 800f1c4:	9305      	str	r3, [sp, #20]
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	9307      	str	r3, [sp, #28]
 800f1ca:	9b06      	ldr	r3, [sp, #24]
 800f1cc:	2b09      	cmp	r3, #9
 800f1ce:	f200 8089 	bhi.w	800f2e4 <_dtoa_r+0x2f4>
 800f1d2:	2b05      	cmp	r3, #5
 800f1d4:	bfc4      	itt	gt
 800f1d6:	3b04      	subgt	r3, #4
 800f1d8:	9306      	strgt	r3, [sp, #24]
 800f1da:	9b06      	ldr	r3, [sp, #24]
 800f1dc:	f1a3 0302 	sub.w	r3, r3, #2
 800f1e0:	bfcc      	ite	gt
 800f1e2:	2500      	movgt	r5, #0
 800f1e4:	2501      	movle	r5, #1
 800f1e6:	2b03      	cmp	r3, #3
 800f1e8:	f200 8087 	bhi.w	800f2fa <_dtoa_r+0x30a>
 800f1ec:	e8df f003 	tbb	[pc, r3]
 800f1f0:	59383a2d 	.word	0x59383a2d
 800f1f4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f1f8:	441d      	add	r5, r3
 800f1fa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f1fe:	2b20      	cmp	r3, #32
 800f200:	bfc1      	itttt	gt
 800f202:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f206:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f20a:	fa0b f303 	lslgt.w	r3, fp, r3
 800f20e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f212:	bfda      	itte	le
 800f214:	f1c3 0320 	rsble	r3, r3, #32
 800f218:	fa06 f003 	lslle.w	r0, r6, r3
 800f21c:	4318      	orrgt	r0, r3
 800f21e:	f7f1 f979 	bl	8000514 <__aeabi_ui2d>
 800f222:	2301      	movs	r3, #1
 800f224:	4606      	mov	r6, r0
 800f226:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f22a:	3d01      	subs	r5, #1
 800f22c:	930e      	str	r3, [sp, #56]	; 0x38
 800f22e:	e76a      	b.n	800f106 <_dtoa_r+0x116>
 800f230:	2301      	movs	r3, #1
 800f232:	e7b2      	b.n	800f19a <_dtoa_r+0x1aa>
 800f234:	900b      	str	r0, [sp, #44]	; 0x2c
 800f236:	e7b1      	b.n	800f19c <_dtoa_r+0x1ac>
 800f238:	9b04      	ldr	r3, [sp, #16]
 800f23a:	9a00      	ldr	r2, [sp, #0]
 800f23c:	1a9b      	subs	r3, r3, r2
 800f23e:	9304      	str	r3, [sp, #16]
 800f240:	4253      	negs	r3, r2
 800f242:	9307      	str	r3, [sp, #28]
 800f244:	2300      	movs	r3, #0
 800f246:	930a      	str	r3, [sp, #40]	; 0x28
 800f248:	e7bf      	b.n	800f1ca <_dtoa_r+0x1da>
 800f24a:	2300      	movs	r3, #0
 800f24c:	9308      	str	r3, [sp, #32]
 800f24e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f250:	2b00      	cmp	r3, #0
 800f252:	dc55      	bgt.n	800f300 <_dtoa_r+0x310>
 800f254:	2301      	movs	r3, #1
 800f256:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f25a:	461a      	mov	r2, r3
 800f25c:	9209      	str	r2, [sp, #36]	; 0x24
 800f25e:	e00c      	b.n	800f27a <_dtoa_r+0x28a>
 800f260:	2301      	movs	r3, #1
 800f262:	e7f3      	b.n	800f24c <_dtoa_r+0x25c>
 800f264:	2300      	movs	r3, #0
 800f266:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f268:	9308      	str	r3, [sp, #32]
 800f26a:	9b00      	ldr	r3, [sp, #0]
 800f26c:	4413      	add	r3, r2
 800f26e:	9302      	str	r3, [sp, #8]
 800f270:	3301      	adds	r3, #1
 800f272:	2b01      	cmp	r3, #1
 800f274:	9303      	str	r3, [sp, #12]
 800f276:	bfb8      	it	lt
 800f278:	2301      	movlt	r3, #1
 800f27a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f27c:	2200      	movs	r2, #0
 800f27e:	6042      	str	r2, [r0, #4]
 800f280:	2204      	movs	r2, #4
 800f282:	f102 0614 	add.w	r6, r2, #20
 800f286:	429e      	cmp	r6, r3
 800f288:	6841      	ldr	r1, [r0, #4]
 800f28a:	d93d      	bls.n	800f308 <_dtoa_r+0x318>
 800f28c:	4620      	mov	r0, r4
 800f28e:	f000 fda7 	bl	800fde0 <_Balloc>
 800f292:	9001      	str	r0, [sp, #4]
 800f294:	2800      	cmp	r0, #0
 800f296:	d13b      	bne.n	800f310 <_dtoa_r+0x320>
 800f298:	4b11      	ldr	r3, [pc, #68]	; (800f2e0 <_dtoa_r+0x2f0>)
 800f29a:	4602      	mov	r2, r0
 800f29c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f2a0:	e6c0      	b.n	800f024 <_dtoa_r+0x34>
 800f2a2:	2301      	movs	r3, #1
 800f2a4:	e7df      	b.n	800f266 <_dtoa_r+0x276>
 800f2a6:	bf00      	nop
 800f2a8:	636f4361 	.word	0x636f4361
 800f2ac:	3fd287a7 	.word	0x3fd287a7
 800f2b0:	8b60c8b3 	.word	0x8b60c8b3
 800f2b4:	3fc68a28 	.word	0x3fc68a28
 800f2b8:	509f79fb 	.word	0x509f79fb
 800f2bc:	3fd34413 	.word	0x3fd34413
 800f2c0:	080110a9 	.word	0x080110a9
 800f2c4:	080110c0 	.word	0x080110c0
 800f2c8:	7ff00000 	.word	0x7ff00000
 800f2cc:	080110a5 	.word	0x080110a5
 800f2d0:	0801109c 	.word	0x0801109c
 800f2d4:	08011079 	.word	0x08011079
 800f2d8:	3ff80000 	.word	0x3ff80000
 800f2dc:	08011210 	.word	0x08011210
 800f2e0:	0801111b 	.word	0x0801111b
 800f2e4:	2501      	movs	r5, #1
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	9306      	str	r3, [sp, #24]
 800f2ea:	9508      	str	r5, [sp, #32]
 800f2ec:	f04f 33ff 	mov.w	r3, #4294967295
 800f2f0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	2312      	movs	r3, #18
 800f2f8:	e7b0      	b.n	800f25c <_dtoa_r+0x26c>
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	9308      	str	r3, [sp, #32]
 800f2fe:	e7f5      	b.n	800f2ec <_dtoa_r+0x2fc>
 800f300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f302:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f306:	e7b8      	b.n	800f27a <_dtoa_r+0x28a>
 800f308:	3101      	adds	r1, #1
 800f30a:	6041      	str	r1, [r0, #4]
 800f30c:	0052      	lsls	r2, r2, #1
 800f30e:	e7b8      	b.n	800f282 <_dtoa_r+0x292>
 800f310:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f312:	9a01      	ldr	r2, [sp, #4]
 800f314:	601a      	str	r2, [r3, #0]
 800f316:	9b03      	ldr	r3, [sp, #12]
 800f318:	2b0e      	cmp	r3, #14
 800f31a:	f200 809d 	bhi.w	800f458 <_dtoa_r+0x468>
 800f31e:	2d00      	cmp	r5, #0
 800f320:	f000 809a 	beq.w	800f458 <_dtoa_r+0x468>
 800f324:	9b00      	ldr	r3, [sp, #0]
 800f326:	2b00      	cmp	r3, #0
 800f328:	dd32      	ble.n	800f390 <_dtoa_r+0x3a0>
 800f32a:	4ab7      	ldr	r2, [pc, #732]	; (800f608 <_dtoa_r+0x618>)
 800f32c:	f003 030f 	and.w	r3, r3, #15
 800f330:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f334:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f338:	9b00      	ldr	r3, [sp, #0]
 800f33a:	05d8      	lsls	r0, r3, #23
 800f33c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f340:	d516      	bpl.n	800f370 <_dtoa_r+0x380>
 800f342:	4bb2      	ldr	r3, [pc, #712]	; (800f60c <_dtoa_r+0x61c>)
 800f344:	ec51 0b19 	vmov	r0, r1, d9
 800f348:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f34c:	f7f1 fa86 	bl	800085c <__aeabi_ddiv>
 800f350:	f007 070f 	and.w	r7, r7, #15
 800f354:	4682      	mov	sl, r0
 800f356:	468b      	mov	fp, r1
 800f358:	2503      	movs	r5, #3
 800f35a:	4eac      	ldr	r6, [pc, #688]	; (800f60c <_dtoa_r+0x61c>)
 800f35c:	b957      	cbnz	r7, 800f374 <_dtoa_r+0x384>
 800f35e:	4642      	mov	r2, r8
 800f360:	464b      	mov	r3, r9
 800f362:	4650      	mov	r0, sl
 800f364:	4659      	mov	r1, fp
 800f366:	f7f1 fa79 	bl	800085c <__aeabi_ddiv>
 800f36a:	4682      	mov	sl, r0
 800f36c:	468b      	mov	fp, r1
 800f36e:	e028      	b.n	800f3c2 <_dtoa_r+0x3d2>
 800f370:	2502      	movs	r5, #2
 800f372:	e7f2      	b.n	800f35a <_dtoa_r+0x36a>
 800f374:	07f9      	lsls	r1, r7, #31
 800f376:	d508      	bpl.n	800f38a <_dtoa_r+0x39a>
 800f378:	4640      	mov	r0, r8
 800f37a:	4649      	mov	r1, r9
 800f37c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f380:	f7f1 f942 	bl	8000608 <__aeabi_dmul>
 800f384:	3501      	adds	r5, #1
 800f386:	4680      	mov	r8, r0
 800f388:	4689      	mov	r9, r1
 800f38a:	107f      	asrs	r7, r7, #1
 800f38c:	3608      	adds	r6, #8
 800f38e:	e7e5      	b.n	800f35c <_dtoa_r+0x36c>
 800f390:	f000 809b 	beq.w	800f4ca <_dtoa_r+0x4da>
 800f394:	9b00      	ldr	r3, [sp, #0]
 800f396:	4f9d      	ldr	r7, [pc, #628]	; (800f60c <_dtoa_r+0x61c>)
 800f398:	425e      	negs	r6, r3
 800f39a:	4b9b      	ldr	r3, [pc, #620]	; (800f608 <_dtoa_r+0x618>)
 800f39c:	f006 020f 	and.w	r2, r6, #15
 800f3a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a8:	ec51 0b19 	vmov	r0, r1, d9
 800f3ac:	f7f1 f92c 	bl	8000608 <__aeabi_dmul>
 800f3b0:	1136      	asrs	r6, r6, #4
 800f3b2:	4682      	mov	sl, r0
 800f3b4:	468b      	mov	fp, r1
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	2502      	movs	r5, #2
 800f3ba:	2e00      	cmp	r6, #0
 800f3bc:	d17a      	bne.n	800f4b4 <_dtoa_r+0x4c4>
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d1d3      	bne.n	800f36a <_dtoa_r+0x37a>
 800f3c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	f000 8082 	beq.w	800f4ce <_dtoa_r+0x4de>
 800f3ca:	4b91      	ldr	r3, [pc, #580]	; (800f610 <_dtoa_r+0x620>)
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	4650      	mov	r0, sl
 800f3d0:	4659      	mov	r1, fp
 800f3d2:	f7f1 fb8b 	bl	8000aec <__aeabi_dcmplt>
 800f3d6:	2800      	cmp	r0, #0
 800f3d8:	d079      	beq.n	800f4ce <_dtoa_r+0x4de>
 800f3da:	9b03      	ldr	r3, [sp, #12]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d076      	beq.n	800f4ce <_dtoa_r+0x4de>
 800f3e0:	9b02      	ldr	r3, [sp, #8]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	dd36      	ble.n	800f454 <_dtoa_r+0x464>
 800f3e6:	9b00      	ldr	r3, [sp, #0]
 800f3e8:	4650      	mov	r0, sl
 800f3ea:	4659      	mov	r1, fp
 800f3ec:	1e5f      	subs	r7, r3, #1
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	4b88      	ldr	r3, [pc, #544]	; (800f614 <_dtoa_r+0x624>)
 800f3f2:	f7f1 f909 	bl	8000608 <__aeabi_dmul>
 800f3f6:	9e02      	ldr	r6, [sp, #8]
 800f3f8:	4682      	mov	sl, r0
 800f3fa:	468b      	mov	fp, r1
 800f3fc:	3501      	adds	r5, #1
 800f3fe:	4628      	mov	r0, r5
 800f400:	f7f1 f898 	bl	8000534 <__aeabi_i2d>
 800f404:	4652      	mov	r2, sl
 800f406:	465b      	mov	r3, fp
 800f408:	f7f1 f8fe 	bl	8000608 <__aeabi_dmul>
 800f40c:	4b82      	ldr	r3, [pc, #520]	; (800f618 <_dtoa_r+0x628>)
 800f40e:	2200      	movs	r2, #0
 800f410:	f7f0 ff44 	bl	800029c <__adddf3>
 800f414:	46d0      	mov	r8, sl
 800f416:	46d9      	mov	r9, fp
 800f418:	4682      	mov	sl, r0
 800f41a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f41e:	2e00      	cmp	r6, #0
 800f420:	d158      	bne.n	800f4d4 <_dtoa_r+0x4e4>
 800f422:	4b7e      	ldr	r3, [pc, #504]	; (800f61c <_dtoa_r+0x62c>)
 800f424:	2200      	movs	r2, #0
 800f426:	4640      	mov	r0, r8
 800f428:	4649      	mov	r1, r9
 800f42a:	f7f0 ff35 	bl	8000298 <__aeabi_dsub>
 800f42e:	4652      	mov	r2, sl
 800f430:	465b      	mov	r3, fp
 800f432:	4680      	mov	r8, r0
 800f434:	4689      	mov	r9, r1
 800f436:	f7f1 fb77 	bl	8000b28 <__aeabi_dcmpgt>
 800f43a:	2800      	cmp	r0, #0
 800f43c:	f040 8295 	bne.w	800f96a <_dtoa_r+0x97a>
 800f440:	4652      	mov	r2, sl
 800f442:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f446:	4640      	mov	r0, r8
 800f448:	4649      	mov	r1, r9
 800f44a:	f7f1 fb4f 	bl	8000aec <__aeabi_dcmplt>
 800f44e:	2800      	cmp	r0, #0
 800f450:	f040 8289 	bne.w	800f966 <_dtoa_r+0x976>
 800f454:	ec5b ab19 	vmov	sl, fp, d9
 800f458:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	f2c0 8148 	blt.w	800f6f0 <_dtoa_r+0x700>
 800f460:	9a00      	ldr	r2, [sp, #0]
 800f462:	2a0e      	cmp	r2, #14
 800f464:	f300 8144 	bgt.w	800f6f0 <_dtoa_r+0x700>
 800f468:	4b67      	ldr	r3, [pc, #412]	; (800f608 <_dtoa_r+0x618>)
 800f46a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f46e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f474:	2b00      	cmp	r3, #0
 800f476:	f280 80d5 	bge.w	800f624 <_dtoa_r+0x634>
 800f47a:	9b03      	ldr	r3, [sp, #12]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	f300 80d1 	bgt.w	800f624 <_dtoa_r+0x634>
 800f482:	f040 826f 	bne.w	800f964 <_dtoa_r+0x974>
 800f486:	4b65      	ldr	r3, [pc, #404]	; (800f61c <_dtoa_r+0x62c>)
 800f488:	2200      	movs	r2, #0
 800f48a:	4640      	mov	r0, r8
 800f48c:	4649      	mov	r1, r9
 800f48e:	f7f1 f8bb 	bl	8000608 <__aeabi_dmul>
 800f492:	4652      	mov	r2, sl
 800f494:	465b      	mov	r3, fp
 800f496:	f7f1 fb3d 	bl	8000b14 <__aeabi_dcmpge>
 800f49a:	9e03      	ldr	r6, [sp, #12]
 800f49c:	4637      	mov	r7, r6
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	f040 8245 	bne.w	800f92e <_dtoa_r+0x93e>
 800f4a4:	9d01      	ldr	r5, [sp, #4]
 800f4a6:	2331      	movs	r3, #49	; 0x31
 800f4a8:	f805 3b01 	strb.w	r3, [r5], #1
 800f4ac:	9b00      	ldr	r3, [sp, #0]
 800f4ae:	3301      	adds	r3, #1
 800f4b0:	9300      	str	r3, [sp, #0]
 800f4b2:	e240      	b.n	800f936 <_dtoa_r+0x946>
 800f4b4:	07f2      	lsls	r2, r6, #31
 800f4b6:	d505      	bpl.n	800f4c4 <_dtoa_r+0x4d4>
 800f4b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4bc:	f7f1 f8a4 	bl	8000608 <__aeabi_dmul>
 800f4c0:	3501      	adds	r5, #1
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	1076      	asrs	r6, r6, #1
 800f4c6:	3708      	adds	r7, #8
 800f4c8:	e777      	b.n	800f3ba <_dtoa_r+0x3ca>
 800f4ca:	2502      	movs	r5, #2
 800f4cc:	e779      	b.n	800f3c2 <_dtoa_r+0x3d2>
 800f4ce:	9f00      	ldr	r7, [sp, #0]
 800f4d0:	9e03      	ldr	r6, [sp, #12]
 800f4d2:	e794      	b.n	800f3fe <_dtoa_r+0x40e>
 800f4d4:	9901      	ldr	r1, [sp, #4]
 800f4d6:	4b4c      	ldr	r3, [pc, #304]	; (800f608 <_dtoa_r+0x618>)
 800f4d8:	4431      	add	r1, r6
 800f4da:	910d      	str	r1, [sp, #52]	; 0x34
 800f4dc:	9908      	ldr	r1, [sp, #32]
 800f4de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f4e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f4e6:	2900      	cmp	r1, #0
 800f4e8:	d043      	beq.n	800f572 <_dtoa_r+0x582>
 800f4ea:	494d      	ldr	r1, [pc, #308]	; (800f620 <_dtoa_r+0x630>)
 800f4ec:	2000      	movs	r0, #0
 800f4ee:	f7f1 f9b5 	bl	800085c <__aeabi_ddiv>
 800f4f2:	4652      	mov	r2, sl
 800f4f4:	465b      	mov	r3, fp
 800f4f6:	f7f0 fecf 	bl	8000298 <__aeabi_dsub>
 800f4fa:	9d01      	ldr	r5, [sp, #4]
 800f4fc:	4682      	mov	sl, r0
 800f4fe:	468b      	mov	fp, r1
 800f500:	4649      	mov	r1, r9
 800f502:	4640      	mov	r0, r8
 800f504:	f7f1 fb30 	bl	8000b68 <__aeabi_d2iz>
 800f508:	4606      	mov	r6, r0
 800f50a:	f7f1 f813 	bl	8000534 <__aeabi_i2d>
 800f50e:	4602      	mov	r2, r0
 800f510:	460b      	mov	r3, r1
 800f512:	4640      	mov	r0, r8
 800f514:	4649      	mov	r1, r9
 800f516:	f7f0 febf 	bl	8000298 <__aeabi_dsub>
 800f51a:	3630      	adds	r6, #48	; 0x30
 800f51c:	f805 6b01 	strb.w	r6, [r5], #1
 800f520:	4652      	mov	r2, sl
 800f522:	465b      	mov	r3, fp
 800f524:	4680      	mov	r8, r0
 800f526:	4689      	mov	r9, r1
 800f528:	f7f1 fae0 	bl	8000aec <__aeabi_dcmplt>
 800f52c:	2800      	cmp	r0, #0
 800f52e:	d163      	bne.n	800f5f8 <_dtoa_r+0x608>
 800f530:	4642      	mov	r2, r8
 800f532:	464b      	mov	r3, r9
 800f534:	4936      	ldr	r1, [pc, #216]	; (800f610 <_dtoa_r+0x620>)
 800f536:	2000      	movs	r0, #0
 800f538:	f7f0 feae 	bl	8000298 <__aeabi_dsub>
 800f53c:	4652      	mov	r2, sl
 800f53e:	465b      	mov	r3, fp
 800f540:	f7f1 fad4 	bl	8000aec <__aeabi_dcmplt>
 800f544:	2800      	cmp	r0, #0
 800f546:	f040 80b5 	bne.w	800f6b4 <_dtoa_r+0x6c4>
 800f54a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f54c:	429d      	cmp	r5, r3
 800f54e:	d081      	beq.n	800f454 <_dtoa_r+0x464>
 800f550:	4b30      	ldr	r3, [pc, #192]	; (800f614 <_dtoa_r+0x624>)
 800f552:	2200      	movs	r2, #0
 800f554:	4650      	mov	r0, sl
 800f556:	4659      	mov	r1, fp
 800f558:	f7f1 f856 	bl	8000608 <__aeabi_dmul>
 800f55c:	4b2d      	ldr	r3, [pc, #180]	; (800f614 <_dtoa_r+0x624>)
 800f55e:	4682      	mov	sl, r0
 800f560:	468b      	mov	fp, r1
 800f562:	4640      	mov	r0, r8
 800f564:	4649      	mov	r1, r9
 800f566:	2200      	movs	r2, #0
 800f568:	f7f1 f84e 	bl	8000608 <__aeabi_dmul>
 800f56c:	4680      	mov	r8, r0
 800f56e:	4689      	mov	r9, r1
 800f570:	e7c6      	b.n	800f500 <_dtoa_r+0x510>
 800f572:	4650      	mov	r0, sl
 800f574:	4659      	mov	r1, fp
 800f576:	f7f1 f847 	bl	8000608 <__aeabi_dmul>
 800f57a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f57c:	9d01      	ldr	r5, [sp, #4]
 800f57e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f580:	4682      	mov	sl, r0
 800f582:	468b      	mov	fp, r1
 800f584:	4649      	mov	r1, r9
 800f586:	4640      	mov	r0, r8
 800f588:	f7f1 faee 	bl	8000b68 <__aeabi_d2iz>
 800f58c:	4606      	mov	r6, r0
 800f58e:	f7f0 ffd1 	bl	8000534 <__aeabi_i2d>
 800f592:	3630      	adds	r6, #48	; 0x30
 800f594:	4602      	mov	r2, r0
 800f596:	460b      	mov	r3, r1
 800f598:	4640      	mov	r0, r8
 800f59a:	4649      	mov	r1, r9
 800f59c:	f7f0 fe7c 	bl	8000298 <__aeabi_dsub>
 800f5a0:	f805 6b01 	strb.w	r6, [r5], #1
 800f5a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f5a6:	429d      	cmp	r5, r3
 800f5a8:	4680      	mov	r8, r0
 800f5aa:	4689      	mov	r9, r1
 800f5ac:	f04f 0200 	mov.w	r2, #0
 800f5b0:	d124      	bne.n	800f5fc <_dtoa_r+0x60c>
 800f5b2:	4b1b      	ldr	r3, [pc, #108]	; (800f620 <_dtoa_r+0x630>)
 800f5b4:	4650      	mov	r0, sl
 800f5b6:	4659      	mov	r1, fp
 800f5b8:	f7f0 fe70 	bl	800029c <__adddf3>
 800f5bc:	4602      	mov	r2, r0
 800f5be:	460b      	mov	r3, r1
 800f5c0:	4640      	mov	r0, r8
 800f5c2:	4649      	mov	r1, r9
 800f5c4:	f7f1 fab0 	bl	8000b28 <__aeabi_dcmpgt>
 800f5c8:	2800      	cmp	r0, #0
 800f5ca:	d173      	bne.n	800f6b4 <_dtoa_r+0x6c4>
 800f5cc:	4652      	mov	r2, sl
 800f5ce:	465b      	mov	r3, fp
 800f5d0:	4913      	ldr	r1, [pc, #76]	; (800f620 <_dtoa_r+0x630>)
 800f5d2:	2000      	movs	r0, #0
 800f5d4:	f7f0 fe60 	bl	8000298 <__aeabi_dsub>
 800f5d8:	4602      	mov	r2, r0
 800f5da:	460b      	mov	r3, r1
 800f5dc:	4640      	mov	r0, r8
 800f5de:	4649      	mov	r1, r9
 800f5e0:	f7f1 fa84 	bl	8000aec <__aeabi_dcmplt>
 800f5e4:	2800      	cmp	r0, #0
 800f5e6:	f43f af35 	beq.w	800f454 <_dtoa_r+0x464>
 800f5ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f5ec:	1e6b      	subs	r3, r5, #1
 800f5ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800f5f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f5f4:	2b30      	cmp	r3, #48	; 0x30
 800f5f6:	d0f8      	beq.n	800f5ea <_dtoa_r+0x5fa>
 800f5f8:	9700      	str	r7, [sp, #0]
 800f5fa:	e049      	b.n	800f690 <_dtoa_r+0x6a0>
 800f5fc:	4b05      	ldr	r3, [pc, #20]	; (800f614 <_dtoa_r+0x624>)
 800f5fe:	f7f1 f803 	bl	8000608 <__aeabi_dmul>
 800f602:	4680      	mov	r8, r0
 800f604:	4689      	mov	r9, r1
 800f606:	e7bd      	b.n	800f584 <_dtoa_r+0x594>
 800f608:	08011210 	.word	0x08011210
 800f60c:	080111e8 	.word	0x080111e8
 800f610:	3ff00000 	.word	0x3ff00000
 800f614:	40240000 	.word	0x40240000
 800f618:	401c0000 	.word	0x401c0000
 800f61c:	40140000 	.word	0x40140000
 800f620:	3fe00000 	.word	0x3fe00000
 800f624:	9d01      	ldr	r5, [sp, #4]
 800f626:	4656      	mov	r6, sl
 800f628:	465f      	mov	r7, fp
 800f62a:	4642      	mov	r2, r8
 800f62c:	464b      	mov	r3, r9
 800f62e:	4630      	mov	r0, r6
 800f630:	4639      	mov	r1, r7
 800f632:	f7f1 f913 	bl	800085c <__aeabi_ddiv>
 800f636:	f7f1 fa97 	bl	8000b68 <__aeabi_d2iz>
 800f63a:	4682      	mov	sl, r0
 800f63c:	f7f0 ff7a 	bl	8000534 <__aeabi_i2d>
 800f640:	4642      	mov	r2, r8
 800f642:	464b      	mov	r3, r9
 800f644:	f7f0 ffe0 	bl	8000608 <__aeabi_dmul>
 800f648:	4602      	mov	r2, r0
 800f64a:	460b      	mov	r3, r1
 800f64c:	4630      	mov	r0, r6
 800f64e:	4639      	mov	r1, r7
 800f650:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f654:	f7f0 fe20 	bl	8000298 <__aeabi_dsub>
 800f658:	f805 6b01 	strb.w	r6, [r5], #1
 800f65c:	9e01      	ldr	r6, [sp, #4]
 800f65e:	9f03      	ldr	r7, [sp, #12]
 800f660:	1bae      	subs	r6, r5, r6
 800f662:	42b7      	cmp	r7, r6
 800f664:	4602      	mov	r2, r0
 800f666:	460b      	mov	r3, r1
 800f668:	d135      	bne.n	800f6d6 <_dtoa_r+0x6e6>
 800f66a:	f7f0 fe17 	bl	800029c <__adddf3>
 800f66e:	4642      	mov	r2, r8
 800f670:	464b      	mov	r3, r9
 800f672:	4606      	mov	r6, r0
 800f674:	460f      	mov	r7, r1
 800f676:	f7f1 fa57 	bl	8000b28 <__aeabi_dcmpgt>
 800f67a:	b9d0      	cbnz	r0, 800f6b2 <_dtoa_r+0x6c2>
 800f67c:	4642      	mov	r2, r8
 800f67e:	464b      	mov	r3, r9
 800f680:	4630      	mov	r0, r6
 800f682:	4639      	mov	r1, r7
 800f684:	f7f1 fa28 	bl	8000ad8 <__aeabi_dcmpeq>
 800f688:	b110      	cbz	r0, 800f690 <_dtoa_r+0x6a0>
 800f68a:	f01a 0f01 	tst.w	sl, #1
 800f68e:	d110      	bne.n	800f6b2 <_dtoa_r+0x6c2>
 800f690:	4620      	mov	r0, r4
 800f692:	ee18 1a10 	vmov	r1, s16
 800f696:	f000 fbe3 	bl	800fe60 <_Bfree>
 800f69a:	2300      	movs	r3, #0
 800f69c:	9800      	ldr	r0, [sp, #0]
 800f69e:	702b      	strb	r3, [r5, #0]
 800f6a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6a2:	3001      	adds	r0, #1
 800f6a4:	6018      	str	r0, [r3, #0]
 800f6a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	f43f acf1 	beq.w	800f090 <_dtoa_r+0xa0>
 800f6ae:	601d      	str	r5, [r3, #0]
 800f6b0:	e4ee      	b.n	800f090 <_dtoa_r+0xa0>
 800f6b2:	9f00      	ldr	r7, [sp, #0]
 800f6b4:	462b      	mov	r3, r5
 800f6b6:	461d      	mov	r5, r3
 800f6b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6bc:	2a39      	cmp	r2, #57	; 0x39
 800f6be:	d106      	bne.n	800f6ce <_dtoa_r+0x6de>
 800f6c0:	9a01      	ldr	r2, [sp, #4]
 800f6c2:	429a      	cmp	r2, r3
 800f6c4:	d1f7      	bne.n	800f6b6 <_dtoa_r+0x6c6>
 800f6c6:	9901      	ldr	r1, [sp, #4]
 800f6c8:	2230      	movs	r2, #48	; 0x30
 800f6ca:	3701      	adds	r7, #1
 800f6cc:	700a      	strb	r2, [r1, #0]
 800f6ce:	781a      	ldrb	r2, [r3, #0]
 800f6d0:	3201      	adds	r2, #1
 800f6d2:	701a      	strb	r2, [r3, #0]
 800f6d4:	e790      	b.n	800f5f8 <_dtoa_r+0x608>
 800f6d6:	4ba6      	ldr	r3, [pc, #664]	; (800f970 <_dtoa_r+0x980>)
 800f6d8:	2200      	movs	r2, #0
 800f6da:	f7f0 ff95 	bl	8000608 <__aeabi_dmul>
 800f6de:	2200      	movs	r2, #0
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	4606      	mov	r6, r0
 800f6e4:	460f      	mov	r7, r1
 800f6e6:	f7f1 f9f7 	bl	8000ad8 <__aeabi_dcmpeq>
 800f6ea:	2800      	cmp	r0, #0
 800f6ec:	d09d      	beq.n	800f62a <_dtoa_r+0x63a>
 800f6ee:	e7cf      	b.n	800f690 <_dtoa_r+0x6a0>
 800f6f0:	9a08      	ldr	r2, [sp, #32]
 800f6f2:	2a00      	cmp	r2, #0
 800f6f4:	f000 80d7 	beq.w	800f8a6 <_dtoa_r+0x8b6>
 800f6f8:	9a06      	ldr	r2, [sp, #24]
 800f6fa:	2a01      	cmp	r2, #1
 800f6fc:	f300 80ba 	bgt.w	800f874 <_dtoa_r+0x884>
 800f700:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f702:	2a00      	cmp	r2, #0
 800f704:	f000 80b2 	beq.w	800f86c <_dtoa_r+0x87c>
 800f708:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f70c:	9e07      	ldr	r6, [sp, #28]
 800f70e:	9d04      	ldr	r5, [sp, #16]
 800f710:	9a04      	ldr	r2, [sp, #16]
 800f712:	441a      	add	r2, r3
 800f714:	9204      	str	r2, [sp, #16]
 800f716:	9a05      	ldr	r2, [sp, #20]
 800f718:	2101      	movs	r1, #1
 800f71a:	441a      	add	r2, r3
 800f71c:	4620      	mov	r0, r4
 800f71e:	9205      	str	r2, [sp, #20]
 800f720:	f000 fc56 	bl	800ffd0 <__i2b>
 800f724:	4607      	mov	r7, r0
 800f726:	2d00      	cmp	r5, #0
 800f728:	dd0c      	ble.n	800f744 <_dtoa_r+0x754>
 800f72a:	9b05      	ldr	r3, [sp, #20]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	dd09      	ble.n	800f744 <_dtoa_r+0x754>
 800f730:	42ab      	cmp	r3, r5
 800f732:	9a04      	ldr	r2, [sp, #16]
 800f734:	bfa8      	it	ge
 800f736:	462b      	movge	r3, r5
 800f738:	1ad2      	subs	r2, r2, r3
 800f73a:	9204      	str	r2, [sp, #16]
 800f73c:	9a05      	ldr	r2, [sp, #20]
 800f73e:	1aed      	subs	r5, r5, r3
 800f740:	1ad3      	subs	r3, r2, r3
 800f742:	9305      	str	r3, [sp, #20]
 800f744:	9b07      	ldr	r3, [sp, #28]
 800f746:	b31b      	cbz	r3, 800f790 <_dtoa_r+0x7a0>
 800f748:	9b08      	ldr	r3, [sp, #32]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	f000 80af 	beq.w	800f8ae <_dtoa_r+0x8be>
 800f750:	2e00      	cmp	r6, #0
 800f752:	dd13      	ble.n	800f77c <_dtoa_r+0x78c>
 800f754:	4639      	mov	r1, r7
 800f756:	4632      	mov	r2, r6
 800f758:	4620      	mov	r0, r4
 800f75a:	f000 fcf9 	bl	8010150 <__pow5mult>
 800f75e:	ee18 2a10 	vmov	r2, s16
 800f762:	4601      	mov	r1, r0
 800f764:	4607      	mov	r7, r0
 800f766:	4620      	mov	r0, r4
 800f768:	f000 fc48 	bl	800fffc <__multiply>
 800f76c:	ee18 1a10 	vmov	r1, s16
 800f770:	4680      	mov	r8, r0
 800f772:	4620      	mov	r0, r4
 800f774:	f000 fb74 	bl	800fe60 <_Bfree>
 800f778:	ee08 8a10 	vmov	s16, r8
 800f77c:	9b07      	ldr	r3, [sp, #28]
 800f77e:	1b9a      	subs	r2, r3, r6
 800f780:	d006      	beq.n	800f790 <_dtoa_r+0x7a0>
 800f782:	ee18 1a10 	vmov	r1, s16
 800f786:	4620      	mov	r0, r4
 800f788:	f000 fce2 	bl	8010150 <__pow5mult>
 800f78c:	ee08 0a10 	vmov	s16, r0
 800f790:	2101      	movs	r1, #1
 800f792:	4620      	mov	r0, r4
 800f794:	f000 fc1c 	bl	800ffd0 <__i2b>
 800f798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	4606      	mov	r6, r0
 800f79e:	f340 8088 	ble.w	800f8b2 <_dtoa_r+0x8c2>
 800f7a2:	461a      	mov	r2, r3
 800f7a4:	4601      	mov	r1, r0
 800f7a6:	4620      	mov	r0, r4
 800f7a8:	f000 fcd2 	bl	8010150 <__pow5mult>
 800f7ac:	9b06      	ldr	r3, [sp, #24]
 800f7ae:	2b01      	cmp	r3, #1
 800f7b0:	4606      	mov	r6, r0
 800f7b2:	f340 8081 	ble.w	800f8b8 <_dtoa_r+0x8c8>
 800f7b6:	f04f 0800 	mov.w	r8, #0
 800f7ba:	6933      	ldr	r3, [r6, #16]
 800f7bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f7c0:	6918      	ldr	r0, [r3, #16]
 800f7c2:	f000 fbb5 	bl	800ff30 <__hi0bits>
 800f7c6:	f1c0 0020 	rsb	r0, r0, #32
 800f7ca:	9b05      	ldr	r3, [sp, #20]
 800f7cc:	4418      	add	r0, r3
 800f7ce:	f010 001f 	ands.w	r0, r0, #31
 800f7d2:	f000 8092 	beq.w	800f8fa <_dtoa_r+0x90a>
 800f7d6:	f1c0 0320 	rsb	r3, r0, #32
 800f7da:	2b04      	cmp	r3, #4
 800f7dc:	f340 808a 	ble.w	800f8f4 <_dtoa_r+0x904>
 800f7e0:	f1c0 001c 	rsb	r0, r0, #28
 800f7e4:	9b04      	ldr	r3, [sp, #16]
 800f7e6:	4403      	add	r3, r0
 800f7e8:	9304      	str	r3, [sp, #16]
 800f7ea:	9b05      	ldr	r3, [sp, #20]
 800f7ec:	4403      	add	r3, r0
 800f7ee:	4405      	add	r5, r0
 800f7f0:	9305      	str	r3, [sp, #20]
 800f7f2:	9b04      	ldr	r3, [sp, #16]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	dd07      	ble.n	800f808 <_dtoa_r+0x818>
 800f7f8:	ee18 1a10 	vmov	r1, s16
 800f7fc:	461a      	mov	r2, r3
 800f7fe:	4620      	mov	r0, r4
 800f800:	f000 fd00 	bl	8010204 <__lshift>
 800f804:	ee08 0a10 	vmov	s16, r0
 800f808:	9b05      	ldr	r3, [sp, #20]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	dd05      	ble.n	800f81a <_dtoa_r+0x82a>
 800f80e:	4631      	mov	r1, r6
 800f810:	461a      	mov	r2, r3
 800f812:	4620      	mov	r0, r4
 800f814:	f000 fcf6 	bl	8010204 <__lshift>
 800f818:	4606      	mov	r6, r0
 800f81a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d06e      	beq.n	800f8fe <_dtoa_r+0x90e>
 800f820:	ee18 0a10 	vmov	r0, s16
 800f824:	4631      	mov	r1, r6
 800f826:	f000 fd5d 	bl	80102e4 <__mcmp>
 800f82a:	2800      	cmp	r0, #0
 800f82c:	da67      	bge.n	800f8fe <_dtoa_r+0x90e>
 800f82e:	9b00      	ldr	r3, [sp, #0]
 800f830:	3b01      	subs	r3, #1
 800f832:	ee18 1a10 	vmov	r1, s16
 800f836:	9300      	str	r3, [sp, #0]
 800f838:	220a      	movs	r2, #10
 800f83a:	2300      	movs	r3, #0
 800f83c:	4620      	mov	r0, r4
 800f83e:	f000 fb31 	bl	800fea4 <__multadd>
 800f842:	9b08      	ldr	r3, [sp, #32]
 800f844:	ee08 0a10 	vmov	s16, r0
 800f848:	2b00      	cmp	r3, #0
 800f84a:	f000 81b1 	beq.w	800fbb0 <_dtoa_r+0xbc0>
 800f84e:	2300      	movs	r3, #0
 800f850:	4639      	mov	r1, r7
 800f852:	220a      	movs	r2, #10
 800f854:	4620      	mov	r0, r4
 800f856:	f000 fb25 	bl	800fea4 <__multadd>
 800f85a:	9b02      	ldr	r3, [sp, #8]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	4607      	mov	r7, r0
 800f860:	f300 808e 	bgt.w	800f980 <_dtoa_r+0x990>
 800f864:	9b06      	ldr	r3, [sp, #24]
 800f866:	2b02      	cmp	r3, #2
 800f868:	dc51      	bgt.n	800f90e <_dtoa_r+0x91e>
 800f86a:	e089      	b.n	800f980 <_dtoa_r+0x990>
 800f86c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f86e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f872:	e74b      	b.n	800f70c <_dtoa_r+0x71c>
 800f874:	9b03      	ldr	r3, [sp, #12]
 800f876:	1e5e      	subs	r6, r3, #1
 800f878:	9b07      	ldr	r3, [sp, #28]
 800f87a:	42b3      	cmp	r3, r6
 800f87c:	bfbf      	itttt	lt
 800f87e:	9b07      	ldrlt	r3, [sp, #28]
 800f880:	9607      	strlt	r6, [sp, #28]
 800f882:	1af2      	sublt	r2, r6, r3
 800f884:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f886:	bfb6      	itet	lt
 800f888:	189b      	addlt	r3, r3, r2
 800f88a:	1b9e      	subge	r6, r3, r6
 800f88c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f88e:	9b03      	ldr	r3, [sp, #12]
 800f890:	bfb8      	it	lt
 800f892:	2600      	movlt	r6, #0
 800f894:	2b00      	cmp	r3, #0
 800f896:	bfb7      	itett	lt
 800f898:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f89c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f8a0:	1a9d      	sublt	r5, r3, r2
 800f8a2:	2300      	movlt	r3, #0
 800f8a4:	e734      	b.n	800f710 <_dtoa_r+0x720>
 800f8a6:	9e07      	ldr	r6, [sp, #28]
 800f8a8:	9d04      	ldr	r5, [sp, #16]
 800f8aa:	9f08      	ldr	r7, [sp, #32]
 800f8ac:	e73b      	b.n	800f726 <_dtoa_r+0x736>
 800f8ae:	9a07      	ldr	r2, [sp, #28]
 800f8b0:	e767      	b.n	800f782 <_dtoa_r+0x792>
 800f8b2:	9b06      	ldr	r3, [sp, #24]
 800f8b4:	2b01      	cmp	r3, #1
 800f8b6:	dc18      	bgt.n	800f8ea <_dtoa_r+0x8fa>
 800f8b8:	f1ba 0f00 	cmp.w	sl, #0
 800f8bc:	d115      	bne.n	800f8ea <_dtoa_r+0x8fa>
 800f8be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f8c2:	b993      	cbnz	r3, 800f8ea <_dtoa_r+0x8fa>
 800f8c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f8c8:	0d1b      	lsrs	r3, r3, #20
 800f8ca:	051b      	lsls	r3, r3, #20
 800f8cc:	b183      	cbz	r3, 800f8f0 <_dtoa_r+0x900>
 800f8ce:	9b04      	ldr	r3, [sp, #16]
 800f8d0:	3301      	adds	r3, #1
 800f8d2:	9304      	str	r3, [sp, #16]
 800f8d4:	9b05      	ldr	r3, [sp, #20]
 800f8d6:	3301      	adds	r3, #1
 800f8d8:	9305      	str	r3, [sp, #20]
 800f8da:	f04f 0801 	mov.w	r8, #1
 800f8de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	f47f af6a 	bne.w	800f7ba <_dtoa_r+0x7ca>
 800f8e6:	2001      	movs	r0, #1
 800f8e8:	e76f      	b.n	800f7ca <_dtoa_r+0x7da>
 800f8ea:	f04f 0800 	mov.w	r8, #0
 800f8ee:	e7f6      	b.n	800f8de <_dtoa_r+0x8ee>
 800f8f0:	4698      	mov	r8, r3
 800f8f2:	e7f4      	b.n	800f8de <_dtoa_r+0x8ee>
 800f8f4:	f43f af7d 	beq.w	800f7f2 <_dtoa_r+0x802>
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	301c      	adds	r0, #28
 800f8fc:	e772      	b.n	800f7e4 <_dtoa_r+0x7f4>
 800f8fe:	9b03      	ldr	r3, [sp, #12]
 800f900:	2b00      	cmp	r3, #0
 800f902:	dc37      	bgt.n	800f974 <_dtoa_r+0x984>
 800f904:	9b06      	ldr	r3, [sp, #24]
 800f906:	2b02      	cmp	r3, #2
 800f908:	dd34      	ble.n	800f974 <_dtoa_r+0x984>
 800f90a:	9b03      	ldr	r3, [sp, #12]
 800f90c:	9302      	str	r3, [sp, #8]
 800f90e:	9b02      	ldr	r3, [sp, #8]
 800f910:	b96b      	cbnz	r3, 800f92e <_dtoa_r+0x93e>
 800f912:	4631      	mov	r1, r6
 800f914:	2205      	movs	r2, #5
 800f916:	4620      	mov	r0, r4
 800f918:	f000 fac4 	bl	800fea4 <__multadd>
 800f91c:	4601      	mov	r1, r0
 800f91e:	4606      	mov	r6, r0
 800f920:	ee18 0a10 	vmov	r0, s16
 800f924:	f000 fcde 	bl	80102e4 <__mcmp>
 800f928:	2800      	cmp	r0, #0
 800f92a:	f73f adbb 	bgt.w	800f4a4 <_dtoa_r+0x4b4>
 800f92e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f930:	9d01      	ldr	r5, [sp, #4]
 800f932:	43db      	mvns	r3, r3
 800f934:	9300      	str	r3, [sp, #0]
 800f936:	f04f 0800 	mov.w	r8, #0
 800f93a:	4631      	mov	r1, r6
 800f93c:	4620      	mov	r0, r4
 800f93e:	f000 fa8f 	bl	800fe60 <_Bfree>
 800f942:	2f00      	cmp	r7, #0
 800f944:	f43f aea4 	beq.w	800f690 <_dtoa_r+0x6a0>
 800f948:	f1b8 0f00 	cmp.w	r8, #0
 800f94c:	d005      	beq.n	800f95a <_dtoa_r+0x96a>
 800f94e:	45b8      	cmp	r8, r7
 800f950:	d003      	beq.n	800f95a <_dtoa_r+0x96a>
 800f952:	4641      	mov	r1, r8
 800f954:	4620      	mov	r0, r4
 800f956:	f000 fa83 	bl	800fe60 <_Bfree>
 800f95a:	4639      	mov	r1, r7
 800f95c:	4620      	mov	r0, r4
 800f95e:	f000 fa7f 	bl	800fe60 <_Bfree>
 800f962:	e695      	b.n	800f690 <_dtoa_r+0x6a0>
 800f964:	2600      	movs	r6, #0
 800f966:	4637      	mov	r7, r6
 800f968:	e7e1      	b.n	800f92e <_dtoa_r+0x93e>
 800f96a:	9700      	str	r7, [sp, #0]
 800f96c:	4637      	mov	r7, r6
 800f96e:	e599      	b.n	800f4a4 <_dtoa_r+0x4b4>
 800f970:	40240000 	.word	0x40240000
 800f974:	9b08      	ldr	r3, [sp, #32]
 800f976:	2b00      	cmp	r3, #0
 800f978:	f000 80ca 	beq.w	800fb10 <_dtoa_r+0xb20>
 800f97c:	9b03      	ldr	r3, [sp, #12]
 800f97e:	9302      	str	r3, [sp, #8]
 800f980:	2d00      	cmp	r5, #0
 800f982:	dd05      	ble.n	800f990 <_dtoa_r+0x9a0>
 800f984:	4639      	mov	r1, r7
 800f986:	462a      	mov	r2, r5
 800f988:	4620      	mov	r0, r4
 800f98a:	f000 fc3b 	bl	8010204 <__lshift>
 800f98e:	4607      	mov	r7, r0
 800f990:	f1b8 0f00 	cmp.w	r8, #0
 800f994:	d05b      	beq.n	800fa4e <_dtoa_r+0xa5e>
 800f996:	6879      	ldr	r1, [r7, #4]
 800f998:	4620      	mov	r0, r4
 800f99a:	f000 fa21 	bl	800fde0 <_Balloc>
 800f99e:	4605      	mov	r5, r0
 800f9a0:	b928      	cbnz	r0, 800f9ae <_dtoa_r+0x9be>
 800f9a2:	4b87      	ldr	r3, [pc, #540]	; (800fbc0 <_dtoa_r+0xbd0>)
 800f9a4:	4602      	mov	r2, r0
 800f9a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f9aa:	f7ff bb3b 	b.w	800f024 <_dtoa_r+0x34>
 800f9ae:	693a      	ldr	r2, [r7, #16]
 800f9b0:	3202      	adds	r2, #2
 800f9b2:	0092      	lsls	r2, r2, #2
 800f9b4:	f107 010c 	add.w	r1, r7, #12
 800f9b8:	300c      	adds	r0, #12
 800f9ba:	f7fe fcb7 	bl	800e32c <memcpy>
 800f9be:	2201      	movs	r2, #1
 800f9c0:	4629      	mov	r1, r5
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	f000 fc1e 	bl	8010204 <__lshift>
 800f9c8:	9b01      	ldr	r3, [sp, #4]
 800f9ca:	f103 0901 	add.w	r9, r3, #1
 800f9ce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f9d2:	4413      	add	r3, r2
 800f9d4:	9305      	str	r3, [sp, #20]
 800f9d6:	f00a 0301 	and.w	r3, sl, #1
 800f9da:	46b8      	mov	r8, r7
 800f9dc:	9304      	str	r3, [sp, #16]
 800f9de:	4607      	mov	r7, r0
 800f9e0:	4631      	mov	r1, r6
 800f9e2:	ee18 0a10 	vmov	r0, s16
 800f9e6:	f7ff fa75 	bl	800eed4 <quorem>
 800f9ea:	4641      	mov	r1, r8
 800f9ec:	9002      	str	r0, [sp, #8]
 800f9ee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f9f2:	ee18 0a10 	vmov	r0, s16
 800f9f6:	f000 fc75 	bl	80102e4 <__mcmp>
 800f9fa:	463a      	mov	r2, r7
 800f9fc:	9003      	str	r0, [sp, #12]
 800f9fe:	4631      	mov	r1, r6
 800fa00:	4620      	mov	r0, r4
 800fa02:	f000 fc8b 	bl	801031c <__mdiff>
 800fa06:	68c2      	ldr	r2, [r0, #12]
 800fa08:	f109 3bff 	add.w	fp, r9, #4294967295
 800fa0c:	4605      	mov	r5, r0
 800fa0e:	bb02      	cbnz	r2, 800fa52 <_dtoa_r+0xa62>
 800fa10:	4601      	mov	r1, r0
 800fa12:	ee18 0a10 	vmov	r0, s16
 800fa16:	f000 fc65 	bl	80102e4 <__mcmp>
 800fa1a:	4602      	mov	r2, r0
 800fa1c:	4629      	mov	r1, r5
 800fa1e:	4620      	mov	r0, r4
 800fa20:	9207      	str	r2, [sp, #28]
 800fa22:	f000 fa1d 	bl	800fe60 <_Bfree>
 800fa26:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fa2a:	ea43 0102 	orr.w	r1, r3, r2
 800fa2e:	9b04      	ldr	r3, [sp, #16]
 800fa30:	430b      	orrs	r3, r1
 800fa32:	464d      	mov	r5, r9
 800fa34:	d10f      	bne.n	800fa56 <_dtoa_r+0xa66>
 800fa36:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fa3a:	d02a      	beq.n	800fa92 <_dtoa_r+0xaa2>
 800fa3c:	9b03      	ldr	r3, [sp, #12]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	dd02      	ble.n	800fa48 <_dtoa_r+0xa58>
 800fa42:	9b02      	ldr	r3, [sp, #8]
 800fa44:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fa48:	f88b a000 	strb.w	sl, [fp]
 800fa4c:	e775      	b.n	800f93a <_dtoa_r+0x94a>
 800fa4e:	4638      	mov	r0, r7
 800fa50:	e7ba      	b.n	800f9c8 <_dtoa_r+0x9d8>
 800fa52:	2201      	movs	r2, #1
 800fa54:	e7e2      	b.n	800fa1c <_dtoa_r+0xa2c>
 800fa56:	9b03      	ldr	r3, [sp, #12]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	db04      	blt.n	800fa66 <_dtoa_r+0xa76>
 800fa5c:	9906      	ldr	r1, [sp, #24]
 800fa5e:	430b      	orrs	r3, r1
 800fa60:	9904      	ldr	r1, [sp, #16]
 800fa62:	430b      	orrs	r3, r1
 800fa64:	d122      	bne.n	800faac <_dtoa_r+0xabc>
 800fa66:	2a00      	cmp	r2, #0
 800fa68:	ddee      	ble.n	800fa48 <_dtoa_r+0xa58>
 800fa6a:	ee18 1a10 	vmov	r1, s16
 800fa6e:	2201      	movs	r2, #1
 800fa70:	4620      	mov	r0, r4
 800fa72:	f000 fbc7 	bl	8010204 <__lshift>
 800fa76:	4631      	mov	r1, r6
 800fa78:	ee08 0a10 	vmov	s16, r0
 800fa7c:	f000 fc32 	bl	80102e4 <__mcmp>
 800fa80:	2800      	cmp	r0, #0
 800fa82:	dc03      	bgt.n	800fa8c <_dtoa_r+0xa9c>
 800fa84:	d1e0      	bne.n	800fa48 <_dtoa_r+0xa58>
 800fa86:	f01a 0f01 	tst.w	sl, #1
 800fa8a:	d0dd      	beq.n	800fa48 <_dtoa_r+0xa58>
 800fa8c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fa90:	d1d7      	bne.n	800fa42 <_dtoa_r+0xa52>
 800fa92:	2339      	movs	r3, #57	; 0x39
 800fa94:	f88b 3000 	strb.w	r3, [fp]
 800fa98:	462b      	mov	r3, r5
 800fa9a:	461d      	mov	r5, r3
 800fa9c:	3b01      	subs	r3, #1
 800fa9e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800faa2:	2a39      	cmp	r2, #57	; 0x39
 800faa4:	d071      	beq.n	800fb8a <_dtoa_r+0xb9a>
 800faa6:	3201      	adds	r2, #1
 800faa8:	701a      	strb	r2, [r3, #0]
 800faaa:	e746      	b.n	800f93a <_dtoa_r+0x94a>
 800faac:	2a00      	cmp	r2, #0
 800faae:	dd07      	ble.n	800fac0 <_dtoa_r+0xad0>
 800fab0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fab4:	d0ed      	beq.n	800fa92 <_dtoa_r+0xaa2>
 800fab6:	f10a 0301 	add.w	r3, sl, #1
 800faba:	f88b 3000 	strb.w	r3, [fp]
 800fabe:	e73c      	b.n	800f93a <_dtoa_r+0x94a>
 800fac0:	9b05      	ldr	r3, [sp, #20]
 800fac2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800fac6:	4599      	cmp	r9, r3
 800fac8:	d047      	beq.n	800fb5a <_dtoa_r+0xb6a>
 800faca:	ee18 1a10 	vmov	r1, s16
 800face:	2300      	movs	r3, #0
 800fad0:	220a      	movs	r2, #10
 800fad2:	4620      	mov	r0, r4
 800fad4:	f000 f9e6 	bl	800fea4 <__multadd>
 800fad8:	45b8      	cmp	r8, r7
 800fada:	ee08 0a10 	vmov	s16, r0
 800fade:	f04f 0300 	mov.w	r3, #0
 800fae2:	f04f 020a 	mov.w	r2, #10
 800fae6:	4641      	mov	r1, r8
 800fae8:	4620      	mov	r0, r4
 800faea:	d106      	bne.n	800fafa <_dtoa_r+0xb0a>
 800faec:	f000 f9da 	bl	800fea4 <__multadd>
 800faf0:	4680      	mov	r8, r0
 800faf2:	4607      	mov	r7, r0
 800faf4:	f109 0901 	add.w	r9, r9, #1
 800faf8:	e772      	b.n	800f9e0 <_dtoa_r+0x9f0>
 800fafa:	f000 f9d3 	bl	800fea4 <__multadd>
 800fafe:	4639      	mov	r1, r7
 800fb00:	4680      	mov	r8, r0
 800fb02:	2300      	movs	r3, #0
 800fb04:	220a      	movs	r2, #10
 800fb06:	4620      	mov	r0, r4
 800fb08:	f000 f9cc 	bl	800fea4 <__multadd>
 800fb0c:	4607      	mov	r7, r0
 800fb0e:	e7f1      	b.n	800faf4 <_dtoa_r+0xb04>
 800fb10:	9b03      	ldr	r3, [sp, #12]
 800fb12:	9302      	str	r3, [sp, #8]
 800fb14:	9d01      	ldr	r5, [sp, #4]
 800fb16:	ee18 0a10 	vmov	r0, s16
 800fb1a:	4631      	mov	r1, r6
 800fb1c:	f7ff f9da 	bl	800eed4 <quorem>
 800fb20:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fb24:	9b01      	ldr	r3, [sp, #4]
 800fb26:	f805 ab01 	strb.w	sl, [r5], #1
 800fb2a:	1aea      	subs	r2, r5, r3
 800fb2c:	9b02      	ldr	r3, [sp, #8]
 800fb2e:	4293      	cmp	r3, r2
 800fb30:	dd09      	ble.n	800fb46 <_dtoa_r+0xb56>
 800fb32:	ee18 1a10 	vmov	r1, s16
 800fb36:	2300      	movs	r3, #0
 800fb38:	220a      	movs	r2, #10
 800fb3a:	4620      	mov	r0, r4
 800fb3c:	f000 f9b2 	bl	800fea4 <__multadd>
 800fb40:	ee08 0a10 	vmov	s16, r0
 800fb44:	e7e7      	b.n	800fb16 <_dtoa_r+0xb26>
 800fb46:	9b02      	ldr	r3, [sp, #8]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	bfc8      	it	gt
 800fb4c:	461d      	movgt	r5, r3
 800fb4e:	9b01      	ldr	r3, [sp, #4]
 800fb50:	bfd8      	it	le
 800fb52:	2501      	movle	r5, #1
 800fb54:	441d      	add	r5, r3
 800fb56:	f04f 0800 	mov.w	r8, #0
 800fb5a:	ee18 1a10 	vmov	r1, s16
 800fb5e:	2201      	movs	r2, #1
 800fb60:	4620      	mov	r0, r4
 800fb62:	f000 fb4f 	bl	8010204 <__lshift>
 800fb66:	4631      	mov	r1, r6
 800fb68:	ee08 0a10 	vmov	s16, r0
 800fb6c:	f000 fbba 	bl	80102e4 <__mcmp>
 800fb70:	2800      	cmp	r0, #0
 800fb72:	dc91      	bgt.n	800fa98 <_dtoa_r+0xaa8>
 800fb74:	d102      	bne.n	800fb7c <_dtoa_r+0xb8c>
 800fb76:	f01a 0f01 	tst.w	sl, #1
 800fb7a:	d18d      	bne.n	800fa98 <_dtoa_r+0xaa8>
 800fb7c:	462b      	mov	r3, r5
 800fb7e:	461d      	mov	r5, r3
 800fb80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb84:	2a30      	cmp	r2, #48	; 0x30
 800fb86:	d0fa      	beq.n	800fb7e <_dtoa_r+0xb8e>
 800fb88:	e6d7      	b.n	800f93a <_dtoa_r+0x94a>
 800fb8a:	9a01      	ldr	r2, [sp, #4]
 800fb8c:	429a      	cmp	r2, r3
 800fb8e:	d184      	bne.n	800fa9a <_dtoa_r+0xaaa>
 800fb90:	9b00      	ldr	r3, [sp, #0]
 800fb92:	3301      	adds	r3, #1
 800fb94:	9300      	str	r3, [sp, #0]
 800fb96:	2331      	movs	r3, #49	; 0x31
 800fb98:	7013      	strb	r3, [r2, #0]
 800fb9a:	e6ce      	b.n	800f93a <_dtoa_r+0x94a>
 800fb9c:	4b09      	ldr	r3, [pc, #36]	; (800fbc4 <_dtoa_r+0xbd4>)
 800fb9e:	f7ff ba95 	b.w	800f0cc <_dtoa_r+0xdc>
 800fba2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	f47f aa6e 	bne.w	800f086 <_dtoa_r+0x96>
 800fbaa:	4b07      	ldr	r3, [pc, #28]	; (800fbc8 <_dtoa_r+0xbd8>)
 800fbac:	f7ff ba8e 	b.w	800f0cc <_dtoa_r+0xdc>
 800fbb0:	9b02      	ldr	r3, [sp, #8]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	dcae      	bgt.n	800fb14 <_dtoa_r+0xb24>
 800fbb6:	9b06      	ldr	r3, [sp, #24]
 800fbb8:	2b02      	cmp	r3, #2
 800fbba:	f73f aea8 	bgt.w	800f90e <_dtoa_r+0x91e>
 800fbbe:	e7a9      	b.n	800fb14 <_dtoa_r+0xb24>
 800fbc0:	0801111b 	.word	0x0801111b
 800fbc4:	08011078 	.word	0x08011078
 800fbc8:	0801109c 	.word	0x0801109c

0800fbcc <std>:
 800fbcc:	2300      	movs	r3, #0
 800fbce:	b510      	push	{r4, lr}
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	e9c0 3300 	strd	r3, r3, [r0]
 800fbd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fbda:	6083      	str	r3, [r0, #8]
 800fbdc:	8181      	strh	r1, [r0, #12]
 800fbde:	6643      	str	r3, [r0, #100]	; 0x64
 800fbe0:	81c2      	strh	r2, [r0, #14]
 800fbe2:	6183      	str	r3, [r0, #24]
 800fbe4:	4619      	mov	r1, r3
 800fbe6:	2208      	movs	r2, #8
 800fbe8:	305c      	adds	r0, #92	; 0x5c
 800fbea:	f7fe fbad 	bl	800e348 <memset>
 800fbee:	4b05      	ldr	r3, [pc, #20]	; (800fc04 <std+0x38>)
 800fbf0:	6263      	str	r3, [r4, #36]	; 0x24
 800fbf2:	4b05      	ldr	r3, [pc, #20]	; (800fc08 <std+0x3c>)
 800fbf4:	62a3      	str	r3, [r4, #40]	; 0x28
 800fbf6:	4b05      	ldr	r3, [pc, #20]	; (800fc0c <std+0x40>)
 800fbf8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fbfa:	4b05      	ldr	r3, [pc, #20]	; (800fc10 <std+0x44>)
 800fbfc:	6224      	str	r4, [r4, #32]
 800fbfe:	6323      	str	r3, [r4, #48]	; 0x30
 800fc00:	bd10      	pop	{r4, pc}
 800fc02:	bf00      	nop
 800fc04:	08010825 	.word	0x08010825
 800fc08:	08010847 	.word	0x08010847
 800fc0c:	0801087f 	.word	0x0801087f
 800fc10:	080108a3 	.word	0x080108a3

0800fc14 <_cleanup_r>:
 800fc14:	4901      	ldr	r1, [pc, #4]	; (800fc1c <_cleanup_r+0x8>)
 800fc16:	f000 b8af 	b.w	800fd78 <_fwalk_reent>
 800fc1a:	bf00      	nop
 800fc1c:	08010bb9 	.word	0x08010bb9

0800fc20 <__sfmoreglue>:
 800fc20:	b570      	push	{r4, r5, r6, lr}
 800fc22:	2268      	movs	r2, #104	; 0x68
 800fc24:	1e4d      	subs	r5, r1, #1
 800fc26:	4355      	muls	r5, r2
 800fc28:	460e      	mov	r6, r1
 800fc2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fc2e:	f7fe fbff 	bl	800e430 <_malloc_r>
 800fc32:	4604      	mov	r4, r0
 800fc34:	b140      	cbz	r0, 800fc48 <__sfmoreglue+0x28>
 800fc36:	2100      	movs	r1, #0
 800fc38:	e9c0 1600 	strd	r1, r6, [r0]
 800fc3c:	300c      	adds	r0, #12
 800fc3e:	60a0      	str	r0, [r4, #8]
 800fc40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fc44:	f7fe fb80 	bl	800e348 <memset>
 800fc48:	4620      	mov	r0, r4
 800fc4a:	bd70      	pop	{r4, r5, r6, pc}

0800fc4c <__sfp_lock_acquire>:
 800fc4c:	4801      	ldr	r0, [pc, #4]	; (800fc54 <__sfp_lock_acquire+0x8>)
 800fc4e:	f000 b8b8 	b.w	800fdc2 <__retarget_lock_acquire_recursive>
 800fc52:	bf00      	nop
 800fc54:	20001679 	.word	0x20001679

0800fc58 <__sfp_lock_release>:
 800fc58:	4801      	ldr	r0, [pc, #4]	; (800fc60 <__sfp_lock_release+0x8>)
 800fc5a:	f000 b8b3 	b.w	800fdc4 <__retarget_lock_release_recursive>
 800fc5e:	bf00      	nop
 800fc60:	20001679 	.word	0x20001679

0800fc64 <__sinit_lock_acquire>:
 800fc64:	4801      	ldr	r0, [pc, #4]	; (800fc6c <__sinit_lock_acquire+0x8>)
 800fc66:	f000 b8ac 	b.w	800fdc2 <__retarget_lock_acquire_recursive>
 800fc6a:	bf00      	nop
 800fc6c:	2000167a 	.word	0x2000167a

0800fc70 <__sinit_lock_release>:
 800fc70:	4801      	ldr	r0, [pc, #4]	; (800fc78 <__sinit_lock_release+0x8>)
 800fc72:	f000 b8a7 	b.w	800fdc4 <__retarget_lock_release_recursive>
 800fc76:	bf00      	nop
 800fc78:	2000167a 	.word	0x2000167a

0800fc7c <__sinit>:
 800fc7c:	b510      	push	{r4, lr}
 800fc7e:	4604      	mov	r4, r0
 800fc80:	f7ff fff0 	bl	800fc64 <__sinit_lock_acquire>
 800fc84:	69a3      	ldr	r3, [r4, #24]
 800fc86:	b11b      	cbz	r3, 800fc90 <__sinit+0x14>
 800fc88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc8c:	f7ff bff0 	b.w	800fc70 <__sinit_lock_release>
 800fc90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fc94:	6523      	str	r3, [r4, #80]	; 0x50
 800fc96:	4b13      	ldr	r3, [pc, #76]	; (800fce4 <__sinit+0x68>)
 800fc98:	4a13      	ldr	r2, [pc, #76]	; (800fce8 <__sinit+0x6c>)
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	62a2      	str	r2, [r4, #40]	; 0x28
 800fc9e:	42a3      	cmp	r3, r4
 800fca0:	bf04      	itt	eq
 800fca2:	2301      	moveq	r3, #1
 800fca4:	61a3      	streq	r3, [r4, #24]
 800fca6:	4620      	mov	r0, r4
 800fca8:	f000 f820 	bl	800fcec <__sfp>
 800fcac:	6060      	str	r0, [r4, #4]
 800fcae:	4620      	mov	r0, r4
 800fcb0:	f000 f81c 	bl	800fcec <__sfp>
 800fcb4:	60a0      	str	r0, [r4, #8]
 800fcb6:	4620      	mov	r0, r4
 800fcb8:	f000 f818 	bl	800fcec <__sfp>
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	60e0      	str	r0, [r4, #12]
 800fcc0:	2104      	movs	r1, #4
 800fcc2:	6860      	ldr	r0, [r4, #4]
 800fcc4:	f7ff ff82 	bl	800fbcc <std>
 800fcc8:	68a0      	ldr	r0, [r4, #8]
 800fcca:	2201      	movs	r2, #1
 800fccc:	2109      	movs	r1, #9
 800fcce:	f7ff ff7d 	bl	800fbcc <std>
 800fcd2:	68e0      	ldr	r0, [r4, #12]
 800fcd4:	2202      	movs	r2, #2
 800fcd6:	2112      	movs	r1, #18
 800fcd8:	f7ff ff78 	bl	800fbcc <std>
 800fcdc:	2301      	movs	r3, #1
 800fcde:	61a3      	str	r3, [r4, #24]
 800fce0:	e7d2      	b.n	800fc88 <__sinit+0xc>
 800fce2:	bf00      	nop
 800fce4:	08011064 	.word	0x08011064
 800fce8:	0800fc15 	.word	0x0800fc15

0800fcec <__sfp>:
 800fcec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcee:	4607      	mov	r7, r0
 800fcf0:	f7ff ffac 	bl	800fc4c <__sfp_lock_acquire>
 800fcf4:	4b1e      	ldr	r3, [pc, #120]	; (800fd70 <__sfp+0x84>)
 800fcf6:	681e      	ldr	r6, [r3, #0]
 800fcf8:	69b3      	ldr	r3, [r6, #24]
 800fcfa:	b913      	cbnz	r3, 800fd02 <__sfp+0x16>
 800fcfc:	4630      	mov	r0, r6
 800fcfe:	f7ff ffbd 	bl	800fc7c <__sinit>
 800fd02:	3648      	adds	r6, #72	; 0x48
 800fd04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fd08:	3b01      	subs	r3, #1
 800fd0a:	d503      	bpl.n	800fd14 <__sfp+0x28>
 800fd0c:	6833      	ldr	r3, [r6, #0]
 800fd0e:	b30b      	cbz	r3, 800fd54 <__sfp+0x68>
 800fd10:	6836      	ldr	r6, [r6, #0]
 800fd12:	e7f7      	b.n	800fd04 <__sfp+0x18>
 800fd14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fd18:	b9d5      	cbnz	r5, 800fd50 <__sfp+0x64>
 800fd1a:	4b16      	ldr	r3, [pc, #88]	; (800fd74 <__sfp+0x88>)
 800fd1c:	60e3      	str	r3, [r4, #12]
 800fd1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fd22:	6665      	str	r5, [r4, #100]	; 0x64
 800fd24:	f000 f84c 	bl	800fdc0 <__retarget_lock_init_recursive>
 800fd28:	f7ff ff96 	bl	800fc58 <__sfp_lock_release>
 800fd2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fd30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fd34:	6025      	str	r5, [r4, #0]
 800fd36:	61a5      	str	r5, [r4, #24]
 800fd38:	2208      	movs	r2, #8
 800fd3a:	4629      	mov	r1, r5
 800fd3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fd40:	f7fe fb02 	bl	800e348 <memset>
 800fd44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fd48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fd4c:	4620      	mov	r0, r4
 800fd4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd50:	3468      	adds	r4, #104	; 0x68
 800fd52:	e7d9      	b.n	800fd08 <__sfp+0x1c>
 800fd54:	2104      	movs	r1, #4
 800fd56:	4638      	mov	r0, r7
 800fd58:	f7ff ff62 	bl	800fc20 <__sfmoreglue>
 800fd5c:	4604      	mov	r4, r0
 800fd5e:	6030      	str	r0, [r6, #0]
 800fd60:	2800      	cmp	r0, #0
 800fd62:	d1d5      	bne.n	800fd10 <__sfp+0x24>
 800fd64:	f7ff ff78 	bl	800fc58 <__sfp_lock_release>
 800fd68:	230c      	movs	r3, #12
 800fd6a:	603b      	str	r3, [r7, #0]
 800fd6c:	e7ee      	b.n	800fd4c <__sfp+0x60>
 800fd6e:	bf00      	nop
 800fd70:	08011064 	.word	0x08011064
 800fd74:	ffff0001 	.word	0xffff0001

0800fd78 <_fwalk_reent>:
 800fd78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd7c:	4606      	mov	r6, r0
 800fd7e:	4688      	mov	r8, r1
 800fd80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fd84:	2700      	movs	r7, #0
 800fd86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fd8a:	f1b9 0901 	subs.w	r9, r9, #1
 800fd8e:	d505      	bpl.n	800fd9c <_fwalk_reent+0x24>
 800fd90:	6824      	ldr	r4, [r4, #0]
 800fd92:	2c00      	cmp	r4, #0
 800fd94:	d1f7      	bne.n	800fd86 <_fwalk_reent+0xe>
 800fd96:	4638      	mov	r0, r7
 800fd98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd9c:	89ab      	ldrh	r3, [r5, #12]
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d907      	bls.n	800fdb2 <_fwalk_reent+0x3a>
 800fda2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fda6:	3301      	adds	r3, #1
 800fda8:	d003      	beq.n	800fdb2 <_fwalk_reent+0x3a>
 800fdaa:	4629      	mov	r1, r5
 800fdac:	4630      	mov	r0, r6
 800fdae:	47c0      	blx	r8
 800fdb0:	4307      	orrs	r7, r0
 800fdb2:	3568      	adds	r5, #104	; 0x68
 800fdb4:	e7e9      	b.n	800fd8a <_fwalk_reent+0x12>
	...

0800fdb8 <_localeconv_r>:
 800fdb8:	4800      	ldr	r0, [pc, #0]	; (800fdbc <_localeconv_r+0x4>)
 800fdba:	4770      	bx	lr
 800fdbc:	20000188 	.word	0x20000188

0800fdc0 <__retarget_lock_init_recursive>:
 800fdc0:	4770      	bx	lr

0800fdc2 <__retarget_lock_acquire_recursive>:
 800fdc2:	4770      	bx	lr

0800fdc4 <__retarget_lock_release_recursive>:
 800fdc4:	4770      	bx	lr
	...

0800fdc8 <__malloc_lock>:
 800fdc8:	4801      	ldr	r0, [pc, #4]	; (800fdd0 <__malloc_lock+0x8>)
 800fdca:	f7ff bffa 	b.w	800fdc2 <__retarget_lock_acquire_recursive>
 800fdce:	bf00      	nop
 800fdd0:	20001678 	.word	0x20001678

0800fdd4 <__malloc_unlock>:
 800fdd4:	4801      	ldr	r0, [pc, #4]	; (800fddc <__malloc_unlock+0x8>)
 800fdd6:	f7ff bff5 	b.w	800fdc4 <__retarget_lock_release_recursive>
 800fdda:	bf00      	nop
 800fddc:	20001678 	.word	0x20001678

0800fde0 <_Balloc>:
 800fde0:	b570      	push	{r4, r5, r6, lr}
 800fde2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fde4:	4604      	mov	r4, r0
 800fde6:	460d      	mov	r5, r1
 800fde8:	b976      	cbnz	r6, 800fe08 <_Balloc+0x28>
 800fdea:	2010      	movs	r0, #16
 800fdec:	f7fe fa8e 	bl	800e30c <malloc>
 800fdf0:	4602      	mov	r2, r0
 800fdf2:	6260      	str	r0, [r4, #36]	; 0x24
 800fdf4:	b920      	cbnz	r0, 800fe00 <_Balloc+0x20>
 800fdf6:	4b18      	ldr	r3, [pc, #96]	; (800fe58 <_Balloc+0x78>)
 800fdf8:	4818      	ldr	r0, [pc, #96]	; (800fe5c <_Balloc+0x7c>)
 800fdfa:	2166      	movs	r1, #102	; 0x66
 800fdfc:	f000 fe28 	bl	8010a50 <__assert_func>
 800fe00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fe04:	6006      	str	r6, [r0, #0]
 800fe06:	60c6      	str	r6, [r0, #12]
 800fe08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fe0a:	68f3      	ldr	r3, [r6, #12]
 800fe0c:	b183      	cbz	r3, 800fe30 <_Balloc+0x50>
 800fe0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fe10:	68db      	ldr	r3, [r3, #12]
 800fe12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fe16:	b9b8      	cbnz	r0, 800fe48 <_Balloc+0x68>
 800fe18:	2101      	movs	r1, #1
 800fe1a:	fa01 f605 	lsl.w	r6, r1, r5
 800fe1e:	1d72      	adds	r2, r6, #5
 800fe20:	0092      	lsls	r2, r2, #2
 800fe22:	4620      	mov	r0, r4
 800fe24:	f000 fb60 	bl	80104e8 <_calloc_r>
 800fe28:	b160      	cbz	r0, 800fe44 <_Balloc+0x64>
 800fe2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fe2e:	e00e      	b.n	800fe4e <_Balloc+0x6e>
 800fe30:	2221      	movs	r2, #33	; 0x21
 800fe32:	2104      	movs	r1, #4
 800fe34:	4620      	mov	r0, r4
 800fe36:	f000 fb57 	bl	80104e8 <_calloc_r>
 800fe3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fe3c:	60f0      	str	r0, [r6, #12]
 800fe3e:	68db      	ldr	r3, [r3, #12]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d1e4      	bne.n	800fe0e <_Balloc+0x2e>
 800fe44:	2000      	movs	r0, #0
 800fe46:	bd70      	pop	{r4, r5, r6, pc}
 800fe48:	6802      	ldr	r2, [r0, #0]
 800fe4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fe4e:	2300      	movs	r3, #0
 800fe50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fe54:	e7f7      	b.n	800fe46 <_Balloc+0x66>
 800fe56:	bf00      	nop
 800fe58:	080110a9 	.word	0x080110a9
 800fe5c:	0801118c 	.word	0x0801118c

0800fe60 <_Bfree>:
 800fe60:	b570      	push	{r4, r5, r6, lr}
 800fe62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fe64:	4605      	mov	r5, r0
 800fe66:	460c      	mov	r4, r1
 800fe68:	b976      	cbnz	r6, 800fe88 <_Bfree+0x28>
 800fe6a:	2010      	movs	r0, #16
 800fe6c:	f7fe fa4e 	bl	800e30c <malloc>
 800fe70:	4602      	mov	r2, r0
 800fe72:	6268      	str	r0, [r5, #36]	; 0x24
 800fe74:	b920      	cbnz	r0, 800fe80 <_Bfree+0x20>
 800fe76:	4b09      	ldr	r3, [pc, #36]	; (800fe9c <_Bfree+0x3c>)
 800fe78:	4809      	ldr	r0, [pc, #36]	; (800fea0 <_Bfree+0x40>)
 800fe7a:	218a      	movs	r1, #138	; 0x8a
 800fe7c:	f000 fde8 	bl	8010a50 <__assert_func>
 800fe80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fe84:	6006      	str	r6, [r0, #0]
 800fe86:	60c6      	str	r6, [r0, #12]
 800fe88:	b13c      	cbz	r4, 800fe9a <_Bfree+0x3a>
 800fe8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fe8c:	6862      	ldr	r2, [r4, #4]
 800fe8e:	68db      	ldr	r3, [r3, #12]
 800fe90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fe94:	6021      	str	r1, [r4, #0]
 800fe96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fe9a:	bd70      	pop	{r4, r5, r6, pc}
 800fe9c:	080110a9 	.word	0x080110a9
 800fea0:	0801118c 	.word	0x0801118c

0800fea4 <__multadd>:
 800fea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fea8:	690d      	ldr	r5, [r1, #16]
 800feaa:	4607      	mov	r7, r0
 800feac:	460c      	mov	r4, r1
 800feae:	461e      	mov	r6, r3
 800feb0:	f101 0c14 	add.w	ip, r1, #20
 800feb4:	2000      	movs	r0, #0
 800feb6:	f8dc 3000 	ldr.w	r3, [ip]
 800feba:	b299      	uxth	r1, r3
 800febc:	fb02 6101 	mla	r1, r2, r1, r6
 800fec0:	0c1e      	lsrs	r6, r3, #16
 800fec2:	0c0b      	lsrs	r3, r1, #16
 800fec4:	fb02 3306 	mla	r3, r2, r6, r3
 800fec8:	b289      	uxth	r1, r1
 800feca:	3001      	adds	r0, #1
 800fecc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fed0:	4285      	cmp	r5, r0
 800fed2:	f84c 1b04 	str.w	r1, [ip], #4
 800fed6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800feda:	dcec      	bgt.n	800feb6 <__multadd+0x12>
 800fedc:	b30e      	cbz	r6, 800ff22 <__multadd+0x7e>
 800fede:	68a3      	ldr	r3, [r4, #8]
 800fee0:	42ab      	cmp	r3, r5
 800fee2:	dc19      	bgt.n	800ff18 <__multadd+0x74>
 800fee4:	6861      	ldr	r1, [r4, #4]
 800fee6:	4638      	mov	r0, r7
 800fee8:	3101      	adds	r1, #1
 800feea:	f7ff ff79 	bl	800fde0 <_Balloc>
 800feee:	4680      	mov	r8, r0
 800fef0:	b928      	cbnz	r0, 800fefe <__multadd+0x5a>
 800fef2:	4602      	mov	r2, r0
 800fef4:	4b0c      	ldr	r3, [pc, #48]	; (800ff28 <__multadd+0x84>)
 800fef6:	480d      	ldr	r0, [pc, #52]	; (800ff2c <__multadd+0x88>)
 800fef8:	21b5      	movs	r1, #181	; 0xb5
 800fefa:	f000 fda9 	bl	8010a50 <__assert_func>
 800fefe:	6922      	ldr	r2, [r4, #16]
 800ff00:	3202      	adds	r2, #2
 800ff02:	f104 010c 	add.w	r1, r4, #12
 800ff06:	0092      	lsls	r2, r2, #2
 800ff08:	300c      	adds	r0, #12
 800ff0a:	f7fe fa0f 	bl	800e32c <memcpy>
 800ff0e:	4621      	mov	r1, r4
 800ff10:	4638      	mov	r0, r7
 800ff12:	f7ff ffa5 	bl	800fe60 <_Bfree>
 800ff16:	4644      	mov	r4, r8
 800ff18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ff1c:	3501      	adds	r5, #1
 800ff1e:	615e      	str	r6, [r3, #20]
 800ff20:	6125      	str	r5, [r4, #16]
 800ff22:	4620      	mov	r0, r4
 800ff24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff28:	0801111b 	.word	0x0801111b
 800ff2c:	0801118c 	.word	0x0801118c

0800ff30 <__hi0bits>:
 800ff30:	0c03      	lsrs	r3, r0, #16
 800ff32:	041b      	lsls	r3, r3, #16
 800ff34:	b9d3      	cbnz	r3, 800ff6c <__hi0bits+0x3c>
 800ff36:	0400      	lsls	r0, r0, #16
 800ff38:	2310      	movs	r3, #16
 800ff3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ff3e:	bf04      	itt	eq
 800ff40:	0200      	lsleq	r0, r0, #8
 800ff42:	3308      	addeq	r3, #8
 800ff44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ff48:	bf04      	itt	eq
 800ff4a:	0100      	lsleq	r0, r0, #4
 800ff4c:	3304      	addeq	r3, #4
 800ff4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ff52:	bf04      	itt	eq
 800ff54:	0080      	lsleq	r0, r0, #2
 800ff56:	3302      	addeq	r3, #2
 800ff58:	2800      	cmp	r0, #0
 800ff5a:	db05      	blt.n	800ff68 <__hi0bits+0x38>
 800ff5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ff60:	f103 0301 	add.w	r3, r3, #1
 800ff64:	bf08      	it	eq
 800ff66:	2320      	moveq	r3, #32
 800ff68:	4618      	mov	r0, r3
 800ff6a:	4770      	bx	lr
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	e7e4      	b.n	800ff3a <__hi0bits+0xa>

0800ff70 <__lo0bits>:
 800ff70:	6803      	ldr	r3, [r0, #0]
 800ff72:	f013 0207 	ands.w	r2, r3, #7
 800ff76:	4601      	mov	r1, r0
 800ff78:	d00b      	beq.n	800ff92 <__lo0bits+0x22>
 800ff7a:	07da      	lsls	r2, r3, #31
 800ff7c:	d423      	bmi.n	800ffc6 <__lo0bits+0x56>
 800ff7e:	0798      	lsls	r0, r3, #30
 800ff80:	bf49      	itett	mi
 800ff82:	085b      	lsrmi	r3, r3, #1
 800ff84:	089b      	lsrpl	r3, r3, #2
 800ff86:	2001      	movmi	r0, #1
 800ff88:	600b      	strmi	r3, [r1, #0]
 800ff8a:	bf5c      	itt	pl
 800ff8c:	600b      	strpl	r3, [r1, #0]
 800ff8e:	2002      	movpl	r0, #2
 800ff90:	4770      	bx	lr
 800ff92:	b298      	uxth	r0, r3
 800ff94:	b9a8      	cbnz	r0, 800ffc2 <__lo0bits+0x52>
 800ff96:	0c1b      	lsrs	r3, r3, #16
 800ff98:	2010      	movs	r0, #16
 800ff9a:	b2da      	uxtb	r2, r3
 800ff9c:	b90a      	cbnz	r2, 800ffa2 <__lo0bits+0x32>
 800ff9e:	3008      	adds	r0, #8
 800ffa0:	0a1b      	lsrs	r3, r3, #8
 800ffa2:	071a      	lsls	r2, r3, #28
 800ffa4:	bf04      	itt	eq
 800ffa6:	091b      	lsreq	r3, r3, #4
 800ffa8:	3004      	addeq	r0, #4
 800ffaa:	079a      	lsls	r2, r3, #30
 800ffac:	bf04      	itt	eq
 800ffae:	089b      	lsreq	r3, r3, #2
 800ffb0:	3002      	addeq	r0, #2
 800ffb2:	07da      	lsls	r2, r3, #31
 800ffb4:	d403      	bmi.n	800ffbe <__lo0bits+0x4e>
 800ffb6:	085b      	lsrs	r3, r3, #1
 800ffb8:	f100 0001 	add.w	r0, r0, #1
 800ffbc:	d005      	beq.n	800ffca <__lo0bits+0x5a>
 800ffbe:	600b      	str	r3, [r1, #0]
 800ffc0:	4770      	bx	lr
 800ffc2:	4610      	mov	r0, r2
 800ffc4:	e7e9      	b.n	800ff9a <__lo0bits+0x2a>
 800ffc6:	2000      	movs	r0, #0
 800ffc8:	4770      	bx	lr
 800ffca:	2020      	movs	r0, #32
 800ffcc:	4770      	bx	lr
	...

0800ffd0 <__i2b>:
 800ffd0:	b510      	push	{r4, lr}
 800ffd2:	460c      	mov	r4, r1
 800ffd4:	2101      	movs	r1, #1
 800ffd6:	f7ff ff03 	bl	800fde0 <_Balloc>
 800ffda:	4602      	mov	r2, r0
 800ffdc:	b928      	cbnz	r0, 800ffea <__i2b+0x1a>
 800ffde:	4b05      	ldr	r3, [pc, #20]	; (800fff4 <__i2b+0x24>)
 800ffe0:	4805      	ldr	r0, [pc, #20]	; (800fff8 <__i2b+0x28>)
 800ffe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ffe6:	f000 fd33 	bl	8010a50 <__assert_func>
 800ffea:	2301      	movs	r3, #1
 800ffec:	6144      	str	r4, [r0, #20]
 800ffee:	6103      	str	r3, [r0, #16]
 800fff0:	bd10      	pop	{r4, pc}
 800fff2:	bf00      	nop
 800fff4:	0801111b 	.word	0x0801111b
 800fff8:	0801118c 	.word	0x0801118c

0800fffc <__multiply>:
 800fffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010000:	4691      	mov	r9, r2
 8010002:	690a      	ldr	r2, [r1, #16]
 8010004:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010008:	429a      	cmp	r2, r3
 801000a:	bfb8      	it	lt
 801000c:	460b      	movlt	r3, r1
 801000e:	460c      	mov	r4, r1
 8010010:	bfbc      	itt	lt
 8010012:	464c      	movlt	r4, r9
 8010014:	4699      	movlt	r9, r3
 8010016:	6927      	ldr	r7, [r4, #16]
 8010018:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801001c:	68a3      	ldr	r3, [r4, #8]
 801001e:	6861      	ldr	r1, [r4, #4]
 8010020:	eb07 060a 	add.w	r6, r7, sl
 8010024:	42b3      	cmp	r3, r6
 8010026:	b085      	sub	sp, #20
 8010028:	bfb8      	it	lt
 801002a:	3101      	addlt	r1, #1
 801002c:	f7ff fed8 	bl	800fde0 <_Balloc>
 8010030:	b930      	cbnz	r0, 8010040 <__multiply+0x44>
 8010032:	4602      	mov	r2, r0
 8010034:	4b44      	ldr	r3, [pc, #272]	; (8010148 <__multiply+0x14c>)
 8010036:	4845      	ldr	r0, [pc, #276]	; (801014c <__multiply+0x150>)
 8010038:	f240 115d 	movw	r1, #349	; 0x15d
 801003c:	f000 fd08 	bl	8010a50 <__assert_func>
 8010040:	f100 0514 	add.w	r5, r0, #20
 8010044:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010048:	462b      	mov	r3, r5
 801004a:	2200      	movs	r2, #0
 801004c:	4543      	cmp	r3, r8
 801004e:	d321      	bcc.n	8010094 <__multiply+0x98>
 8010050:	f104 0314 	add.w	r3, r4, #20
 8010054:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010058:	f109 0314 	add.w	r3, r9, #20
 801005c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010060:	9202      	str	r2, [sp, #8]
 8010062:	1b3a      	subs	r2, r7, r4
 8010064:	3a15      	subs	r2, #21
 8010066:	f022 0203 	bic.w	r2, r2, #3
 801006a:	3204      	adds	r2, #4
 801006c:	f104 0115 	add.w	r1, r4, #21
 8010070:	428f      	cmp	r7, r1
 8010072:	bf38      	it	cc
 8010074:	2204      	movcc	r2, #4
 8010076:	9201      	str	r2, [sp, #4]
 8010078:	9a02      	ldr	r2, [sp, #8]
 801007a:	9303      	str	r3, [sp, #12]
 801007c:	429a      	cmp	r2, r3
 801007e:	d80c      	bhi.n	801009a <__multiply+0x9e>
 8010080:	2e00      	cmp	r6, #0
 8010082:	dd03      	ble.n	801008c <__multiply+0x90>
 8010084:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010088:	2b00      	cmp	r3, #0
 801008a:	d05a      	beq.n	8010142 <__multiply+0x146>
 801008c:	6106      	str	r6, [r0, #16]
 801008e:	b005      	add	sp, #20
 8010090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010094:	f843 2b04 	str.w	r2, [r3], #4
 8010098:	e7d8      	b.n	801004c <__multiply+0x50>
 801009a:	f8b3 a000 	ldrh.w	sl, [r3]
 801009e:	f1ba 0f00 	cmp.w	sl, #0
 80100a2:	d024      	beq.n	80100ee <__multiply+0xf2>
 80100a4:	f104 0e14 	add.w	lr, r4, #20
 80100a8:	46a9      	mov	r9, r5
 80100aa:	f04f 0c00 	mov.w	ip, #0
 80100ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80100b2:	f8d9 1000 	ldr.w	r1, [r9]
 80100b6:	fa1f fb82 	uxth.w	fp, r2
 80100ba:	b289      	uxth	r1, r1
 80100bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80100c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80100c4:	f8d9 2000 	ldr.w	r2, [r9]
 80100c8:	4461      	add	r1, ip
 80100ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80100ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80100d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80100d6:	b289      	uxth	r1, r1
 80100d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80100dc:	4577      	cmp	r7, lr
 80100de:	f849 1b04 	str.w	r1, [r9], #4
 80100e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80100e6:	d8e2      	bhi.n	80100ae <__multiply+0xb2>
 80100e8:	9a01      	ldr	r2, [sp, #4]
 80100ea:	f845 c002 	str.w	ip, [r5, r2]
 80100ee:	9a03      	ldr	r2, [sp, #12]
 80100f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80100f4:	3304      	adds	r3, #4
 80100f6:	f1b9 0f00 	cmp.w	r9, #0
 80100fa:	d020      	beq.n	801013e <__multiply+0x142>
 80100fc:	6829      	ldr	r1, [r5, #0]
 80100fe:	f104 0c14 	add.w	ip, r4, #20
 8010102:	46ae      	mov	lr, r5
 8010104:	f04f 0a00 	mov.w	sl, #0
 8010108:	f8bc b000 	ldrh.w	fp, [ip]
 801010c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010110:	fb09 220b 	mla	r2, r9, fp, r2
 8010114:	4492      	add	sl, r2
 8010116:	b289      	uxth	r1, r1
 8010118:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801011c:	f84e 1b04 	str.w	r1, [lr], #4
 8010120:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010124:	f8be 1000 	ldrh.w	r1, [lr]
 8010128:	0c12      	lsrs	r2, r2, #16
 801012a:	fb09 1102 	mla	r1, r9, r2, r1
 801012e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010132:	4567      	cmp	r7, ip
 8010134:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010138:	d8e6      	bhi.n	8010108 <__multiply+0x10c>
 801013a:	9a01      	ldr	r2, [sp, #4]
 801013c:	50a9      	str	r1, [r5, r2]
 801013e:	3504      	adds	r5, #4
 8010140:	e79a      	b.n	8010078 <__multiply+0x7c>
 8010142:	3e01      	subs	r6, #1
 8010144:	e79c      	b.n	8010080 <__multiply+0x84>
 8010146:	bf00      	nop
 8010148:	0801111b 	.word	0x0801111b
 801014c:	0801118c 	.word	0x0801118c

08010150 <__pow5mult>:
 8010150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010154:	4615      	mov	r5, r2
 8010156:	f012 0203 	ands.w	r2, r2, #3
 801015a:	4606      	mov	r6, r0
 801015c:	460f      	mov	r7, r1
 801015e:	d007      	beq.n	8010170 <__pow5mult+0x20>
 8010160:	4c25      	ldr	r4, [pc, #148]	; (80101f8 <__pow5mult+0xa8>)
 8010162:	3a01      	subs	r2, #1
 8010164:	2300      	movs	r3, #0
 8010166:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801016a:	f7ff fe9b 	bl	800fea4 <__multadd>
 801016e:	4607      	mov	r7, r0
 8010170:	10ad      	asrs	r5, r5, #2
 8010172:	d03d      	beq.n	80101f0 <__pow5mult+0xa0>
 8010174:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010176:	b97c      	cbnz	r4, 8010198 <__pow5mult+0x48>
 8010178:	2010      	movs	r0, #16
 801017a:	f7fe f8c7 	bl	800e30c <malloc>
 801017e:	4602      	mov	r2, r0
 8010180:	6270      	str	r0, [r6, #36]	; 0x24
 8010182:	b928      	cbnz	r0, 8010190 <__pow5mult+0x40>
 8010184:	4b1d      	ldr	r3, [pc, #116]	; (80101fc <__pow5mult+0xac>)
 8010186:	481e      	ldr	r0, [pc, #120]	; (8010200 <__pow5mult+0xb0>)
 8010188:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801018c:	f000 fc60 	bl	8010a50 <__assert_func>
 8010190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010194:	6004      	str	r4, [r0, #0]
 8010196:	60c4      	str	r4, [r0, #12]
 8010198:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801019c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80101a0:	b94c      	cbnz	r4, 80101b6 <__pow5mult+0x66>
 80101a2:	f240 2171 	movw	r1, #625	; 0x271
 80101a6:	4630      	mov	r0, r6
 80101a8:	f7ff ff12 	bl	800ffd0 <__i2b>
 80101ac:	2300      	movs	r3, #0
 80101ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80101b2:	4604      	mov	r4, r0
 80101b4:	6003      	str	r3, [r0, #0]
 80101b6:	f04f 0900 	mov.w	r9, #0
 80101ba:	07eb      	lsls	r3, r5, #31
 80101bc:	d50a      	bpl.n	80101d4 <__pow5mult+0x84>
 80101be:	4639      	mov	r1, r7
 80101c0:	4622      	mov	r2, r4
 80101c2:	4630      	mov	r0, r6
 80101c4:	f7ff ff1a 	bl	800fffc <__multiply>
 80101c8:	4639      	mov	r1, r7
 80101ca:	4680      	mov	r8, r0
 80101cc:	4630      	mov	r0, r6
 80101ce:	f7ff fe47 	bl	800fe60 <_Bfree>
 80101d2:	4647      	mov	r7, r8
 80101d4:	106d      	asrs	r5, r5, #1
 80101d6:	d00b      	beq.n	80101f0 <__pow5mult+0xa0>
 80101d8:	6820      	ldr	r0, [r4, #0]
 80101da:	b938      	cbnz	r0, 80101ec <__pow5mult+0x9c>
 80101dc:	4622      	mov	r2, r4
 80101de:	4621      	mov	r1, r4
 80101e0:	4630      	mov	r0, r6
 80101e2:	f7ff ff0b 	bl	800fffc <__multiply>
 80101e6:	6020      	str	r0, [r4, #0]
 80101e8:	f8c0 9000 	str.w	r9, [r0]
 80101ec:	4604      	mov	r4, r0
 80101ee:	e7e4      	b.n	80101ba <__pow5mult+0x6a>
 80101f0:	4638      	mov	r0, r7
 80101f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101f6:	bf00      	nop
 80101f8:	080112d8 	.word	0x080112d8
 80101fc:	080110a9 	.word	0x080110a9
 8010200:	0801118c 	.word	0x0801118c

08010204 <__lshift>:
 8010204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010208:	460c      	mov	r4, r1
 801020a:	6849      	ldr	r1, [r1, #4]
 801020c:	6923      	ldr	r3, [r4, #16]
 801020e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010212:	68a3      	ldr	r3, [r4, #8]
 8010214:	4607      	mov	r7, r0
 8010216:	4691      	mov	r9, r2
 8010218:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801021c:	f108 0601 	add.w	r6, r8, #1
 8010220:	42b3      	cmp	r3, r6
 8010222:	db0b      	blt.n	801023c <__lshift+0x38>
 8010224:	4638      	mov	r0, r7
 8010226:	f7ff fddb 	bl	800fde0 <_Balloc>
 801022a:	4605      	mov	r5, r0
 801022c:	b948      	cbnz	r0, 8010242 <__lshift+0x3e>
 801022e:	4602      	mov	r2, r0
 8010230:	4b2a      	ldr	r3, [pc, #168]	; (80102dc <__lshift+0xd8>)
 8010232:	482b      	ldr	r0, [pc, #172]	; (80102e0 <__lshift+0xdc>)
 8010234:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010238:	f000 fc0a 	bl	8010a50 <__assert_func>
 801023c:	3101      	adds	r1, #1
 801023e:	005b      	lsls	r3, r3, #1
 8010240:	e7ee      	b.n	8010220 <__lshift+0x1c>
 8010242:	2300      	movs	r3, #0
 8010244:	f100 0114 	add.w	r1, r0, #20
 8010248:	f100 0210 	add.w	r2, r0, #16
 801024c:	4618      	mov	r0, r3
 801024e:	4553      	cmp	r3, sl
 8010250:	db37      	blt.n	80102c2 <__lshift+0xbe>
 8010252:	6920      	ldr	r0, [r4, #16]
 8010254:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010258:	f104 0314 	add.w	r3, r4, #20
 801025c:	f019 091f 	ands.w	r9, r9, #31
 8010260:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010264:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010268:	d02f      	beq.n	80102ca <__lshift+0xc6>
 801026a:	f1c9 0e20 	rsb	lr, r9, #32
 801026e:	468a      	mov	sl, r1
 8010270:	f04f 0c00 	mov.w	ip, #0
 8010274:	681a      	ldr	r2, [r3, #0]
 8010276:	fa02 f209 	lsl.w	r2, r2, r9
 801027a:	ea42 020c 	orr.w	r2, r2, ip
 801027e:	f84a 2b04 	str.w	r2, [sl], #4
 8010282:	f853 2b04 	ldr.w	r2, [r3], #4
 8010286:	4298      	cmp	r0, r3
 8010288:	fa22 fc0e 	lsr.w	ip, r2, lr
 801028c:	d8f2      	bhi.n	8010274 <__lshift+0x70>
 801028e:	1b03      	subs	r3, r0, r4
 8010290:	3b15      	subs	r3, #21
 8010292:	f023 0303 	bic.w	r3, r3, #3
 8010296:	3304      	adds	r3, #4
 8010298:	f104 0215 	add.w	r2, r4, #21
 801029c:	4290      	cmp	r0, r2
 801029e:	bf38      	it	cc
 80102a0:	2304      	movcc	r3, #4
 80102a2:	f841 c003 	str.w	ip, [r1, r3]
 80102a6:	f1bc 0f00 	cmp.w	ip, #0
 80102aa:	d001      	beq.n	80102b0 <__lshift+0xac>
 80102ac:	f108 0602 	add.w	r6, r8, #2
 80102b0:	3e01      	subs	r6, #1
 80102b2:	4638      	mov	r0, r7
 80102b4:	612e      	str	r6, [r5, #16]
 80102b6:	4621      	mov	r1, r4
 80102b8:	f7ff fdd2 	bl	800fe60 <_Bfree>
 80102bc:	4628      	mov	r0, r5
 80102be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80102c6:	3301      	adds	r3, #1
 80102c8:	e7c1      	b.n	801024e <__lshift+0x4a>
 80102ca:	3904      	subs	r1, #4
 80102cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80102d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80102d4:	4298      	cmp	r0, r3
 80102d6:	d8f9      	bhi.n	80102cc <__lshift+0xc8>
 80102d8:	e7ea      	b.n	80102b0 <__lshift+0xac>
 80102da:	bf00      	nop
 80102dc:	0801111b 	.word	0x0801111b
 80102e0:	0801118c 	.word	0x0801118c

080102e4 <__mcmp>:
 80102e4:	b530      	push	{r4, r5, lr}
 80102e6:	6902      	ldr	r2, [r0, #16]
 80102e8:	690c      	ldr	r4, [r1, #16]
 80102ea:	1b12      	subs	r2, r2, r4
 80102ec:	d10e      	bne.n	801030c <__mcmp+0x28>
 80102ee:	f100 0314 	add.w	r3, r0, #20
 80102f2:	3114      	adds	r1, #20
 80102f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80102f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80102fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010300:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010304:	42a5      	cmp	r5, r4
 8010306:	d003      	beq.n	8010310 <__mcmp+0x2c>
 8010308:	d305      	bcc.n	8010316 <__mcmp+0x32>
 801030a:	2201      	movs	r2, #1
 801030c:	4610      	mov	r0, r2
 801030e:	bd30      	pop	{r4, r5, pc}
 8010310:	4283      	cmp	r3, r0
 8010312:	d3f3      	bcc.n	80102fc <__mcmp+0x18>
 8010314:	e7fa      	b.n	801030c <__mcmp+0x28>
 8010316:	f04f 32ff 	mov.w	r2, #4294967295
 801031a:	e7f7      	b.n	801030c <__mcmp+0x28>

0801031c <__mdiff>:
 801031c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010320:	460c      	mov	r4, r1
 8010322:	4606      	mov	r6, r0
 8010324:	4611      	mov	r1, r2
 8010326:	4620      	mov	r0, r4
 8010328:	4690      	mov	r8, r2
 801032a:	f7ff ffdb 	bl	80102e4 <__mcmp>
 801032e:	1e05      	subs	r5, r0, #0
 8010330:	d110      	bne.n	8010354 <__mdiff+0x38>
 8010332:	4629      	mov	r1, r5
 8010334:	4630      	mov	r0, r6
 8010336:	f7ff fd53 	bl	800fde0 <_Balloc>
 801033a:	b930      	cbnz	r0, 801034a <__mdiff+0x2e>
 801033c:	4b3a      	ldr	r3, [pc, #232]	; (8010428 <__mdiff+0x10c>)
 801033e:	4602      	mov	r2, r0
 8010340:	f240 2132 	movw	r1, #562	; 0x232
 8010344:	4839      	ldr	r0, [pc, #228]	; (801042c <__mdiff+0x110>)
 8010346:	f000 fb83 	bl	8010a50 <__assert_func>
 801034a:	2301      	movs	r3, #1
 801034c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010350:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010354:	bfa4      	itt	ge
 8010356:	4643      	movge	r3, r8
 8010358:	46a0      	movge	r8, r4
 801035a:	4630      	mov	r0, r6
 801035c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010360:	bfa6      	itte	ge
 8010362:	461c      	movge	r4, r3
 8010364:	2500      	movge	r5, #0
 8010366:	2501      	movlt	r5, #1
 8010368:	f7ff fd3a 	bl	800fde0 <_Balloc>
 801036c:	b920      	cbnz	r0, 8010378 <__mdiff+0x5c>
 801036e:	4b2e      	ldr	r3, [pc, #184]	; (8010428 <__mdiff+0x10c>)
 8010370:	4602      	mov	r2, r0
 8010372:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010376:	e7e5      	b.n	8010344 <__mdiff+0x28>
 8010378:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801037c:	6926      	ldr	r6, [r4, #16]
 801037e:	60c5      	str	r5, [r0, #12]
 8010380:	f104 0914 	add.w	r9, r4, #20
 8010384:	f108 0514 	add.w	r5, r8, #20
 8010388:	f100 0e14 	add.w	lr, r0, #20
 801038c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010390:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010394:	f108 0210 	add.w	r2, r8, #16
 8010398:	46f2      	mov	sl, lr
 801039a:	2100      	movs	r1, #0
 801039c:	f859 3b04 	ldr.w	r3, [r9], #4
 80103a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80103a4:	fa1f f883 	uxth.w	r8, r3
 80103a8:	fa11 f18b 	uxtah	r1, r1, fp
 80103ac:	0c1b      	lsrs	r3, r3, #16
 80103ae:	eba1 0808 	sub.w	r8, r1, r8
 80103b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80103b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80103ba:	fa1f f888 	uxth.w	r8, r8
 80103be:	1419      	asrs	r1, r3, #16
 80103c0:	454e      	cmp	r6, r9
 80103c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80103c6:	f84a 3b04 	str.w	r3, [sl], #4
 80103ca:	d8e7      	bhi.n	801039c <__mdiff+0x80>
 80103cc:	1b33      	subs	r3, r6, r4
 80103ce:	3b15      	subs	r3, #21
 80103d0:	f023 0303 	bic.w	r3, r3, #3
 80103d4:	3304      	adds	r3, #4
 80103d6:	3415      	adds	r4, #21
 80103d8:	42a6      	cmp	r6, r4
 80103da:	bf38      	it	cc
 80103dc:	2304      	movcc	r3, #4
 80103de:	441d      	add	r5, r3
 80103e0:	4473      	add	r3, lr
 80103e2:	469e      	mov	lr, r3
 80103e4:	462e      	mov	r6, r5
 80103e6:	4566      	cmp	r6, ip
 80103e8:	d30e      	bcc.n	8010408 <__mdiff+0xec>
 80103ea:	f10c 0203 	add.w	r2, ip, #3
 80103ee:	1b52      	subs	r2, r2, r5
 80103f0:	f022 0203 	bic.w	r2, r2, #3
 80103f4:	3d03      	subs	r5, #3
 80103f6:	45ac      	cmp	ip, r5
 80103f8:	bf38      	it	cc
 80103fa:	2200      	movcc	r2, #0
 80103fc:	441a      	add	r2, r3
 80103fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010402:	b17b      	cbz	r3, 8010424 <__mdiff+0x108>
 8010404:	6107      	str	r7, [r0, #16]
 8010406:	e7a3      	b.n	8010350 <__mdiff+0x34>
 8010408:	f856 8b04 	ldr.w	r8, [r6], #4
 801040c:	fa11 f288 	uxtah	r2, r1, r8
 8010410:	1414      	asrs	r4, r2, #16
 8010412:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010416:	b292      	uxth	r2, r2
 8010418:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801041c:	f84e 2b04 	str.w	r2, [lr], #4
 8010420:	1421      	asrs	r1, r4, #16
 8010422:	e7e0      	b.n	80103e6 <__mdiff+0xca>
 8010424:	3f01      	subs	r7, #1
 8010426:	e7ea      	b.n	80103fe <__mdiff+0xe2>
 8010428:	0801111b 	.word	0x0801111b
 801042c:	0801118c 	.word	0x0801118c

08010430 <__d2b>:
 8010430:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010434:	4689      	mov	r9, r1
 8010436:	2101      	movs	r1, #1
 8010438:	ec57 6b10 	vmov	r6, r7, d0
 801043c:	4690      	mov	r8, r2
 801043e:	f7ff fccf 	bl	800fde0 <_Balloc>
 8010442:	4604      	mov	r4, r0
 8010444:	b930      	cbnz	r0, 8010454 <__d2b+0x24>
 8010446:	4602      	mov	r2, r0
 8010448:	4b25      	ldr	r3, [pc, #148]	; (80104e0 <__d2b+0xb0>)
 801044a:	4826      	ldr	r0, [pc, #152]	; (80104e4 <__d2b+0xb4>)
 801044c:	f240 310a 	movw	r1, #778	; 0x30a
 8010450:	f000 fafe 	bl	8010a50 <__assert_func>
 8010454:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010458:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801045c:	bb35      	cbnz	r5, 80104ac <__d2b+0x7c>
 801045e:	2e00      	cmp	r6, #0
 8010460:	9301      	str	r3, [sp, #4]
 8010462:	d028      	beq.n	80104b6 <__d2b+0x86>
 8010464:	4668      	mov	r0, sp
 8010466:	9600      	str	r6, [sp, #0]
 8010468:	f7ff fd82 	bl	800ff70 <__lo0bits>
 801046c:	9900      	ldr	r1, [sp, #0]
 801046e:	b300      	cbz	r0, 80104b2 <__d2b+0x82>
 8010470:	9a01      	ldr	r2, [sp, #4]
 8010472:	f1c0 0320 	rsb	r3, r0, #32
 8010476:	fa02 f303 	lsl.w	r3, r2, r3
 801047a:	430b      	orrs	r3, r1
 801047c:	40c2      	lsrs	r2, r0
 801047e:	6163      	str	r3, [r4, #20]
 8010480:	9201      	str	r2, [sp, #4]
 8010482:	9b01      	ldr	r3, [sp, #4]
 8010484:	61a3      	str	r3, [r4, #24]
 8010486:	2b00      	cmp	r3, #0
 8010488:	bf14      	ite	ne
 801048a:	2202      	movne	r2, #2
 801048c:	2201      	moveq	r2, #1
 801048e:	6122      	str	r2, [r4, #16]
 8010490:	b1d5      	cbz	r5, 80104c8 <__d2b+0x98>
 8010492:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010496:	4405      	add	r5, r0
 8010498:	f8c9 5000 	str.w	r5, [r9]
 801049c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80104a0:	f8c8 0000 	str.w	r0, [r8]
 80104a4:	4620      	mov	r0, r4
 80104a6:	b003      	add	sp, #12
 80104a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80104ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80104b0:	e7d5      	b.n	801045e <__d2b+0x2e>
 80104b2:	6161      	str	r1, [r4, #20]
 80104b4:	e7e5      	b.n	8010482 <__d2b+0x52>
 80104b6:	a801      	add	r0, sp, #4
 80104b8:	f7ff fd5a 	bl	800ff70 <__lo0bits>
 80104bc:	9b01      	ldr	r3, [sp, #4]
 80104be:	6163      	str	r3, [r4, #20]
 80104c0:	2201      	movs	r2, #1
 80104c2:	6122      	str	r2, [r4, #16]
 80104c4:	3020      	adds	r0, #32
 80104c6:	e7e3      	b.n	8010490 <__d2b+0x60>
 80104c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80104cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80104d0:	f8c9 0000 	str.w	r0, [r9]
 80104d4:	6918      	ldr	r0, [r3, #16]
 80104d6:	f7ff fd2b 	bl	800ff30 <__hi0bits>
 80104da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80104de:	e7df      	b.n	80104a0 <__d2b+0x70>
 80104e0:	0801111b 	.word	0x0801111b
 80104e4:	0801118c 	.word	0x0801118c

080104e8 <_calloc_r>:
 80104e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80104ea:	fba1 2402 	umull	r2, r4, r1, r2
 80104ee:	b94c      	cbnz	r4, 8010504 <_calloc_r+0x1c>
 80104f0:	4611      	mov	r1, r2
 80104f2:	9201      	str	r2, [sp, #4]
 80104f4:	f7fd ff9c 	bl	800e430 <_malloc_r>
 80104f8:	9a01      	ldr	r2, [sp, #4]
 80104fa:	4605      	mov	r5, r0
 80104fc:	b930      	cbnz	r0, 801050c <_calloc_r+0x24>
 80104fe:	4628      	mov	r0, r5
 8010500:	b003      	add	sp, #12
 8010502:	bd30      	pop	{r4, r5, pc}
 8010504:	220c      	movs	r2, #12
 8010506:	6002      	str	r2, [r0, #0]
 8010508:	2500      	movs	r5, #0
 801050a:	e7f8      	b.n	80104fe <_calloc_r+0x16>
 801050c:	4621      	mov	r1, r4
 801050e:	f7fd ff1b 	bl	800e348 <memset>
 8010512:	e7f4      	b.n	80104fe <_calloc_r+0x16>

08010514 <_realloc_r>:
 8010514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010518:	4680      	mov	r8, r0
 801051a:	4614      	mov	r4, r2
 801051c:	460e      	mov	r6, r1
 801051e:	b921      	cbnz	r1, 801052a <_realloc_r+0x16>
 8010520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010524:	4611      	mov	r1, r2
 8010526:	f7fd bf83 	b.w	800e430 <_malloc_r>
 801052a:	b92a      	cbnz	r2, 8010538 <_realloc_r+0x24>
 801052c:	f7fd ff14 	bl	800e358 <_free_r>
 8010530:	4625      	mov	r5, r4
 8010532:	4628      	mov	r0, r5
 8010534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010538:	f000 fc16 	bl	8010d68 <_malloc_usable_size_r>
 801053c:	4284      	cmp	r4, r0
 801053e:	4607      	mov	r7, r0
 8010540:	d802      	bhi.n	8010548 <_realloc_r+0x34>
 8010542:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010546:	d812      	bhi.n	801056e <_realloc_r+0x5a>
 8010548:	4621      	mov	r1, r4
 801054a:	4640      	mov	r0, r8
 801054c:	f7fd ff70 	bl	800e430 <_malloc_r>
 8010550:	4605      	mov	r5, r0
 8010552:	2800      	cmp	r0, #0
 8010554:	d0ed      	beq.n	8010532 <_realloc_r+0x1e>
 8010556:	42bc      	cmp	r4, r7
 8010558:	4622      	mov	r2, r4
 801055a:	4631      	mov	r1, r6
 801055c:	bf28      	it	cs
 801055e:	463a      	movcs	r2, r7
 8010560:	f7fd fee4 	bl	800e32c <memcpy>
 8010564:	4631      	mov	r1, r6
 8010566:	4640      	mov	r0, r8
 8010568:	f7fd fef6 	bl	800e358 <_free_r>
 801056c:	e7e1      	b.n	8010532 <_realloc_r+0x1e>
 801056e:	4635      	mov	r5, r6
 8010570:	e7df      	b.n	8010532 <_realloc_r+0x1e>

08010572 <__sfputc_r>:
 8010572:	6893      	ldr	r3, [r2, #8]
 8010574:	3b01      	subs	r3, #1
 8010576:	2b00      	cmp	r3, #0
 8010578:	b410      	push	{r4}
 801057a:	6093      	str	r3, [r2, #8]
 801057c:	da08      	bge.n	8010590 <__sfputc_r+0x1e>
 801057e:	6994      	ldr	r4, [r2, #24]
 8010580:	42a3      	cmp	r3, r4
 8010582:	db01      	blt.n	8010588 <__sfputc_r+0x16>
 8010584:	290a      	cmp	r1, #10
 8010586:	d103      	bne.n	8010590 <__sfputc_r+0x1e>
 8010588:	f85d 4b04 	ldr.w	r4, [sp], #4
 801058c:	f000 b98e 	b.w	80108ac <__swbuf_r>
 8010590:	6813      	ldr	r3, [r2, #0]
 8010592:	1c58      	adds	r0, r3, #1
 8010594:	6010      	str	r0, [r2, #0]
 8010596:	7019      	strb	r1, [r3, #0]
 8010598:	4608      	mov	r0, r1
 801059a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801059e:	4770      	bx	lr

080105a0 <__sfputs_r>:
 80105a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105a2:	4606      	mov	r6, r0
 80105a4:	460f      	mov	r7, r1
 80105a6:	4614      	mov	r4, r2
 80105a8:	18d5      	adds	r5, r2, r3
 80105aa:	42ac      	cmp	r4, r5
 80105ac:	d101      	bne.n	80105b2 <__sfputs_r+0x12>
 80105ae:	2000      	movs	r0, #0
 80105b0:	e007      	b.n	80105c2 <__sfputs_r+0x22>
 80105b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105b6:	463a      	mov	r2, r7
 80105b8:	4630      	mov	r0, r6
 80105ba:	f7ff ffda 	bl	8010572 <__sfputc_r>
 80105be:	1c43      	adds	r3, r0, #1
 80105c0:	d1f3      	bne.n	80105aa <__sfputs_r+0xa>
 80105c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080105c4 <_vfiprintf_r>:
 80105c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105c8:	460d      	mov	r5, r1
 80105ca:	b09d      	sub	sp, #116	; 0x74
 80105cc:	4614      	mov	r4, r2
 80105ce:	4698      	mov	r8, r3
 80105d0:	4606      	mov	r6, r0
 80105d2:	b118      	cbz	r0, 80105dc <_vfiprintf_r+0x18>
 80105d4:	6983      	ldr	r3, [r0, #24]
 80105d6:	b90b      	cbnz	r3, 80105dc <_vfiprintf_r+0x18>
 80105d8:	f7ff fb50 	bl	800fc7c <__sinit>
 80105dc:	4b89      	ldr	r3, [pc, #548]	; (8010804 <_vfiprintf_r+0x240>)
 80105de:	429d      	cmp	r5, r3
 80105e0:	d11b      	bne.n	801061a <_vfiprintf_r+0x56>
 80105e2:	6875      	ldr	r5, [r6, #4]
 80105e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80105e6:	07d9      	lsls	r1, r3, #31
 80105e8:	d405      	bmi.n	80105f6 <_vfiprintf_r+0x32>
 80105ea:	89ab      	ldrh	r3, [r5, #12]
 80105ec:	059a      	lsls	r2, r3, #22
 80105ee:	d402      	bmi.n	80105f6 <_vfiprintf_r+0x32>
 80105f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80105f2:	f7ff fbe6 	bl	800fdc2 <__retarget_lock_acquire_recursive>
 80105f6:	89ab      	ldrh	r3, [r5, #12]
 80105f8:	071b      	lsls	r3, r3, #28
 80105fa:	d501      	bpl.n	8010600 <_vfiprintf_r+0x3c>
 80105fc:	692b      	ldr	r3, [r5, #16]
 80105fe:	b9eb      	cbnz	r3, 801063c <_vfiprintf_r+0x78>
 8010600:	4629      	mov	r1, r5
 8010602:	4630      	mov	r0, r6
 8010604:	f000 f9b6 	bl	8010974 <__swsetup_r>
 8010608:	b1c0      	cbz	r0, 801063c <_vfiprintf_r+0x78>
 801060a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801060c:	07dc      	lsls	r4, r3, #31
 801060e:	d50e      	bpl.n	801062e <_vfiprintf_r+0x6a>
 8010610:	f04f 30ff 	mov.w	r0, #4294967295
 8010614:	b01d      	add	sp, #116	; 0x74
 8010616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801061a:	4b7b      	ldr	r3, [pc, #492]	; (8010808 <_vfiprintf_r+0x244>)
 801061c:	429d      	cmp	r5, r3
 801061e:	d101      	bne.n	8010624 <_vfiprintf_r+0x60>
 8010620:	68b5      	ldr	r5, [r6, #8]
 8010622:	e7df      	b.n	80105e4 <_vfiprintf_r+0x20>
 8010624:	4b79      	ldr	r3, [pc, #484]	; (801080c <_vfiprintf_r+0x248>)
 8010626:	429d      	cmp	r5, r3
 8010628:	bf08      	it	eq
 801062a:	68f5      	ldreq	r5, [r6, #12]
 801062c:	e7da      	b.n	80105e4 <_vfiprintf_r+0x20>
 801062e:	89ab      	ldrh	r3, [r5, #12]
 8010630:	0598      	lsls	r0, r3, #22
 8010632:	d4ed      	bmi.n	8010610 <_vfiprintf_r+0x4c>
 8010634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010636:	f7ff fbc5 	bl	800fdc4 <__retarget_lock_release_recursive>
 801063a:	e7e9      	b.n	8010610 <_vfiprintf_r+0x4c>
 801063c:	2300      	movs	r3, #0
 801063e:	9309      	str	r3, [sp, #36]	; 0x24
 8010640:	2320      	movs	r3, #32
 8010642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010646:	f8cd 800c 	str.w	r8, [sp, #12]
 801064a:	2330      	movs	r3, #48	; 0x30
 801064c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010810 <_vfiprintf_r+0x24c>
 8010650:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010654:	f04f 0901 	mov.w	r9, #1
 8010658:	4623      	mov	r3, r4
 801065a:	469a      	mov	sl, r3
 801065c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010660:	b10a      	cbz	r2, 8010666 <_vfiprintf_r+0xa2>
 8010662:	2a25      	cmp	r2, #37	; 0x25
 8010664:	d1f9      	bne.n	801065a <_vfiprintf_r+0x96>
 8010666:	ebba 0b04 	subs.w	fp, sl, r4
 801066a:	d00b      	beq.n	8010684 <_vfiprintf_r+0xc0>
 801066c:	465b      	mov	r3, fp
 801066e:	4622      	mov	r2, r4
 8010670:	4629      	mov	r1, r5
 8010672:	4630      	mov	r0, r6
 8010674:	f7ff ff94 	bl	80105a0 <__sfputs_r>
 8010678:	3001      	adds	r0, #1
 801067a:	f000 80aa 	beq.w	80107d2 <_vfiprintf_r+0x20e>
 801067e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010680:	445a      	add	r2, fp
 8010682:	9209      	str	r2, [sp, #36]	; 0x24
 8010684:	f89a 3000 	ldrb.w	r3, [sl]
 8010688:	2b00      	cmp	r3, #0
 801068a:	f000 80a2 	beq.w	80107d2 <_vfiprintf_r+0x20e>
 801068e:	2300      	movs	r3, #0
 8010690:	f04f 32ff 	mov.w	r2, #4294967295
 8010694:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010698:	f10a 0a01 	add.w	sl, sl, #1
 801069c:	9304      	str	r3, [sp, #16]
 801069e:	9307      	str	r3, [sp, #28]
 80106a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80106a4:	931a      	str	r3, [sp, #104]	; 0x68
 80106a6:	4654      	mov	r4, sl
 80106a8:	2205      	movs	r2, #5
 80106aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106ae:	4858      	ldr	r0, [pc, #352]	; (8010810 <_vfiprintf_r+0x24c>)
 80106b0:	f7ef fd9e 	bl	80001f0 <memchr>
 80106b4:	9a04      	ldr	r2, [sp, #16]
 80106b6:	b9d8      	cbnz	r0, 80106f0 <_vfiprintf_r+0x12c>
 80106b8:	06d1      	lsls	r1, r2, #27
 80106ba:	bf44      	itt	mi
 80106bc:	2320      	movmi	r3, #32
 80106be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80106c2:	0713      	lsls	r3, r2, #28
 80106c4:	bf44      	itt	mi
 80106c6:	232b      	movmi	r3, #43	; 0x2b
 80106c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80106cc:	f89a 3000 	ldrb.w	r3, [sl]
 80106d0:	2b2a      	cmp	r3, #42	; 0x2a
 80106d2:	d015      	beq.n	8010700 <_vfiprintf_r+0x13c>
 80106d4:	9a07      	ldr	r2, [sp, #28]
 80106d6:	4654      	mov	r4, sl
 80106d8:	2000      	movs	r0, #0
 80106da:	f04f 0c0a 	mov.w	ip, #10
 80106de:	4621      	mov	r1, r4
 80106e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106e4:	3b30      	subs	r3, #48	; 0x30
 80106e6:	2b09      	cmp	r3, #9
 80106e8:	d94e      	bls.n	8010788 <_vfiprintf_r+0x1c4>
 80106ea:	b1b0      	cbz	r0, 801071a <_vfiprintf_r+0x156>
 80106ec:	9207      	str	r2, [sp, #28]
 80106ee:	e014      	b.n	801071a <_vfiprintf_r+0x156>
 80106f0:	eba0 0308 	sub.w	r3, r0, r8
 80106f4:	fa09 f303 	lsl.w	r3, r9, r3
 80106f8:	4313      	orrs	r3, r2
 80106fa:	9304      	str	r3, [sp, #16]
 80106fc:	46a2      	mov	sl, r4
 80106fe:	e7d2      	b.n	80106a6 <_vfiprintf_r+0xe2>
 8010700:	9b03      	ldr	r3, [sp, #12]
 8010702:	1d19      	adds	r1, r3, #4
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	9103      	str	r1, [sp, #12]
 8010708:	2b00      	cmp	r3, #0
 801070a:	bfbb      	ittet	lt
 801070c:	425b      	neglt	r3, r3
 801070e:	f042 0202 	orrlt.w	r2, r2, #2
 8010712:	9307      	strge	r3, [sp, #28]
 8010714:	9307      	strlt	r3, [sp, #28]
 8010716:	bfb8      	it	lt
 8010718:	9204      	strlt	r2, [sp, #16]
 801071a:	7823      	ldrb	r3, [r4, #0]
 801071c:	2b2e      	cmp	r3, #46	; 0x2e
 801071e:	d10c      	bne.n	801073a <_vfiprintf_r+0x176>
 8010720:	7863      	ldrb	r3, [r4, #1]
 8010722:	2b2a      	cmp	r3, #42	; 0x2a
 8010724:	d135      	bne.n	8010792 <_vfiprintf_r+0x1ce>
 8010726:	9b03      	ldr	r3, [sp, #12]
 8010728:	1d1a      	adds	r2, r3, #4
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	9203      	str	r2, [sp, #12]
 801072e:	2b00      	cmp	r3, #0
 8010730:	bfb8      	it	lt
 8010732:	f04f 33ff 	movlt.w	r3, #4294967295
 8010736:	3402      	adds	r4, #2
 8010738:	9305      	str	r3, [sp, #20]
 801073a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010820 <_vfiprintf_r+0x25c>
 801073e:	7821      	ldrb	r1, [r4, #0]
 8010740:	2203      	movs	r2, #3
 8010742:	4650      	mov	r0, sl
 8010744:	f7ef fd54 	bl	80001f0 <memchr>
 8010748:	b140      	cbz	r0, 801075c <_vfiprintf_r+0x198>
 801074a:	2340      	movs	r3, #64	; 0x40
 801074c:	eba0 000a 	sub.w	r0, r0, sl
 8010750:	fa03 f000 	lsl.w	r0, r3, r0
 8010754:	9b04      	ldr	r3, [sp, #16]
 8010756:	4303      	orrs	r3, r0
 8010758:	3401      	adds	r4, #1
 801075a:	9304      	str	r3, [sp, #16]
 801075c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010760:	482c      	ldr	r0, [pc, #176]	; (8010814 <_vfiprintf_r+0x250>)
 8010762:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010766:	2206      	movs	r2, #6
 8010768:	f7ef fd42 	bl	80001f0 <memchr>
 801076c:	2800      	cmp	r0, #0
 801076e:	d03f      	beq.n	80107f0 <_vfiprintf_r+0x22c>
 8010770:	4b29      	ldr	r3, [pc, #164]	; (8010818 <_vfiprintf_r+0x254>)
 8010772:	bb1b      	cbnz	r3, 80107bc <_vfiprintf_r+0x1f8>
 8010774:	9b03      	ldr	r3, [sp, #12]
 8010776:	3307      	adds	r3, #7
 8010778:	f023 0307 	bic.w	r3, r3, #7
 801077c:	3308      	adds	r3, #8
 801077e:	9303      	str	r3, [sp, #12]
 8010780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010782:	443b      	add	r3, r7
 8010784:	9309      	str	r3, [sp, #36]	; 0x24
 8010786:	e767      	b.n	8010658 <_vfiprintf_r+0x94>
 8010788:	fb0c 3202 	mla	r2, ip, r2, r3
 801078c:	460c      	mov	r4, r1
 801078e:	2001      	movs	r0, #1
 8010790:	e7a5      	b.n	80106de <_vfiprintf_r+0x11a>
 8010792:	2300      	movs	r3, #0
 8010794:	3401      	adds	r4, #1
 8010796:	9305      	str	r3, [sp, #20]
 8010798:	4619      	mov	r1, r3
 801079a:	f04f 0c0a 	mov.w	ip, #10
 801079e:	4620      	mov	r0, r4
 80107a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107a4:	3a30      	subs	r2, #48	; 0x30
 80107a6:	2a09      	cmp	r2, #9
 80107a8:	d903      	bls.n	80107b2 <_vfiprintf_r+0x1ee>
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d0c5      	beq.n	801073a <_vfiprintf_r+0x176>
 80107ae:	9105      	str	r1, [sp, #20]
 80107b0:	e7c3      	b.n	801073a <_vfiprintf_r+0x176>
 80107b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80107b6:	4604      	mov	r4, r0
 80107b8:	2301      	movs	r3, #1
 80107ba:	e7f0      	b.n	801079e <_vfiprintf_r+0x1da>
 80107bc:	ab03      	add	r3, sp, #12
 80107be:	9300      	str	r3, [sp, #0]
 80107c0:	462a      	mov	r2, r5
 80107c2:	4b16      	ldr	r3, [pc, #88]	; (801081c <_vfiprintf_r+0x258>)
 80107c4:	a904      	add	r1, sp, #16
 80107c6:	4630      	mov	r0, r6
 80107c8:	f7fd ff46 	bl	800e658 <_printf_float>
 80107cc:	4607      	mov	r7, r0
 80107ce:	1c78      	adds	r0, r7, #1
 80107d0:	d1d6      	bne.n	8010780 <_vfiprintf_r+0x1bc>
 80107d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80107d4:	07d9      	lsls	r1, r3, #31
 80107d6:	d405      	bmi.n	80107e4 <_vfiprintf_r+0x220>
 80107d8:	89ab      	ldrh	r3, [r5, #12]
 80107da:	059a      	lsls	r2, r3, #22
 80107dc:	d402      	bmi.n	80107e4 <_vfiprintf_r+0x220>
 80107de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80107e0:	f7ff faf0 	bl	800fdc4 <__retarget_lock_release_recursive>
 80107e4:	89ab      	ldrh	r3, [r5, #12]
 80107e6:	065b      	lsls	r3, r3, #25
 80107e8:	f53f af12 	bmi.w	8010610 <_vfiprintf_r+0x4c>
 80107ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80107ee:	e711      	b.n	8010614 <_vfiprintf_r+0x50>
 80107f0:	ab03      	add	r3, sp, #12
 80107f2:	9300      	str	r3, [sp, #0]
 80107f4:	462a      	mov	r2, r5
 80107f6:	4b09      	ldr	r3, [pc, #36]	; (801081c <_vfiprintf_r+0x258>)
 80107f8:	a904      	add	r1, sp, #16
 80107fa:	4630      	mov	r0, r6
 80107fc:	f7fe f9d0 	bl	800eba0 <_printf_i>
 8010800:	e7e4      	b.n	80107cc <_vfiprintf_r+0x208>
 8010802:	bf00      	nop
 8010804:	0801114c 	.word	0x0801114c
 8010808:	0801116c 	.word	0x0801116c
 801080c:	0801112c 	.word	0x0801112c
 8010810:	080112e4 	.word	0x080112e4
 8010814:	080112ee 	.word	0x080112ee
 8010818:	0800e659 	.word	0x0800e659
 801081c:	080105a1 	.word	0x080105a1
 8010820:	080112ea 	.word	0x080112ea

08010824 <__sread>:
 8010824:	b510      	push	{r4, lr}
 8010826:	460c      	mov	r4, r1
 8010828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801082c:	f000 faa4 	bl	8010d78 <_read_r>
 8010830:	2800      	cmp	r0, #0
 8010832:	bfab      	itete	ge
 8010834:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010836:	89a3      	ldrhlt	r3, [r4, #12]
 8010838:	181b      	addge	r3, r3, r0
 801083a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801083e:	bfac      	ite	ge
 8010840:	6563      	strge	r3, [r4, #84]	; 0x54
 8010842:	81a3      	strhlt	r3, [r4, #12]
 8010844:	bd10      	pop	{r4, pc}

08010846 <__swrite>:
 8010846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801084a:	461f      	mov	r7, r3
 801084c:	898b      	ldrh	r3, [r1, #12]
 801084e:	05db      	lsls	r3, r3, #23
 8010850:	4605      	mov	r5, r0
 8010852:	460c      	mov	r4, r1
 8010854:	4616      	mov	r6, r2
 8010856:	d505      	bpl.n	8010864 <__swrite+0x1e>
 8010858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801085c:	2302      	movs	r3, #2
 801085e:	2200      	movs	r2, #0
 8010860:	f000 f9f8 	bl	8010c54 <_lseek_r>
 8010864:	89a3      	ldrh	r3, [r4, #12]
 8010866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801086a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801086e:	81a3      	strh	r3, [r4, #12]
 8010870:	4632      	mov	r2, r6
 8010872:	463b      	mov	r3, r7
 8010874:	4628      	mov	r0, r5
 8010876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801087a:	f000 b869 	b.w	8010950 <_write_r>

0801087e <__sseek>:
 801087e:	b510      	push	{r4, lr}
 8010880:	460c      	mov	r4, r1
 8010882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010886:	f000 f9e5 	bl	8010c54 <_lseek_r>
 801088a:	1c43      	adds	r3, r0, #1
 801088c:	89a3      	ldrh	r3, [r4, #12]
 801088e:	bf15      	itete	ne
 8010890:	6560      	strne	r0, [r4, #84]	; 0x54
 8010892:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010896:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801089a:	81a3      	strheq	r3, [r4, #12]
 801089c:	bf18      	it	ne
 801089e:	81a3      	strhne	r3, [r4, #12]
 80108a0:	bd10      	pop	{r4, pc}

080108a2 <__sclose>:
 80108a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108a6:	f000 b8f1 	b.w	8010a8c <_close_r>
	...

080108ac <__swbuf_r>:
 80108ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108ae:	460e      	mov	r6, r1
 80108b0:	4614      	mov	r4, r2
 80108b2:	4605      	mov	r5, r0
 80108b4:	b118      	cbz	r0, 80108be <__swbuf_r+0x12>
 80108b6:	6983      	ldr	r3, [r0, #24]
 80108b8:	b90b      	cbnz	r3, 80108be <__swbuf_r+0x12>
 80108ba:	f7ff f9df 	bl	800fc7c <__sinit>
 80108be:	4b21      	ldr	r3, [pc, #132]	; (8010944 <__swbuf_r+0x98>)
 80108c0:	429c      	cmp	r4, r3
 80108c2:	d12b      	bne.n	801091c <__swbuf_r+0x70>
 80108c4:	686c      	ldr	r4, [r5, #4]
 80108c6:	69a3      	ldr	r3, [r4, #24]
 80108c8:	60a3      	str	r3, [r4, #8]
 80108ca:	89a3      	ldrh	r3, [r4, #12]
 80108cc:	071a      	lsls	r2, r3, #28
 80108ce:	d52f      	bpl.n	8010930 <__swbuf_r+0x84>
 80108d0:	6923      	ldr	r3, [r4, #16]
 80108d2:	b36b      	cbz	r3, 8010930 <__swbuf_r+0x84>
 80108d4:	6923      	ldr	r3, [r4, #16]
 80108d6:	6820      	ldr	r0, [r4, #0]
 80108d8:	1ac0      	subs	r0, r0, r3
 80108da:	6963      	ldr	r3, [r4, #20]
 80108dc:	b2f6      	uxtb	r6, r6
 80108de:	4283      	cmp	r3, r0
 80108e0:	4637      	mov	r7, r6
 80108e2:	dc04      	bgt.n	80108ee <__swbuf_r+0x42>
 80108e4:	4621      	mov	r1, r4
 80108e6:	4628      	mov	r0, r5
 80108e8:	f000 f966 	bl	8010bb8 <_fflush_r>
 80108ec:	bb30      	cbnz	r0, 801093c <__swbuf_r+0x90>
 80108ee:	68a3      	ldr	r3, [r4, #8]
 80108f0:	3b01      	subs	r3, #1
 80108f2:	60a3      	str	r3, [r4, #8]
 80108f4:	6823      	ldr	r3, [r4, #0]
 80108f6:	1c5a      	adds	r2, r3, #1
 80108f8:	6022      	str	r2, [r4, #0]
 80108fa:	701e      	strb	r6, [r3, #0]
 80108fc:	6963      	ldr	r3, [r4, #20]
 80108fe:	3001      	adds	r0, #1
 8010900:	4283      	cmp	r3, r0
 8010902:	d004      	beq.n	801090e <__swbuf_r+0x62>
 8010904:	89a3      	ldrh	r3, [r4, #12]
 8010906:	07db      	lsls	r3, r3, #31
 8010908:	d506      	bpl.n	8010918 <__swbuf_r+0x6c>
 801090a:	2e0a      	cmp	r6, #10
 801090c:	d104      	bne.n	8010918 <__swbuf_r+0x6c>
 801090e:	4621      	mov	r1, r4
 8010910:	4628      	mov	r0, r5
 8010912:	f000 f951 	bl	8010bb8 <_fflush_r>
 8010916:	b988      	cbnz	r0, 801093c <__swbuf_r+0x90>
 8010918:	4638      	mov	r0, r7
 801091a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801091c:	4b0a      	ldr	r3, [pc, #40]	; (8010948 <__swbuf_r+0x9c>)
 801091e:	429c      	cmp	r4, r3
 8010920:	d101      	bne.n	8010926 <__swbuf_r+0x7a>
 8010922:	68ac      	ldr	r4, [r5, #8]
 8010924:	e7cf      	b.n	80108c6 <__swbuf_r+0x1a>
 8010926:	4b09      	ldr	r3, [pc, #36]	; (801094c <__swbuf_r+0xa0>)
 8010928:	429c      	cmp	r4, r3
 801092a:	bf08      	it	eq
 801092c:	68ec      	ldreq	r4, [r5, #12]
 801092e:	e7ca      	b.n	80108c6 <__swbuf_r+0x1a>
 8010930:	4621      	mov	r1, r4
 8010932:	4628      	mov	r0, r5
 8010934:	f000 f81e 	bl	8010974 <__swsetup_r>
 8010938:	2800      	cmp	r0, #0
 801093a:	d0cb      	beq.n	80108d4 <__swbuf_r+0x28>
 801093c:	f04f 37ff 	mov.w	r7, #4294967295
 8010940:	e7ea      	b.n	8010918 <__swbuf_r+0x6c>
 8010942:	bf00      	nop
 8010944:	0801114c 	.word	0x0801114c
 8010948:	0801116c 	.word	0x0801116c
 801094c:	0801112c 	.word	0x0801112c

08010950 <_write_r>:
 8010950:	b538      	push	{r3, r4, r5, lr}
 8010952:	4d07      	ldr	r5, [pc, #28]	; (8010970 <_write_r+0x20>)
 8010954:	4604      	mov	r4, r0
 8010956:	4608      	mov	r0, r1
 8010958:	4611      	mov	r1, r2
 801095a:	2200      	movs	r2, #0
 801095c:	602a      	str	r2, [r5, #0]
 801095e:	461a      	mov	r2, r3
 8010960:	f7f3 ff27 	bl	80047b2 <_write>
 8010964:	1c43      	adds	r3, r0, #1
 8010966:	d102      	bne.n	801096e <_write_r+0x1e>
 8010968:	682b      	ldr	r3, [r5, #0]
 801096a:	b103      	cbz	r3, 801096e <_write_r+0x1e>
 801096c:	6023      	str	r3, [r4, #0]
 801096e:	bd38      	pop	{r3, r4, r5, pc}
 8010970:	2000167c 	.word	0x2000167c

08010974 <__swsetup_r>:
 8010974:	4b32      	ldr	r3, [pc, #200]	; (8010a40 <__swsetup_r+0xcc>)
 8010976:	b570      	push	{r4, r5, r6, lr}
 8010978:	681d      	ldr	r5, [r3, #0]
 801097a:	4606      	mov	r6, r0
 801097c:	460c      	mov	r4, r1
 801097e:	b125      	cbz	r5, 801098a <__swsetup_r+0x16>
 8010980:	69ab      	ldr	r3, [r5, #24]
 8010982:	b913      	cbnz	r3, 801098a <__swsetup_r+0x16>
 8010984:	4628      	mov	r0, r5
 8010986:	f7ff f979 	bl	800fc7c <__sinit>
 801098a:	4b2e      	ldr	r3, [pc, #184]	; (8010a44 <__swsetup_r+0xd0>)
 801098c:	429c      	cmp	r4, r3
 801098e:	d10f      	bne.n	80109b0 <__swsetup_r+0x3c>
 8010990:	686c      	ldr	r4, [r5, #4]
 8010992:	89a3      	ldrh	r3, [r4, #12]
 8010994:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010998:	0719      	lsls	r1, r3, #28
 801099a:	d42c      	bmi.n	80109f6 <__swsetup_r+0x82>
 801099c:	06dd      	lsls	r5, r3, #27
 801099e:	d411      	bmi.n	80109c4 <__swsetup_r+0x50>
 80109a0:	2309      	movs	r3, #9
 80109a2:	6033      	str	r3, [r6, #0]
 80109a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80109a8:	81a3      	strh	r3, [r4, #12]
 80109aa:	f04f 30ff 	mov.w	r0, #4294967295
 80109ae:	e03e      	b.n	8010a2e <__swsetup_r+0xba>
 80109b0:	4b25      	ldr	r3, [pc, #148]	; (8010a48 <__swsetup_r+0xd4>)
 80109b2:	429c      	cmp	r4, r3
 80109b4:	d101      	bne.n	80109ba <__swsetup_r+0x46>
 80109b6:	68ac      	ldr	r4, [r5, #8]
 80109b8:	e7eb      	b.n	8010992 <__swsetup_r+0x1e>
 80109ba:	4b24      	ldr	r3, [pc, #144]	; (8010a4c <__swsetup_r+0xd8>)
 80109bc:	429c      	cmp	r4, r3
 80109be:	bf08      	it	eq
 80109c0:	68ec      	ldreq	r4, [r5, #12]
 80109c2:	e7e6      	b.n	8010992 <__swsetup_r+0x1e>
 80109c4:	0758      	lsls	r0, r3, #29
 80109c6:	d512      	bpl.n	80109ee <__swsetup_r+0x7a>
 80109c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80109ca:	b141      	cbz	r1, 80109de <__swsetup_r+0x6a>
 80109cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80109d0:	4299      	cmp	r1, r3
 80109d2:	d002      	beq.n	80109da <__swsetup_r+0x66>
 80109d4:	4630      	mov	r0, r6
 80109d6:	f7fd fcbf 	bl	800e358 <_free_r>
 80109da:	2300      	movs	r3, #0
 80109dc:	6363      	str	r3, [r4, #52]	; 0x34
 80109de:	89a3      	ldrh	r3, [r4, #12]
 80109e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80109e4:	81a3      	strh	r3, [r4, #12]
 80109e6:	2300      	movs	r3, #0
 80109e8:	6063      	str	r3, [r4, #4]
 80109ea:	6923      	ldr	r3, [r4, #16]
 80109ec:	6023      	str	r3, [r4, #0]
 80109ee:	89a3      	ldrh	r3, [r4, #12]
 80109f0:	f043 0308 	orr.w	r3, r3, #8
 80109f4:	81a3      	strh	r3, [r4, #12]
 80109f6:	6923      	ldr	r3, [r4, #16]
 80109f8:	b94b      	cbnz	r3, 8010a0e <__swsetup_r+0x9a>
 80109fa:	89a3      	ldrh	r3, [r4, #12]
 80109fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a04:	d003      	beq.n	8010a0e <__swsetup_r+0x9a>
 8010a06:	4621      	mov	r1, r4
 8010a08:	4630      	mov	r0, r6
 8010a0a:	f000 f95b 	bl	8010cc4 <__smakebuf_r>
 8010a0e:	89a0      	ldrh	r0, [r4, #12]
 8010a10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a14:	f010 0301 	ands.w	r3, r0, #1
 8010a18:	d00a      	beq.n	8010a30 <__swsetup_r+0xbc>
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	60a3      	str	r3, [r4, #8]
 8010a1e:	6963      	ldr	r3, [r4, #20]
 8010a20:	425b      	negs	r3, r3
 8010a22:	61a3      	str	r3, [r4, #24]
 8010a24:	6923      	ldr	r3, [r4, #16]
 8010a26:	b943      	cbnz	r3, 8010a3a <__swsetup_r+0xc6>
 8010a28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010a2c:	d1ba      	bne.n	80109a4 <__swsetup_r+0x30>
 8010a2e:	bd70      	pop	{r4, r5, r6, pc}
 8010a30:	0781      	lsls	r1, r0, #30
 8010a32:	bf58      	it	pl
 8010a34:	6963      	ldrpl	r3, [r4, #20]
 8010a36:	60a3      	str	r3, [r4, #8]
 8010a38:	e7f4      	b.n	8010a24 <__swsetup_r+0xb0>
 8010a3a:	2000      	movs	r0, #0
 8010a3c:	e7f7      	b.n	8010a2e <__swsetup_r+0xba>
 8010a3e:	bf00      	nop
 8010a40:	20000034 	.word	0x20000034
 8010a44:	0801114c 	.word	0x0801114c
 8010a48:	0801116c 	.word	0x0801116c
 8010a4c:	0801112c 	.word	0x0801112c

08010a50 <__assert_func>:
 8010a50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010a52:	4614      	mov	r4, r2
 8010a54:	461a      	mov	r2, r3
 8010a56:	4b09      	ldr	r3, [pc, #36]	; (8010a7c <__assert_func+0x2c>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	4605      	mov	r5, r0
 8010a5c:	68d8      	ldr	r0, [r3, #12]
 8010a5e:	b14c      	cbz	r4, 8010a74 <__assert_func+0x24>
 8010a60:	4b07      	ldr	r3, [pc, #28]	; (8010a80 <__assert_func+0x30>)
 8010a62:	9100      	str	r1, [sp, #0]
 8010a64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010a68:	4906      	ldr	r1, [pc, #24]	; (8010a84 <__assert_func+0x34>)
 8010a6a:	462b      	mov	r3, r5
 8010a6c:	f000 f8e0 	bl	8010c30 <fiprintf>
 8010a70:	f7fd fc1a 	bl	800e2a8 <abort>
 8010a74:	4b04      	ldr	r3, [pc, #16]	; (8010a88 <__assert_func+0x38>)
 8010a76:	461c      	mov	r4, r3
 8010a78:	e7f3      	b.n	8010a62 <__assert_func+0x12>
 8010a7a:	bf00      	nop
 8010a7c:	20000034 	.word	0x20000034
 8010a80:	080112f5 	.word	0x080112f5
 8010a84:	08011302 	.word	0x08011302
 8010a88:	08011330 	.word	0x08011330

08010a8c <_close_r>:
 8010a8c:	b538      	push	{r3, r4, r5, lr}
 8010a8e:	4d06      	ldr	r5, [pc, #24]	; (8010aa8 <_close_r+0x1c>)
 8010a90:	2300      	movs	r3, #0
 8010a92:	4604      	mov	r4, r0
 8010a94:	4608      	mov	r0, r1
 8010a96:	602b      	str	r3, [r5, #0]
 8010a98:	f7f3 fea7 	bl	80047ea <_close>
 8010a9c:	1c43      	adds	r3, r0, #1
 8010a9e:	d102      	bne.n	8010aa6 <_close_r+0x1a>
 8010aa0:	682b      	ldr	r3, [r5, #0]
 8010aa2:	b103      	cbz	r3, 8010aa6 <_close_r+0x1a>
 8010aa4:	6023      	str	r3, [r4, #0]
 8010aa6:	bd38      	pop	{r3, r4, r5, pc}
 8010aa8:	2000167c 	.word	0x2000167c

08010aac <__sflush_r>:
 8010aac:	898a      	ldrh	r2, [r1, #12]
 8010aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ab2:	4605      	mov	r5, r0
 8010ab4:	0710      	lsls	r0, r2, #28
 8010ab6:	460c      	mov	r4, r1
 8010ab8:	d458      	bmi.n	8010b6c <__sflush_r+0xc0>
 8010aba:	684b      	ldr	r3, [r1, #4]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	dc05      	bgt.n	8010acc <__sflush_r+0x20>
 8010ac0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	dc02      	bgt.n	8010acc <__sflush_r+0x20>
 8010ac6:	2000      	movs	r0, #0
 8010ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010acc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010ace:	2e00      	cmp	r6, #0
 8010ad0:	d0f9      	beq.n	8010ac6 <__sflush_r+0x1a>
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010ad8:	682f      	ldr	r7, [r5, #0]
 8010ada:	602b      	str	r3, [r5, #0]
 8010adc:	d032      	beq.n	8010b44 <__sflush_r+0x98>
 8010ade:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010ae0:	89a3      	ldrh	r3, [r4, #12]
 8010ae2:	075a      	lsls	r2, r3, #29
 8010ae4:	d505      	bpl.n	8010af2 <__sflush_r+0x46>
 8010ae6:	6863      	ldr	r3, [r4, #4]
 8010ae8:	1ac0      	subs	r0, r0, r3
 8010aea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010aec:	b10b      	cbz	r3, 8010af2 <__sflush_r+0x46>
 8010aee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010af0:	1ac0      	subs	r0, r0, r3
 8010af2:	2300      	movs	r3, #0
 8010af4:	4602      	mov	r2, r0
 8010af6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010af8:	6a21      	ldr	r1, [r4, #32]
 8010afa:	4628      	mov	r0, r5
 8010afc:	47b0      	blx	r6
 8010afe:	1c43      	adds	r3, r0, #1
 8010b00:	89a3      	ldrh	r3, [r4, #12]
 8010b02:	d106      	bne.n	8010b12 <__sflush_r+0x66>
 8010b04:	6829      	ldr	r1, [r5, #0]
 8010b06:	291d      	cmp	r1, #29
 8010b08:	d82c      	bhi.n	8010b64 <__sflush_r+0xb8>
 8010b0a:	4a2a      	ldr	r2, [pc, #168]	; (8010bb4 <__sflush_r+0x108>)
 8010b0c:	40ca      	lsrs	r2, r1
 8010b0e:	07d6      	lsls	r6, r2, #31
 8010b10:	d528      	bpl.n	8010b64 <__sflush_r+0xb8>
 8010b12:	2200      	movs	r2, #0
 8010b14:	6062      	str	r2, [r4, #4]
 8010b16:	04d9      	lsls	r1, r3, #19
 8010b18:	6922      	ldr	r2, [r4, #16]
 8010b1a:	6022      	str	r2, [r4, #0]
 8010b1c:	d504      	bpl.n	8010b28 <__sflush_r+0x7c>
 8010b1e:	1c42      	adds	r2, r0, #1
 8010b20:	d101      	bne.n	8010b26 <__sflush_r+0x7a>
 8010b22:	682b      	ldr	r3, [r5, #0]
 8010b24:	b903      	cbnz	r3, 8010b28 <__sflush_r+0x7c>
 8010b26:	6560      	str	r0, [r4, #84]	; 0x54
 8010b28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010b2a:	602f      	str	r7, [r5, #0]
 8010b2c:	2900      	cmp	r1, #0
 8010b2e:	d0ca      	beq.n	8010ac6 <__sflush_r+0x1a>
 8010b30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010b34:	4299      	cmp	r1, r3
 8010b36:	d002      	beq.n	8010b3e <__sflush_r+0x92>
 8010b38:	4628      	mov	r0, r5
 8010b3a:	f7fd fc0d 	bl	800e358 <_free_r>
 8010b3e:	2000      	movs	r0, #0
 8010b40:	6360      	str	r0, [r4, #52]	; 0x34
 8010b42:	e7c1      	b.n	8010ac8 <__sflush_r+0x1c>
 8010b44:	6a21      	ldr	r1, [r4, #32]
 8010b46:	2301      	movs	r3, #1
 8010b48:	4628      	mov	r0, r5
 8010b4a:	47b0      	blx	r6
 8010b4c:	1c41      	adds	r1, r0, #1
 8010b4e:	d1c7      	bne.n	8010ae0 <__sflush_r+0x34>
 8010b50:	682b      	ldr	r3, [r5, #0]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d0c4      	beq.n	8010ae0 <__sflush_r+0x34>
 8010b56:	2b1d      	cmp	r3, #29
 8010b58:	d001      	beq.n	8010b5e <__sflush_r+0xb2>
 8010b5a:	2b16      	cmp	r3, #22
 8010b5c:	d101      	bne.n	8010b62 <__sflush_r+0xb6>
 8010b5e:	602f      	str	r7, [r5, #0]
 8010b60:	e7b1      	b.n	8010ac6 <__sflush_r+0x1a>
 8010b62:	89a3      	ldrh	r3, [r4, #12]
 8010b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b68:	81a3      	strh	r3, [r4, #12]
 8010b6a:	e7ad      	b.n	8010ac8 <__sflush_r+0x1c>
 8010b6c:	690f      	ldr	r7, [r1, #16]
 8010b6e:	2f00      	cmp	r7, #0
 8010b70:	d0a9      	beq.n	8010ac6 <__sflush_r+0x1a>
 8010b72:	0793      	lsls	r3, r2, #30
 8010b74:	680e      	ldr	r6, [r1, #0]
 8010b76:	bf08      	it	eq
 8010b78:	694b      	ldreq	r3, [r1, #20]
 8010b7a:	600f      	str	r7, [r1, #0]
 8010b7c:	bf18      	it	ne
 8010b7e:	2300      	movne	r3, #0
 8010b80:	eba6 0807 	sub.w	r8, r6, r7
 8010b84:	608b      	str	r3, [r1, #8]
 8010b86:	f1b8 0f00 	cmp.w	r8, #0
 8010b8a:	dd9c      	ble.n	8010ac6 <__sflush_r+0x1a>
 8010b8c:	6a21      	ldr	r1, [r4, #32]
 8010b8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010b90:	4643      	mov	r3, r8
 8010b92:	463a      	mov	r2, r7
 8010b94:	4628      	mov	r0, r5
 8010b96:	47b0      	blx	r6
 8010b98:	2800      	cmp	r0, #0
 8010b9a:	dc06      	bgt.n	8010baa <__sflush_r+0xfe>
 8010b9c:	89a3      	ldrh	r3, [r4, #12]
 8010b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ba2:	81a3      	strh	r3, [r4, #12]
 8010ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ba8:	e78e      	b.n	8010ac8 <__sflush_r+0x1c>
 8010baa:	4407      	add	r7, r0
 8010bac:	eba8 0800 	sub.w	r8, r8, r0
 8010bb0:	e7e9      	b.n	8010b86 <__sflush_r+0xda>
 8010bb2:	bf00      	nop
 8010bb4:	20400001 	.word	0x20400001

08010bb8 <_fflush_r>:
 8010bb8:	b538      	push	{r3, r4, r5, lr}
 8010bba:	690b      	ldr	r3, [r1, #16]
 8010bbc:	4605      	mov	r5, r0
 8010bbe:	460c      	mov	r4, r1
 8010bc0:	b913      	cbnz	r3, 8010bc8 <_fflush_r+0x10>
 8010bc2:	2500      	movs	r5, #0
 8010bc4:	4628      	mov	r0, r5
 8010bc6:	bd38      	pop	{r3, r4, r5, pc}
 8010bc8:	b118      	cbz	r0, 8010bd2 <_fflush_r+0x1a>
 8010bca:	6983      	ldr	r3, [r0, #24]
 8010bcc:	b90b      	cbnz	r3, 8010bd2 <_fflush_r+0x1a>
 8010bce:	f7ff f855 	bl	800fc7c <__sinit>
 8010bd2:	4b14      	ldr	r3, [pc, #80]	; (8010c24 <_fflush_r+0x6c>)
 8010bd4:	429c      	cmp	r4, r3
 8010bd6:	d11b      	bne.n	8010c10 <_fflush_r+0x58>
 8010bd8:	686c      	ldr	r4, [r5, #4]
 8010bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d0ef      	beq.n	8010bc2 <_fflush_r+0xa>
 8010be2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010be4:	07d0      	lsls	r0, r2, #31
 8010be6:	d404      	bmi.n	8010bf2 <_fflush_r+0x3a>
 8010be8:	0599      	lsls	r1, r3, #22
 8010bea:	d402      	bmi.n	8010bf2 <_fflush_r+0x3a>
 8010bec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bee:	f7ff f8e8 	bl	800fdc2 <__retarget_lock_acquire_recursive>
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	4621      	mov	r1, r4
 8010bf6:	f7ff ff59 	bl	8010aac <__sflush_r>
 8010bfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010bfc:	07da      	lsls	r2, r3, #31
 8010bfe:	4605      	mov	r5, r0
 8010c00:	d4e0      	bmi.n	8010bc4 <_fflush_r+0xc>
 8010c02:	89a3      	ldrh	r3, [r4, #12]
 8010c04:	059b      	lsls	r3, r3, #22
 8010c06:	d4dd      	bmi.n	8010bc4 <_fflush_r+0xc>
 8010c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c0a:	f7ff f8db 	bl	800fdc4 <__retarget_lock_release_recursive>
 8010c0e:	e7d9      	b.n	8010bc4 <_fflush_r+0xc>
 8010c10:	4b05      	ldr	r3, [pc, #20]	; (8010c28 <_fflush_r+0x70>)
 8010c12:	429c      	cmp	r4, r3
 8010c14:	d101      	bne.n	8010c1a <_fflush_r+0x62>
 8010c16:	68ac      	ldr	r4, [r5, #8]
 8010c18:	e7df      	b.n	8010bda <_fflush_r+0x22>
 8010c1a:	4b04      	ldr	r3, [pc, #16]	; (8010c2c <_fflush_r+0x74>)
 8010c1c:	429c      	cmp	r4, r3
 8010c1e:	bf08      	it	eq
 8010c20:	68ec      	ldreq	r4, [r5, #12]
 8010c22:	e7da      	b.n	8010bda <_fflush_r+0x22>
 8010c24:	0801114c 	.word	0x0801114c
 8010c28:	0801116c 	.word	0x0801116c
 8010c2c:	0801112c 	.word	0x0801112c

08010c30 <fiprintf>:
 8010c30:	b40e      	push	{r1, r2, r3}
 8010c32:	b503      	push	{r0, r1, lr}
 8010c34:	4601      	mov	r1, r0
 8010c36:	ab03      	add	r3, sp, #12
 8010c38:	4805      	ldr	r0, [pc, #20]	; (8010c50 <fiprintf+0x20>)
 8010c3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c3e:	6800      	ldr	r0, [r0, #0]
 8010c40:	9301      	str	r3, [sp, #4]
 8010c42:	f7ff fcbf 	bl	80105c4 <_vfiprintf_r>
 8010c46:	b002      	add	sp, #8
 8010c48:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c4c:	b003      	add	sp, #12
 8010c4e:	4770      	bx	lr
 8010c50:	20000034 	.word	0x20000034

08010c54 <_lseek_r>:
 8010c54:	b538      	push	{r3, r4, r5, lr}
 8010c56:	4d07      	ldr	r5, [pc, #28]	; (8010c74 <_lseek_r+0x20>)
 8010c58:	4604      	mov	r4, r0
 8010c5a:	4608      	mov	r0, r1
 8010c5c:	4611      	mov	r1, r2
 8010c5e:	2200      	movs	r2, #0
 8010c60:	602a      	str	r2, [r5, #0]
 8010c62:	461a      	mov	r2, r3
 8010c64:	f7f3 fde8 	bl	8004838 <_lseek>
 8010c68:	1c43      	adds	r3, r0, #1
 8010c6a:	d102      	bne.n	8010c72 <_lseek_r+0x1e>
 8010c6c:	682b      	ldr	r3, [r5, #0]
 8010c6e:	b103      	cbz	r3, 8010c72 <_lseek_r+0x1e>
 8010c70:	6023      	str	r3, [r4, #0]
 8010c72:	bd38      	pop	{r3, r4, r5, pc}
 8010c74:	2000167c 	.word	0x2000167c

08010c78 <__swhatbuf_r>:
 8010c78:	b570      	push	{r4, r5, r6, lr}
 8010c7a:	460e      	mov	r6, r1
 8010c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c80:	2900      	cmp	r1, #0
 8010c82:	b096      	sub	sp, #88	; 0x58
 8010c84:	4614      	mov	r4, r2
 8010c86:	461d      	mov	r5, r3
 8010c88:	da08      	bge.n	8010c9c <__swhatbuf_r+0x24>
 8010c8a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010c8e:	2200      	movs	r2, #0
 8010c90:	602a      	str	r2, [r5, #0]
 8010c92:	061a      	lsls	r2, r3, #24
 8010c94:	d410      	bmi.n	8010cb8 <__swhatbuf_r+0x40>
 8010c96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c9a:	e00e      	b.n	8010cba <__swhatbuf_r+0x42>
 8010c9c:	466a      	mov	r2, sp
 8010c9e:	f000 f88b 	bl	8010db8 <_fstat_r>
 8010ca2:	2800      	cmp	r0, #0
 8010ca4:	dbf1      	blt.n	8010c8a <__swhatbuf_r+0x12>
 8010ca6:	9a01      	ldr	r2, [sp, #4]
 8010ca8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010cac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010cb0:	425a      	negs	r2, r3
 8010cb2:	415a      	adcs	r2, r3
 8010cb4:	602a      	str	r2, [r5, #0]
 8010cb6:	e7ee      	b.n	8010c96 <__swhatbuf_r+0x1e>
 8010cb8:	2340      	movs	r3, #64	; 0x40
 8010cba:	2000      	movs	r0, #0
 8010cbc:	6023      	str	r3, [r4, #0]
 8010cbe:	b016      	add	sp, #88	; 0x58
 8010cc0:	bd70      	pop	{r4, r5, r6, pc}
	...

08010cc4 <__smakebuf_r>:
 8010cc4:	898b      	ldrh	r3, [r1, #12]
 8010cc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010cc8:	079d      	lsls	r5, r3, #30
 8010cca:	4606      	mov	r6, r0
 8010ccc:	460c      	mov	r4, r1
 8010cce:	d507      	bpl.n	8010ce0 <__smakebuf_r+0x1c>
 8010cd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010cd4:	6023      	str	r3, [r4, #0]
 8010cd6:	6123      	str	r3, [r4, #16]
 8010cd8:	2301      	movs	r3, #1
 8010cda:	6163      	str	r3, [r4, #20]
 8010cdc:	b002      	add	sp, #8
 8010cde:	bd70      	pop	{r4, r5, r6, pc}
 8010ce0:	ab01      	add	r3, sp, #4
 8010ce2:	466a      	mov	r2, sp
 8010ce4:	f7ff ffc8 	bl	8010c78 <__swhatbuf_r>
 8010ce8:	9900      	ldr	r1, [sp, #0]
 8010cea:	4605      	mov	r5, r0
 8010cec:	4630      	mov	r0, r6
 8010cee:	f7fd fb9f 	bl	800e430 <_malloc_r>
 8010cf2:	b948      	cbnz	r0, 8010d08 <__smakebuf_r+0x44>
 8010cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cf8:	059a      	lsls	r2, r3, #22
 8010cfa:	d4ef      	bmi.n	8010cdc <__smakebuf_r+0x18>
 8010cfc:	f023 0303 	bic.w	r3, r3, #3
 8010d00:	f043 0302 	orr.w	r3, r3, #2
 8010d04:	81a3      	strh	r3, [r4, #12]
 8010d06:	e7e3      	b.n	8010cd0 <__smakebuf_r+0xc>
 8010d08:	4b0d      	ldr	r3, [pc, #52]	; (8010d40 <__smakebuf_r+0x7c>)
 8010d0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8010d0c:	89a3      	ldrh	r3, [r4, #12]
 8010d0e:	6020      	str	r0, [r4, #0]
 8010d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d14:	81a3      	strh	r3, [r4, #12]
 8010d16:	9b00      	ldr	r3, [sp, #0]
 8010d18:	6163      	str	r3, [r4, #20]
 8010d1a:	9b01      	ldr	r3, [sp, #4]
 8010d1c:	6120      	str	r0, [r4, #16]
 8010d1e:	b15b      	cbz	r3, 8010d38 <__smakebuf_r+0x74>
 8010d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d24:	4630      	mov	r0, r6
 8010d26:	f000 f859 	bl	8010ddc <_isatty_r>
 8010d2a:	b128      	cbz	r0, 8010d38 <__smakebuf_r+0x74>
 8010d2c:	89a3      	ldrh	r3, [r4, #12]
 8010d2e:	f023 0303 	bic.w	r3, r3, #3
 8010d32:	f043 0301 	orr.w	r3, r3, #1
 8010d36:	81a3      	strh	r3, [r4, #12]
 8010d38:	89a0      	ldrh	r0, [r4, #12]
 8010d3a:	4305      	orrs	r5, r0
 8010d3c:	81a5      	strh	r5, [r4, #12]
 8010d3e:	e7cd      	b.n	8010cdc <__smakebuf_r+0x18>
 8010d40:	0800fc15 	.word	0x0800fc15

08010d44 <__ascii_mbtowc>:
 8010d44:	b082      	sub	sp, #8
 8010d46:	b901      	cbnz	r1, 8010d4a <__ascii_mbtowc+0x6>
 8010d48:	a901      	add	r1, sp, #4
 8010d4a:	b142      	cbz	r2, 8010d5e <__ascii_mbtowc+0x1a>
 8010d4c:	b14b      	cbz	r3, 8010d62 <__ascii_mbtowc+0x1e>
 8010d4e:	7813      	ldrb	r3, [r2, #0]
 8010d50:	600b      	str	r3, [r1, #0]
 8010d52:	7812      	ldrb	r2, [r2, #0]
 8010d54:	1e10      	subs	r0, r2, #0
 8010d56:	bf18      	it	ne
 8010d58:	2001      	movne	r0, #1
 8010d5a:	b002      	add	sp, #8
 8010d5c:	4770      	bx	lr
 8010d5e:	4610      	mov	r0, r2
 8010d60:	e7fb      	b.n	8010d5a <__ascii_mbtowc+0x16>
 8010d62:	f06f 0001 	mvn.w	r0, #1
 8010d66:	e7f8      	b.n	8010d5a <__ascii_mbtowc+0x16>

08010d68 <_malloc_usable_size_r>:
 8010d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d6c:	1f18      	subs	r0, r3, #4
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	bfbc      	itt	lt
 8010d72:	580b      	ldrlt	r3, [r1, r0]
 8010d74:	18c0      	addlt	r0, r0, r3
 8010d76:	4770      	bx	lr

08010d78 <_read_r>:
 8010d78:	b538      	push	{r3, r4, r5, lr}
 8010d7a:	4d07      	ldr	r5, [pc, #28]	; (8010d98 <_read_r+0x20>)
 8010d7c:	4604      	mov	r4, r0
 8010d7e:	4608      	mov	r0, r1
 8010d80:	4611      	mov	r1, r2
 8010d82:	2200      	movs	r2, #0
 8010d84:	602a      	str	r2, [r5, #0]
 8010d86:	461a      	mov	r2, r3
 8010d88:	f7f3 fcf6 	bl	8004778 <_read>
 8010d8c:	1c43      	adds	r3, r0, #1
 8010d8e:	d102      	bne.n	8010d96 <_read_r+0x1e>
 8010d90:	682b      	ldr	r3, [r5, #0]
 8010d92:	b103      	cbz	r3, 8010d96 <_read_r+0x1e>
 8010d94:	6023      	str	r3, [r4, #0]
 8010d96:	bd38      	pop	{r3, r4, r5, pc}
 8010d98:	2000167c 	.word	0x2000167c

08010d9c <__ascii_wctomb>:
 8010d9c:	b149      	cbz	r1, 8010db2 <__ascii_wctomb+0x16>
 8010d9e:	2aff      	cmp	r2, #255	; 0xff
 8010da0:	bf85      	ittet	hi
 8010da2:	238a      	movhi	r3, #138	; 0x8a
 8010da4:	6003      	strhi	r3, [r0, #0]
 8010da6:	700a      	strbls	r2, [r1, #0]
 8010da8:	f04f 30ff 	movhi.w	r0, #4294967295
 8010dac:	bf98      	it	ls
 8010dae:	2001      	movls	r0, #1
 8010db0:	4770      	bx	lr
 8010db2:	4608      	mov	r0, r1
 8010db4:	4770      	bx	lr
	...

08010db8 <_fstat_r>:
 8010db8:	b538      	push	{r3, r4, r5, lr}
 8010dba:	4d07      	ldr	r5, [pc, #28]	; (8010dd8 <_fstat_r+0x20>)
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	4604      	mov	r4, r0
 8010dc0:	4608      	mov	r0, r1
 8010dc2:	4611      	mov	r1, r2
 8010dc4:	602b      	str	r3, [r5, #0]
 8010dc6:	f7f3 fd1c 	bl	8004802 <_fstat>
 8010dca:	1c43      	adds	r3, r0, #1
 8010dcc:	d102      	bne.n	8010dd4 <_fstat_r+0x1c>
 8010dce:	682b      	ldr	r3, [r5, #0]
 8010dd0:	b103      	cbz	r3, 8010dd4 <_fstat_r+0x1c>
 8010dd2:	6023      	str	r3, [r4, #0]
 8010dd4:	bd38      	pop	{r3, r4, r5, pc}
 8010dd6:	bf00      	nop
 8010dd8:	2000167c 	.word	0x2000167c

08010ddc <_isatty_r>:
 8010ddc:	b538      	push	{r3, r4, r5, lr}
 8010dde:	4d06      	ldr	r5, [pc, #24]	; (8010df8 <_isatty_r+0x1c>)
 8010de0:	2300      	movs	r3, #0
 8010de2:	4604      	mov	r4, r0
 8010de4:	4608      	mov	r0, r1
 8010de6:	602b      	str	r3, [r5, #0]
 8010de8:	f7f3 fd1b 	bl	8004822 <_isatty>
 8010dec:	1c43      	adds	r3, r0, #1
 8010dee:	d102      	bne.n	8010df6 <_isatty_r+0x1a>
 8010df0:	682b      	ldr	r3, [r5, #0]
 8010df2:	b103      	cbz	r3, 8010df6 <_isatty_r+0x1a>
 8010df4:	6023      	str	r3, [r4, #0]
 8010df6:	bd38      	pop	{r3, r4, r5, pc}
 8010df8:	2000167c 	.word	0x2000167c

08010dfc <_init>:
 8010dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dfe:	bf00      	nop
 8010e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e02:	bc08      	pop	{r3}
 8010e04:	469e      	mov	lr, r3
 8010e06:	4770      	bx	lr

08010e08 <_fini>:
 8010e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e0a:	bf00      	nop
 8010e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e0e:	bc08      	pop	{r3}
 8010e10:	469e      	mov	lr, r3
 8010e12:	4770      	bx	lr
