<module name="MCU_CPSW0_NUSS_SS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_SS_CPSW_NUSS_IDVER_REG" acronym="CPSW_SS_CPSW_NUSS_IDVER_REG" offset="0x0" width="32" description="CPSW_NUSS ID Version Register">
    <bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x6BA0" description="Identification value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x0" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x1" description="Minor version value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_SS_SYNCE_COUNT_REG" acronym="CPSW_SS_SYNCE_COUNT_REG" offset="0x4" width="32" description="CPSW_NUSS SYNCE Count Register">
    <bitfield id="SYNCE_CNT" width="32" begin="31" end="0" resetval="0x0" description="Sync E Count Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SS_SYNCE_MUX_REG" acronym="CPSW_SS_SYNCE_MUX_REG" offset="0x8" width="32" description="CPSW_NUSS Synce Mux Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNCE_SEL" width="6" begin="5" end="0" resetval="0x0" description="Sync E Select Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SS_CONTROL_REG" acronym="CPSW_SS_CONTROL_REG" offset="0xC" width="32" description="CPSW_NUSS Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EEE_PHY_ONLY" width="1" begin="1" end="1" resetval="0x0" description="Energy Efficient Enable Phy Only Mode:0=The low power indicate state includes gating off the CPPI_GCLK to the CPSW, 1=The low power indicate state does not gate the clock to the CPSW" range="" rwaccess="RW"/>
    <bitfield id="EEE_EN" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet Enable:0=EEE is disabled, 1=EEE is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SS_SGMII_MODE_REG" acronym="CPSW_SS_SGMII_MODE_REG" offset="0x10" width="32" description="CPSW_NUSS SyncE Mux Register Note: SGMII mode is not supported on the 2-port CPSW module.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNCE_SEL" width="1" begin="0" end="0" resetval="0x1" description="SGMII_MODE InputNote: SGMII mode is not supported on the 2-port CPSW module." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SS_RGMII_STATUS_REG" acronym="CPSW_SS_RGMII_STATUS_REG" offset="0x18" width="32" description="CPSW_NUSS RGMII Status Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="Rgmii full dulex:0=Half-duplex, 1=Full-duplex" range="" rwaccess="R"/>
    <bitfield id="SPEED" width="2" begin="2" end="1" resetval="0x0" description="Rgmii speed:00=10Mbps, 01=100Mbps, 10=1000Mbps, 11=reserved" range="" rwaccess="R"/>
    <bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Rgmii link indicator:0=Link is down, 1=Link is up" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_SS_SUBSSYSTEM_STATUS_REG" acronym="CPSW_SS_SUBSSYSTEM_STATUS_REG" offset="0x1C" width="32" description="CPSW_NUSS Status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EEE_CLKSTOP_ACK" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet clockstop acknowledge from CPSW" range="" rwaccess="R"/>
  </register>
</module>
