# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Platform.srcs/sources_1/new/PISO_shift_register.vhd" \
"../../../../Platform.srcs/sources_1/imports/Lab 3/clk_divider.vhd" \
"../../../../Platform.srcs/sources_1/new/PISO_controller.vhd" \
"../../../../Platform.ip_user_files/bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \
"../../../../Platform.ip_user_files/bd/system/sim/system.vhd" \
"../../../../Platform.gen/sources_1/bd/system/hdl/system_wrapper.vhd" \
"../../../../Platform.srcs/sim_1/new/PISO_controller_tb.vhd" \
"../../../../Platform.srcs/sim_1/new/PISO_shift_register_tb.vhd" \

# Do not sort compile order
nosort
