INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_unit
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:70]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:71]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:72]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:74]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:78]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:103]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:112]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:113]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:114]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:115]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:155]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:157]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:158]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:159]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:160]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:162]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:167]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:169]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:170]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:171]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:172]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Address_rosolver.v:174]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Barrett_reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecoupledStage
INFO: [VRFC 10-311] analyzing module DecoupledStage_1
INFO: [VRFC 10-311] analyzing module DecoupledStage_2
INFO: [VRFC 10-311] analyzing module Barrett
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Buffer_reggisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cofe_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation_module
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:123]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:124]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:125]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:126]
WARNING: [VRFC 10-3380] identifier 'zeta_new_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:150]
WARNING: [VRFC 10-3380] identifier 'date_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:158]
WARNING: [VRFC 10-3380] identifier 'validi_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:159]
WARNING: [VRFC 10-3380] identifier 'addrb1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:162]
WARNING: [VRFC 10-3380] identifier 'done_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:165]
WARNING: [VRFC 10-3380] identifier 'date_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:171]
WARNING: [VRFC 10-3380] identifier 'validi_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:172]
WARNING: [VRFC 10-3380] identifier 'addrb1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:175]
WARNING: [VRFC 10-3380] identifier 'valido_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:176]
WARNING: [VRFC 10-3380] identifier 'done_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/NTT_TOP.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/OP_TSET_sca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OP_TEST_sca
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Twiddle Factor Pre-processing Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twiddle_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly2x2_csa
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:36]
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:57]
WARNING: [VRFC 10-3380] identifier 'tw1_fifo0' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:58]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:59]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:60]
WARNING: [VRFC 10-3380] identifier 'tw1_fifo1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:61]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:62]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/Butterfly_sca.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/dual_port_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/mod_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module x_4
INFO: [VRFC 10-311] analyzing module mod_mult
INFO: [VRFC 10-311] analyzing module mult_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT_sca/op_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_test_tb
