# rv32i-bachelor
A scan-testable RISC-V core implementation (instruction decoder and register file) using SystemVerilog
