// Seed: 102645622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  assign module_1.id_5 = 0;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_7 = -1;
  wand [1 : -1] id_8 = -1;
endmodule
module module_0 #(
    parameter id_11 = 32'd80
) (
    input uwire id_0,
    input tri1 id_1,
    input tri module_1,
    input tri id_3,
    input tri1 id_4,
    input wire id_5,
    output tri id_6,
    output wire id_7,
    input wire id_8,
    output supply1 id_9,
    output tri id_10,
    input wire _id_11,
    input wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    output tri id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri0 id_21,
    input wire id_22
    , id_28,
    input tri id_23,
    input tri1 id_24,
    output wand id_25,
    input uwire id_26
);
  logic [id_11 : ""] id_29;
  ;
  module_0 modCall_1 (
      id_28,
      id_29,
      id_28,
      id_29,
      id_29,
      id_29
  );
endmodule
